--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.542ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.189 - 0.237)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y2.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X64Y0.G2       net (fanout=1)        0.347   ftop/clkN210/locked_d
    SLICE_X64Y0.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.542ns (1.195ns logic, 0.347ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y0.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X64Y0.BX       net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X64Y0.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.833ns logic, 0.645ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y0.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X64Y0.BX       net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X64Y0.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.579ns logic, 0.516ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (0.237 - 0.189)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y2.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X64Y0.G2       net (fanout=1)        0.277   ftop/clkN210/locked_d
    SLICE_X64Y0.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.869ns logic, 0.277ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X65Y2.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 245906 paths analyzed, 4498 endpoints analyzed, 1228 failing endpoints
 1228 timing errors detected. (1218 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  11.508ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.379ns (Levels of Logic = 17)
  Clock Path Skew:      -0.129ns (0.588 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y147.F3    net (fanout=3)        1.302   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y147.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.G2     net (fanout=7)        0.826   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y132.G4    net (fanout=68)       0.750   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y132.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X100Y132.F1    net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X100Y132.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     11.379ns (6.056ns logic, 5.323ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.284ns (Levels of Logic = 7)
  Clock Path Skew:      -0.205ns (0.631 - 0.836)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y137.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X98Y130.G4     net (fanout=4)        1.026   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X98Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826
    SLICE_X98Y130.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826/O
    SLICE_X98Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158136
    SLICE_X94Y130.G1     net (fanout=2)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request162
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y117.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X99Y107.SR     net (fanout=1)        0.949   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X99Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.284ns (5.271ns logic, 6.013ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.322ns (Levels of Logic = 17)
  Clock Path Skew:      -0.112ns (0.605 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y147.F3    net (fanout=3)        1.302   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y147.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.G2     net (fanout=7)        0.826   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y135.G1     net (fanout=68)       0.792   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X97Y135.F1     net (fanout=1)        0.620   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0/O
    SLICE_X97Y135.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     11.322ns (5.947ns logic, 5.375ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.303ns (Levels of Logic = 17)
  Clock Path Skew:      -0.112ns (0.605 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y147.F3    net (fanout=3)        1.302   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y147.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y136.G3     net (fanout=7)        0.783   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y136.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_FULL_N
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X97Y135.G2     net (fanout=68)       0.871   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X97Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X97Y135.F1     net (fanout=1)        0.620   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0/O
    SLICE_X97Y135.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     11.303ns (5.892ns logic, 5.411ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.252ns (Levels of Logic = 17)
  Clock Path Skew:      -0.129ns (0.588 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X111Y147.G4    net (fanout=3)        1.091   ftop/gbe0/rxHdr_sV<66>
    SLICE_X111Y147.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.G2     net (fanout=7)        0.826   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y132.G4    net (fanout=68)       0.750   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y132.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X100Y132.F1    net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X100Y132.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     11.252ns (6.140ns logic, 5.112ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.265ns (Levels of Logic = 17)
  Clock Path Skew:      -0.112ns (0.605 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y147.F3    net (fanout=3)        1.302   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y147.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.G2     net (fanout=7)        0.826   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y134.G1     net (fanout=68)       1.211   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y134.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<37>_SW0
    SLICE_X96Y134.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<37>_SW0/O
    SLICE_X96Y134.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     11.265ns (6.056ns logic, 5.209ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.247ns (Levels of Logic = 17)
  Clock Path Skew:      -0.129ns (0.588 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y147.F3    net (fanout=3)        1.302   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y147.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y136.G3     net (fanout=7)        0.783   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y136.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_FULL_N
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X100Y132.G3    net (fanout=68)       0.716   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X100Y132.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0
    SLICE_X100Y132.F1    net (fanout=1)        0.610   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<67>_SW0/O
    SLICE_X100Y132.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    -------------------------------------------------  ---------------------------
    Total                                     11.247ns (6.001ns logic, 5.246ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.251ns (Levels of Logic = 17)
  Clock Path Skew:      -0.112ns (0.605 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y147.F3    net (fanout=3)        1.302   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y147.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.G2     net (fanout=7)        0.826   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X96Y135.G1     net (fanout=68)       1.211   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X96Y135.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<21>_SW0
    SLICE_X96Y135.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<21>_SW0/O
    SLICE_X96Y135.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<21>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_21_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     11.251ns (6.056ns logic, 5.195ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.108ns (Levels of Logic = 7)
  Clock Path Skew:      -0.253ns (0.583 - 0.836)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y137.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X98Y130.G4     net (fanout=4)        1.026   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X98Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826
    SLICE_X98Y130.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826/O
    SLICE_X98Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158136
    SLICE_X94Y130.G1     net (fanout=2)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request162
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X98Y117.F2     net (fanout=59)       2.068   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X98Y117.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N104
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<15>_SW0
    SLICE_X98Y112.SR     net (fanout=1)        0.704   ftop/gbe0/dcp_dcp_cpReqF/N104
    SLICE_X98Y112.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<15>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     11.108ns (5.310ns logic, 5.798ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.307ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.420 - 0.463)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y134.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_37
    SLICE_X97Y133.G3     net (fanout=6)        0.358   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<37>
    SLICE_X97Y133.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.F2     net (fanout=1)        0.777   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10148136
    SLICE_X94Y130.F2     net (fanout=4)        0.412   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request161
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y117.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X99Y107.SR     net (fanout=1)        0.949   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X99Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.307ns (5.177ns logic, 6.130ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.314ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (0.420 - 0.455)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y132.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_36
    SLICE_X97Y133.G4     net (fanout=6)        0.365   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<36>
    SLICE_X97Y133.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.F2     net (fanout=1)        0.777   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10148136
    SLICE_X94Y130.F2     net (fanout=4)        0.412   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request161
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y117.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X99Y107.SR     net (fanout=1)        0.949   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X99Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (5.177ns logic, 6.137ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.259ns (Levels of Logic = 7)
  Clock Path Skew:      -0.073ns (0.420 - 0.493)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y132.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_66
    SLICE_X98Y131.F2     net (fanout=4)        1.026   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<66>
    SLICE_X98Y131.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015853
    SLICE_X98Y130.F2     net (fanout=1)        0.051   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015853
    SLICE_X98Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158136
    SLICE_X94Y130.G1     net (fanout=2)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request162
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y117.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X99Y107.SR     net (fanout=1)        0.949   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X99Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.259ns (5.230ns logic, 6.029ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      10.946ns (Levels of Logic = 8)
  Clock Path Skew:      -0.365ns (0.471 - 0.836)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y137.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X98Y130.G4     net (fanout=4)        1.026   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X98Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826
    SLICE_X98Y130.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826/O
    SLICE_X98Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158136
    SLICE_X94Y130.G1     net (fanout=2)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request162
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X89Y130.G4     net (fanout=83)       0.605   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X89Y130.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X89Y130.F3     net (fanout=59)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X89Y130.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X86Y136.G4     net (fanout=7)        0.849   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X86Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X84Y133.F3     net (fanout=42)       0.763   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X84Y133.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N70
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<16>_SW0
    SLICE_X84Y134.SR     net (fanout=1)        1.199   ftop/gbe0/dcp_dcp_dcpRespF/N70
    SLICE_X84Y134.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_16
    -------------------------------------------------  ---------------------------
    Total                                     10.946ns (5.926ns logic, 5.020ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.195ns (Levels of Logic = 17)
  Clock Path Skew:      -0.112ns (0.605 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X111Y147.G4    net (fanout=3)        1.091   ftop/gbe0/rxHdr_sV<66>
    SLICE_X111Y147.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.G2     net (fanout=7)        0.826   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X97Y135.G1     net (fanout=68)       0.792   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X97Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X97Y135.F1     net (fanout=1)        0.620   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0/O
    SLICE_X97Y135.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     11.195ns (6.031ns logic, 5.164ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.354ns (Levels of Logic = 7)
  Clock Path Skew:      0.053ns (0.420 - 0.367)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y132.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X97Y133.G1     net (fanout=2)        0.431   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X97Y133.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.F2     net (fanout=1)        0.777   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10148136
    SLICE_X94Y130.F2     net (fanout=4)        0.412   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request161
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y117.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X99Y107.SR     net (fanout=1)        0.949   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X99Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.354ns (5.151ns logic, 6.203ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.275ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.420 - 0.442)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y131.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_71
    SLICE_X97Y131.F1     net (fanout=4)        0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<71>
    SLICE_X97Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158120
    SLICE_X98Y130.F1     net (fanout=1)        0.611   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158120
    SLICE_X98Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158136
    SLICE_X94Y130.G1     net (fanout=2)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request162
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y117.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X99Y107.SR     net (fanout=1)        0.949   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X99Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (5.217ns logic, 6.058ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.348ns (Levels of Logic = 7)
  Clock Path Skew:      0.053ns (0.420 - 0.367)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y132.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X97Y133.G2     net (fanout=2)        0.396   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X97Y133.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.F2     net (fanout=1)        0.777   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014893
    SLICE_X97Y130.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d10148136
    SLICE_X94Y130.F2     net (fanout=4)        0.412   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1014
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request161
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y117.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N110
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<12>_SW0
    SLICE_X99Y107.SR     net (fanout=1)        0.949   ftop/gbe0/dcp_dcp_cpReqF/N110
    SLICE_X99Y107.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.348ns (5.180ns logic, 6.168ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.029ns (Levels of Logic = 7)
  Clock Path Skew:      -0.265ns (0.571 - 0.836)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y137.XQ    Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X98Y130.G4     net (fanout=4)        1.026   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X98Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826
    SLICE_X98Y130.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015826/O
    SLICE_X98Y130.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d10158136
    SLICE_X94Y130.G1     net (fanout=2)        0.369   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d1015
    SLICE_X94Y130.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request162
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_f5
    SLICE_X95Y130.F4     net (fanout=1)        0.022   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X95Y130.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y131.F2     net (fanout=83)       0.189   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X95Y131.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ1
    SLICE_X97Y119.G4     net (fanout=7)        1.385   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X97Y119.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N2
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X99Y116.F3     net (fanout=59)       2.038   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X99Y116.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N72
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<2>_SW0
    SLICE_X100Y114.SR    net (fanout=1)        0.694   ftop/gbe0/dcp_dcp_cpReqF/N72
    SLICE_X100Y114.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.029ns (5.271ns logic, 5.758ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.176ns (Levels of Logic = 17)
  Clock Path Skew:      -0.112ns (0.605 - 0.717)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X111Y147.G4    net (fanout=3)        1.091   ftop/gbe0/rxHdr_sV<66>
    SLICE_X111Y147.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y136.G3     net (fanout=7)        0.783   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X99Y136.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_FULL_N
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0di1
    SLICE_X97Y135.G2     net (fanout=68)       0.871   ftop/gbe0/dcp_dcp_dcpReqF/d0di
    SLICE_X97Y135.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X97Y135.F1     net (fanout=1)        0.620   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<54>_SW0/O
    SLICE_X97Y135.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     11.176ns (5.976ns logic, 5.200ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.264ns (Levels of Logic = 17)
  Clock Path Skew:      -0.019ns (0.403 - 0.422)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y147.F3    net (fanout=3)        1.302   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y147.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<1>
    SLICE_X111Y148.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<3>
    SLICE_X111Y149.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<5>
    SLICE_X111Y150.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<7>
    SLICE_X111Y151.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<9>
    SLICE_X111Y152.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<11>
    SLICE_X111Y153.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<13>
    SLICE_X111Y154.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<15>
    SLICE_X111Y155.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<17>
    SLICE_X111Y156.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<19>
    SLICE_X111Y157.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<21>
    SLICE_X111Y158.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.F2    net (fanout=4)        0.700   ftop/gbe0/Mcompar_rxHdr_sV_63_BITS_111_TO_64_68_EQ_macAddress_71___d472_cy<23>
    SLICE_X104Y158.X     Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X100Y143.G2    net (fanout=15)       1.135   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X100Y143.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0001
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.G2     net (fanout=7)        0.826   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X98Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X104Y138.G2    net (fanout=68)       1.210   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X104Y138.Y     Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<53>_SW0
    SLICE_X104Y138.F4    net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<53>_SW0/O
    SLICE_X104Y138.CLK   Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<53>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_53
    -------------------------------------------------  ---------------------------
    Total                                     11.264ns (6.056ns logic, 5.208ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (6.930 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X98Y194.BX     net (fanout=1)        0.292   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X98Y194.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (1.252ns logic, 0.292ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.260ns (Levels of Logic = 0)
  Clock Path Skew:      6.248ns (6.949 - 0.701)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y188.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X101Y194.BX    net (fanout=1)        4.048   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X101Y194.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.260ns (1.212ns logic, 4.048ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.261ns (Levels of Logic = 0)
  Clock Path Skew:      6.245ns (6.946 - 0.701)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y189.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X101Y196.BX    net (fanout=1)        4.049   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X101Y196.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.212ns logic, 4.049ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.296ns (Levels of Logic = 0)
  Clock Path Skew:      6.244ns (6.949 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y191.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X100Y195.BY    net (fanout=1)        4.009   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X100Y195.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (1.287ns logic, 4.009ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.310ns (Levels of Logic = 0)
  Clock Path Skew:      6.244ns (6.949 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y190.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X101Y194.BY    net (fanout=1)        4.038   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X101Y194.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (1.272ns logic, 4.038ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 0)
  Clock Path Skew:      6.246ns (6.949 - 0.703)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y194.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X100Y195.BX    net (fanout=1)        4.303   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X100Y195.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (1.252ns logic, 4.303ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 0)
  Clock Path Skew:      6.260ns (6.946 - 0.686)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y192.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X101Y196.BY    net (fanout=1)        4.303   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X101Y196.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (1.272ns logic, 4.303ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.510ns (Levels of Logic = 0)
  Clock Path Skew:      6.195ns (6.901 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y193.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X97Y195.BX     net (fanout=1)        4.298   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X97Y195.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (1.212ns logic, 4.298ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.547ns (Levels of Logic = 0)
  Clock Path Skew:      6.227ns (6.930 - 0.703)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y195.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X98Y194.BY     net (fanout=1)        4.260   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X98Y194.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.547ns (1.287ns logic, 4.260ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.545ns (Levels of Logic = 0)
  Clock Path Skew:      6.215ns (6.901 - 0.686)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y193.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X97Y195.BY     net (fanout=1)        4.273   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X97Y195.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (1.272ns logic, 4.273ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_19 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.231ns (0.877 - 0.646)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_19 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y103.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<19>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_19
    SLICE_X92Y105.BX     net (fanout=2)        0.351   ftop/gbe0/dcp_cpRespAF_dD_OUT<19>
    SLICE_X92Y105.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<19>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.498ns logic, 0.351ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.765ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.658 - 0.546)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_6 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y188.XQ     Tcko                  0.396   ftop/gbe0/merge_fo_D_OUT<6>
                                                       ftop/gbe0/merge_fo/data0_reg_6
    SLICE_X96Y195.BY     net (fanout=2)        0.499   ftop/gbe0/merge_fo_D_OUT<6>
    SLICE_X96Y195.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.266ns logic, 0.499ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_6 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (0.658 - 0.546)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_6 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y188.XQ     Tcko                  0.396   ftop/gbe0/merge_fo_D_OUT<6>
                                                       ftop/gbe0/merge_fo/data0_reg_6
    SLICE_X96Y195.BY     net (fanout=2)        0.499   ftop/gbe0/merge_fo_D_OUT<6>
    SLICE_X96Y195.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.267ns logic, 0.499ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.661 - 0.543)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_7 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y186.YQ     Tcko                  0.419   ftop/gbe0/merge_fo_D_OUT<7>
                                                       ftop/gbe0/merge_fo/data0_reg_7
    SLICE_X96Y192.BY     net (fanout=2)        0.485   ftop/gbe0/merge_fo_D_OUT<7>
    SLICE_X96Y192.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.289ns logic, 0.485ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/merge_fo/data0_reg_7 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.661 - 0.543)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/merge_fo/data0_reg_7 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y186.YQ     Tcko                  0.419   ftop/gbe0/merge_fo_D_OUT<7>
                                                       ftop/gbe0/merge_fo/data0_reg_7
    SLICE_X96Y192.BY     net (fanout=2)        0.485   ftop/gbe0/merge_fo_D_OUT<7>
    SLICE_X96Y192.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.290ns logic, 0.485ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_48 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem49.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.048 - 0.061)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_48 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem49.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y112.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<48>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_48
    SLICE_X94Y114.BY     net (fanout=2)        0.364   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<48>
    SLICE_X94Y114.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<48>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem49.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.289ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_48 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem49.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.048 - 0.061)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_48 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem49.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y112.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<48>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_48
    SLICE_X94Y114.BY     net (fanout=2)        0.364   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<48>
    SLICE_X94Y114.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<48>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem49.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.290ns logic, 0.364ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.341 - 0.274)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y184.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X99Y185.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X99Y185.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.857 - 0.719)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3 to ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y104.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>
                                                       ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3
    SLICE_X95Y102.BX     net (fanout=2)        0.344   ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>
    SLICE_X95Y102.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dGDeqPtr<3>
                                                       ftop/gbe0/dcp_cpRespAF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.479ns logic, 0.344ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_47 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.395 - 0.318)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_47 to ftop/gbe0/rxDCPMesg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y149.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<47>
                                                       ftop/gbe0/rxDCPMesg_47
    SLICE_X99Y148.BX     net (fanout=2)        0.316   ftop/gbe0/rxDCPMesg<47>
    SLICE_X99Y148.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<55>
                                                       ftop/gbe0/rxDCPMesg_55
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y195.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0/SR
  Location pin: SLICE_X90Y196.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X90Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3/SR
  Location pin: SLICE_X90Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X90Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2/SR
  Location pin: SLICE_X90Y199.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X88Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X88Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X88Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X88Y198.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X72Y161.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X72Y161.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X72Y161.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X72Y161.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2526 paths analyzed, 482 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.733ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.570ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.633 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y164.CE    net (fanout=24)       1.416   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y164.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (3.019ns logic, 4.551ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.568ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (0.633 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y164.CE    net (fanout=24)       1.414   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y164.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.568ns (3.019ns logic, 4.549ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.421 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y169.CE    net (fanout=24)       1.274   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (3.019ns logic, 4.409ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.421 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y168.CE    net (fanout=24)       1.274   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y168.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (3.019ns logic, 4.409ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.421 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y169.CE    net (fanout=24)       1.274   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (3.019ns logic, 4.409ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.428ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.421 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y168.CE    net (fanout=24)       1.274   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y168.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (3.019ns logic, 4.409ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.130ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (0.550 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y175.G1    net (fanout=4)        0.940   ftop/gbe0/gmac/N31
    SLICE_X103Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y171.F2     net (fanout=9)        0.941   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y171.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X98Y163.BY     net (fanout=1)        0.585   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X98Y163.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.130ns (2.695ns logic, 4.435ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.129ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (0.550 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y175.G1    net (fanout=4)        0.940   ftop/gbe0/gmac/N31
    SLICE_X103Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y171.F2     net (fanout=9)        0.941   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y171.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X98Y163.BY     net (fanout=1)        0.585   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X98Y163.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.129ns (2.694ns logic, 4.435ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.206ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.635 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y166.CE    net (fanout=24)       1.052   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y166.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (3.019ns logic, 4.187ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.234ns (Levels of Logic = 4)
  Clock Path Skew:      -0.112ns (0.363 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X103Y173.CE    net (fanout=24)       1.080   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X103Y173.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<14>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.234ns (3.019ns logic, 4.215ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.383 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y172.CE    net (fanout=24)       1.087   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y172.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.019ns logic, 4.222ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.269ns (0.527 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y175.G1    net (fanout=4)        0.940   ftop/gbe0/gmac/N31
    SLICE_X103Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X98Y172.F3     net (fanout=9)        0.636   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X98Y172.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y164.BY     net (fanout=1)        0.785   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y164.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.064ns (2.734ns logic, 4.330ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.269ns (0.527 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y175.G1    net (fanout=4)        0.940   ftop/gbe0/gmac/N31
    SLICE_X103Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X98Y172.F3     net (fanout=9)        0.636   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X98Y172.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y164.BY     net (fanout=1)        0.785   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y164.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.063ns (2.733ns logic, 4.330ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (0.550 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y175.G1    net (fanout=4)        0.940   ftop/gbe0/gmac/N31
    SLICE_X103Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X98Y172.G3     net (fanout=9)        0.637   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X98Y162.BY     net (fanout=1)        0.750   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X98Y162.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (2.749ns logic, 4.296ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.044ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (0.550 - 0.796)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y175.G1    net (fanout=4)        0.940   ftop/gbe0/gmac/N31
    SLICE_X103Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X98Y172.G3     net (fanout=9)        0.637   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X98Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X98Y162.BY     net (fanout=1)        0.750   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X98Y162.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.044ns (2.748ns logic, 4.296ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.408 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y173.CE    net (fanout=24)       1.037   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y173.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (3.019ns logic, 4.172ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.421 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y169.CE    net (fanout=24)       1.048   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (3.019ns logic, 4.183ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.421 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y169.CE    net (fanout=24)       1.048   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (3.019ns logic, 4.183ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.423 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y169.CE    net (fanout=24)       1.020   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_23
    -------------------------------------------------  ---------------------------
    Total                                      7.174ns (3.019ns logic, 4.155ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.423 - 0.475)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.G2    net (fanout=3)        1.449   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X109Y184.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.F3    net (fanout=1)        0.520   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X107Y185.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X106Y175.G4    net (fanout=4)        0.647   ftop/gbe0/gmac/N31
    SLICE_X106Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X104Y172.F3    net (fanout=34)       0.519   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X104Y172.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y169.CE    net (fanout=24)       1.020   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y169.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      7.174ns (3.019ns logic, 4.155ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.479 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X107Y172.BX    net (fanout=2)        0.329   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X107Y172.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.479ns logic, 0.329ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.493 - 0.419)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    SLICE_X108Y170.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<1>
    SLICE_X108Y170.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.072 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X111Y168.BX    net (fanout=2)        0.329   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X111Y168.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.458ns logic, 0.329ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.425 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X111Y187.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X111Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.400 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y170.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X100Y170.BX    net (fanout=2)        0.326   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X100Y170.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.498ns logic, 0.326ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.012 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y189.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X101Y186.BX    net (fanout=4)        0.339   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X101Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.458ns logic, 0.339ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.054 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X102Y173.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X102Y173.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y173.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X108Y172.BX    net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X108Y172.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.519ns logic, 0.317ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y184.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X100Y185.BX    net (fanout=1)        0.333   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X100Y185.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.519ns logic, 0.333ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.072 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X111Y168.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X111Y168.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.541ns logic, 0.327ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.320 - 0.298)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y188.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X97Y188.BY     net (fanout=4)        0.354   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X97Y188.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.541ns logic, 0.354ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.873ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.479 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X107Y172.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X107Y172.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.599ns logic, 0.340ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.493 - 0.419)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    SLICE_X108Y170.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<0>
    SLICE_X108Y170.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y189.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X99Y189.BX     net (fanout=6)        0.408   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X99Y189.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.478ns logic, 0.408ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.054 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_38
    SLICE_X102Y173.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<38>
    SLICE_X102Y173.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.060 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/rxRS_rxPipe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_4
    SLICE_X110Y172.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<4>
    SLICE_X110Y172.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.400 - 0.370)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X100Y170.BY    net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X100Y170.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.556ns logic, 0.371ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.068 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y173.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X111Y171.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X111Y171.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.599ns logic, 0.327ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.060 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y176.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X110Y173.BX    net (fanout=2)        0.456   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X110Y173.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.498ns logic, 0.456ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y184.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X100Y185.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X100Y185.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X100Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X100Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X100Y186.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X98Y187.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y184.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y185.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X101Y189.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X101Y189.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X101Y189.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X101Y189.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3897517 paths analyzed, 49261 endpoints analyzed, 2022 failing endpoints
 2022 timing errors detected. (2022 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.311ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_respF_6/empty_reg (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (0.239 - 0.286)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_respF_6/empty_reg to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.XQ      Tcko                  0.495   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    SLICE_X87Y153.G1     net (fanout=18)       2.885   ftop/cp/wci_respF_6_EMPTY_N
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y80.F1      net (fanout=2)        0.858   ftop/cp/N112
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y92.G2      net (fanout=9)        1.067   ftop/cp/cpRespF_ENQ
    SLICE_X79Y92.Y       Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X77Y87.F1      net (fanout=40)       1.491   ftop/cp/cpRespF/d0di
    SLICE_X77Y87.CLK     Tfck                  0.602   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (5.761ns logic, 10.503ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_respF_6/empty_reg (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.264ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (0.239 - 0.286)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_respF_6/empty_reg to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.XQ      Tcko                  0.495   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    SLICE_X87Y153.G1     net (fanout=18)       2.885   ftop/cp/wci_respF_6_EMPTY_N
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y80.F1      net (fanout=2)        0.858   ftop/cp/N112
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y92.G2      net (fanout=9)        1.067   ftop/cp/cpRespF_ENQ
    SLICE_X79Y92.Y       Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X77Y86.F1      net (fanout=40)       1.491   ftop/cp/cpRespF/d0di
    SLICE_X77Y86.CLK     Tfck                  0.602   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     16.264ns (5.761ns logic, 10.503ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.220ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.372 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X72Y50.G2      net (fanout=17)       1.117   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X72Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y55.F2      net (fanout=13)       0.951   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1_1
    SLICE_X70Y54.F3      net (fanout=1)        0.510   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.F2      net (fanout=1)        1.134   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.F2      net (fanout=1)        1.050   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X77Y68.G4      net (fanout=9)        0.860   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X72Y48.F2      net (fanout=5)        1.394   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X72Y48.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X69Y46.CE      net (fanout=1)        1.102   ftop/cp/wci_respF_14_DEQ
    SLICE_X69Y46.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.220ns (6.622ns logic, 9.598ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_respF_6/empty_reg (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.148ns (Levels of Logic = 9)
  Clock Path Skew:      -0.047ns (0.239 - 0.286)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_respF_6/empty_reg to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.XQ      Tcko                  0.495   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    SLICE_X87Y153.G1     net (fanout=18)       2.885   ftop/cp/wci_respF_6_EMPTY_N
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y80.F1      net (fanout=2)        0.858   ftop/cp/N112
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y92.G2      net (fanout=9)        1.067   ftop/cp/cpRespF_ENQ
    SLICE_X79Y92.Y       Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X76Y87.F1      net (fanout=40)       1.321   ftop/cp/cpRespF/d0di
    SLICE_X76Y87.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     16.148ns (5.815ns logic, 10.333ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_respF_6/empty_reg (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.127ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (0.240 - 0.286)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_respF_6/empty_reg to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.XQ      Tcko                  0.495   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    SLICE_X87Y153.G1     net (fanout=18)       2.885   ftop/cp/wci_respF_6_EMPTY_N
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y80.F1      net (fanout=2)        0.858   ftop/cp/N112
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y93.G2      net (fanout=9)        1.067   ftop/cp/cpRespF_ENQ
    SLICE_X79Y93.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X80Y92.G4      net (fanout=10)       0.649   ftop/cp/cpRespF/d0h1
    SLICE_X80Y92.Y       Tilo                  0.616   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X80Y92.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<7>_SW0/O
    SLICE_X80Y92.CLK     Tfck                  0.656   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7_rstpot
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     16.127ns (6.431ns logic, 9.696ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.170ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.372 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X73Y57.G1      net (fanout=17)       0.902   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X73Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y53.G1      net (fanout=12)       1.260   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y53.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X81Y65.F2      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X81Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
    SLICE_X80Y60.F2      net (fanout=1)        0.266   ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
    SLICE_X80Y60.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
    SLICE_X74Y56.F1      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X77Y68.G4      net (fanout=9)        0.860   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X72Y48.F2      net (fanout=5)        1.394   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X72Y48.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X69Y46.CE      net (fanout=1)        1.102   ftop/cp/wci_respF_14_DEQ
    SLICE_X69Y46.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.170ns (6.543ns logic, 9.627ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_respF_6/empty_reg (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.227ns (Levels of Logic = 9)
  Clock Path Skew:      0.086ns (0.621 - 0.535)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_respF_6/empty_reg to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.XQ      Tcko                  0.495   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    SLICE_X87Y153.G1     net (fanout=18)       2.885   ftop/cp/wci_respF_6_EMPTY_N
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y66.F4      net (fanout=2)        0.038   ftop/cp/N112
    SLICE_X76Y66.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X76Y47.G2      net (fanout=9)        1.374   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y47.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X74Y44.F3      net (fanout=4)        0.382   ftop/cp/N237
    SLICE_X74Y44.X       Tilo                  0.601   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X70Y47.CE      net (fanout=1)        1.376   ftop/cp/wci_respF_10_DEQ
    SLICE_X70Y47.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.227ns (5.970ns logic, 10.257ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.930ns (Levels of Logic = 10)
  Clock Path Skew:      -0.210ns (0.455 - 0.665)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X72Y50.G2      net (fanout=17)       1.117   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X72Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y55.F2      net (fanout=13)       0.951   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1_1
    SLICE_X70Y54.F3      net (fanout=1)        0.510   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.F2      net (fanout=1)        1.134   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.F2      net (fanout=1)        1.050   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X76Y47.G1      net (fanout=9)        1.441   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y47.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X85Y51.F3      net (fanout=4)        1.116   ftop/cp/N237
    SLICE_X85Y51.X       Tilo                  0.562   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X84Y50.CE      net (fanout=1)        0.493   ftop/cp/wci_respF_11_DEQ
    SLICE_X84Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.930ns (6.638ns logic, 9.292ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_respF_6/empty_reg (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.039ns (Levels of Logic = 9)
  Clock Path Skew:      -0.080ns (0.455 - 0.535)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_respF_6/empty_reg to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.XQ      Tcko                  0.495   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    SLICE_X87Y153.G1     net (fanout=18)       2.885   ftop/cp/wci_respF_6_EMPTY_N
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y66.F4      net (fanout=2)        0.038   ftop/cp/N112
    SLICE_X76Y66.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X76Y47.G2      net (fanout=9)        1.374   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X76Y47.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X85Y51.F3      net (fanout=4)        1.116   ftop/cp/N237
    SLICE_X85Y51.X       Tilo                  0.562   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X84Y50.CE      net (fanout=1)        0.493   ftop/cp/wci_respF_11_DEQ
    SLICE_X84Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.039ns (5.931ns logic, 10.108ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.118ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X72Y50.G2      net (fanout=17)       1.117   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X72Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y55.F2      net (fanout=13)       0.951   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y55.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1_1
    SLICE_X70Y54.F3      net (fanout=1)        0.510   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.F2      net (fanout=1)        1.134   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.F2      net (fanout=1)        1.050   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X76Y47.G1      net (fanout=9)        1.441   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y47.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X74Y44.F3      net (fanout=4)        0.382   ftop/cp/N237
    SLICE_X74Y44.X       Tilo                  0.601   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X70Y47.CE      net (fanout=1)        1.376   ftop/cp/wci_respF_10_DEQ
    SLICE_X70Y47.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.118ns (6.677ns logic, 9.441ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.880ns (Levels of Logic = 10)
  Clock Path Skew:      -0.210ns (0.455 - 0.665)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X73Y57.G1      net (fanout=17)       0.902   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X73Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y53.G1      net (fanout=12)       1.260   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y53.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X81Y65.F2      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X81Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
    SLICE_X80Y60.F2      net (fanout=1)        0.266   ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
    SLICE_X80Y60.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
    SLICE_X74Y56.F1      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X76Y47.G1      net (fanout=9)        1.441   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y47.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X85Y51.F3      net (fanout=4)        1.116   ftop/cp/N237
    SLICE_X85Y51.X       Tilo                  0.562   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X84Y50.CE      net (fanout=1)        0.493   ftop/cp/wci_respF_11_DEQ
    SLICE_X84Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.880ns (6.559ns logic, 9.321ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.084ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.372 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X72Y50.G2      net (fanout=17)       1.117   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X72Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y48.G1      net (fanout=13)       1.325   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y48.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_F1
    SLICE_X72Y47.G3      net (fanout=1)        0.866   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_F
    SLICE_X72Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite248
    SLICE_X72Y47.F4      net (fanout=1)        0.293   ftop/cp/WILL_FIRE_RL_completeWorkerWrite248/O
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.F2      net (fanout=1)        1.050   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X77Y68.G4      net (fanout=9)        0.860   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X72Y48.F2      net (fanout=5)        1.394   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X72Y48.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X69Y46.CE      net (fanout=1)        1.102   ftop/cp/wci_respF_14_DEQ
    SLICE_X69Y46.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.084ns (6.597ns logic, 9.487ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.072ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.372 - 0.370)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X73Y57.G1      net (fanout=17)       0.902   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X73Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y54.G1      net (fanout=12)       1.513   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y54.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X70Y54.F4      net (fanout=2)        0.055   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X70Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.F2      net (fanout=1)        1.134   ftop/cp/WILL_FIRE_RL_completeWorkerWrite285
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.F2      net (fanout=1)        1.050   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X77Y68.G4      net (fanout=9)        0.860   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X72Y48.F2      net (fanout=5)        1.394   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X72Y48.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X69Y46.CE      net (fanout=1)        1.102   ftop/cp/wci_respF_14_DEQ
    SLICE_X69Y46.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.072ns (6.582ns logic, 9.490ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_10/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.068ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_10/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X73Y57.G1      net (fanout=17)       0.902   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X73Y57.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y53.G1      net (fanout=12)       1.260   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y53.Y       Tilo                  0.616   ftop/cp/wci_reqPend_9<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X81Y65.F2      net (fanout=4)        1.297   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X81Y65.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
    SLICE_X80Y60.F2      net (fanout=1)        0.266   ftop/cp/WILL_FIRE_RL_completeWorkerWrite337
    SLICE_X80Y60.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
    SLICE_X74Y56.F1      net (fanout=1)        1.066   ftop/cp/WILL_FIRE_RL_completeWorkerWrite401
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X76Y47.G1      net (fanout=9)        1.441   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y47.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X74Y44.F3      net (fanout=4)        0.382   ftop/cp/N237
    SLICE_X74Y44.X       Tilo                  0.601   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/wci_respF_10_DEQ1
    SLICE_X70Y47.CE      net (fanout=1)        1.376   ftop/cp/wci_respF_10_DEQ
    SLICE_X70Y47.CLK     Tceck                 0.155   ftop/cp/wci_respF_10_EMPTY_N
                                                       ftop/cp/wci_respF_10/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.068ns (6.598ns logic, 9.470ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.105ns (Levels of Logic = 9)
  Clock Path Skew:      0.037ns (0.372 - 0.335)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y62.XQ      Tcko                  0.495   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X76Y63.G2      net (fanout=3)        0.634   ftop/cp/cpReq_21_1
    SLICE_X76Y63.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74442<1>
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X74Y57.G3      net (fanout=3)        0.859   ftop/cp/wn__h74423<1>
    SLICE_X74Y57.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X73Y62.G1      net (fanout=18)       0.774   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X73Y62.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite15
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y63.G4      net (fanout=12)       0.950   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y63.Y       Tilo                  0.616   ftop/cp/MUX_wci_respF_13_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X78Y43.F4      net (fanout=5)        2.376   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F
    SLICE_X78Y43.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite506
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite506
    SLICE_X77Y56.F1      net (fanout=1)        0.859   ftop/cp/WILL_FIRE_RL_completeWorkerWrite506
    SLICE_X77Y56.X       Tilo                  0.562   ftop/cp/N5921
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite861_SW0
    SLICE_X75Y56.F2      net (fanout=1)        0.351   ftop/cp/N5921
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X77Y68.G4      net (fanout=9)        0.860   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y68.Y       Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X72Y48.F2      net (fanout=5)        1.394   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X72Y48.X       Tilo                  0.601   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X69Y46.CE      net (fanout=1)        1.102   ftop/cp/wci_respF_14_DEQ
    SLICE_X69Y46.CLK     Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.105ns (5.946ns logic, 10.159ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_14_1 (FF)
  Destination:          ftop/cp/dispatched (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.910ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.008 - 0.116)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_14_1 to ftop/cp/dispatched
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y70.YQ      Tcko                  0.524   ftop/cp/cpReq_14_1
                                                       ftop/cp/cpReq_14_1
    SLICE_X75Y70.F1      net (fanout=1)        0.390   ftop/cp/cpReq_14_1
    SLICE_X75Y70.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X74Y54.G2      net (fanout=3)        1.480   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X74Y54.Y       Tilo                  0.616   ftop/cp/N525
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X74Y54.F1      net (fanout=3)        0.453   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X74Y54.X       Tilo                  0.601   ftop/cp/N525
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X69Y69.G2      net (fanout=44)       1.716   ftop/cp/N525
    SLICE_X69Y69.Y       Tilo                  0.561   ftop/cp/wci_respF_13_D_IN<1>21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T1
    SLICE_X71Y69.G4      net (fanout=13)       0.346   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X71Y69.Y       Tilo                  0.561   ftop/cp/N218
                                                       ftop/cp/wci_respF_13_D_IN<32>211
    SLICE_X71Y69.F2      net (fanout=2)        0.370   ftop/cp/N464
    SLICE_X71Y69.X       Tilo                  0.562   ftop/cp/N218
                                                       ftop/cp/wrkAct_EN1131
    SLICE_X81Y43.G2      net (fanout=2)        1.762   ftop/cp/N218
    SLICE_X81Y43.COUT    Topcyg                1.009   ftop/cp/wrkAct_EN11_wg_cy<15>
                                                       ftop/cp/wrkAct_EN11_wg_lut<15>
                                                       ftop/cp/wrkAct_EN11_wg_cy<15>
    SLICE_X78Y52.G3      net (fanout=2)        1.040   ftop/cp/wrkAct_EN11_wg_cy<15>
    SLICE_X78Y52.Y       Tilo                  0.616   ftop/cp/wrkAct_EN
                                                       ftop/cp/wrkAct_EN1
    SLICE_X75Y54.F4      net (fanout=3)        0.774   ftop/cp/N125
    SLICE_X75Y54.X       Tilo                  0.562   ftop/cp/dispatched_EN
                                                       ftop/cp/dispatched_EN1
    SLICE_X72Y57.CE      net (fanout=1)        1.250   ftop/cp/dispatched_EN
    SLICE_X72Y57.CLK     Tceck                 0.155   ftop/cp/dispatched
                                                       ftop/cp/dispatched
    -------------------------------------------------  ---------------------------
    Total                                     15.910ns (6.329ns logic, 9.581ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_22 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.974ns (Levels of Logic = 9)
  Clock Path Skew:      -0.035ns (0.239 - 0.274)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n_6 to ftop/cp/cpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y83.YQ      Tcko                  0.596   ftop/cp/wci_wReset_n_6
                                                       ftop/cp/wci_wReset_n_6
    SLICE_X87Y153.G3     net (fanout=6)        2.494   ftop/cp/wci_wReset_n_6
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y80.F1      net (fanout=2)        0.858   ftop/cp/N112
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y92.G2      net (fanout=9)        1.067   ftop/cp/cpRespF_ENQ
    SLICE_X79Y92.Y       Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X77Y87.F1      net (fanout=40)       1.491   ftop/cp/cpRespF/d0di
    SLICE_X77Y87.CLK     Tfck                  0.602   ftop/cp_server_response_get<22>
                                                       ftop/cp/cpRespF/data0_reg_22_rstpot
                                                       ftop/cp/cpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     15.974ns (5.862ns logic, 10.112ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wReset_n_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.974ns (Levels of Logic = 9)
  Clock Path Skew:      -0.035ns (0.239 - 0.274)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wReset_n_6 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y83.YQ      Tcko                  0.596   ftop/cp/wci_wReset_n_6
                                                       ftop/cp/wci_wReset_n_6
    SLICE_X87Y153.G3     net (fanout=6)        2.494   ftop/cp/wci_wReset_n_6
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y80.F1      net (fanout=2)        0.858   ftop/cp/N112
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y92.G2      net (fanout=9)        1.067   ftop/cp/cpRespF_ENQ
    SLICE_X79Y92.Y       Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X77Y86.F1      net (fanout=40)       1.491   ftop/cp/cpRespF/d0di
    SLICE_X77Y86.CLK     Tfck                  0.602   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.974ns (5.862ns logic, 10.112ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_11/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.794ns (Levels of Logic = 10)
  Clock Path Skew:      -0.210ns (0.455 - 0.665)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_11/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y63.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X74Y61.F1      net (fanout=7)        0.769   ftop/cp/cpReq<25>
    SLICE_X74Y61.X       Tilo                  0.601   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X74Y60.F3      net (fanout=3)        0.689   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X74Y60.X       Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X72Y50.G2      net (fanout=17)       1.117   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X72Y50.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X69Y48.G1      net (fanout=13)       1.325   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X69Y48.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_F1
    SLICE_X72Y47.G3      net (fanout=1)        0.866   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_T_F_F_T_F_F
    SLICE_X72Y47.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite248
    SLICE_X72Y47.F4      net (fanout=1)        0.293   ftop/cp/WILL_FIRE_RL_completeWorkerWrite248/O
    SLICE_X72Y47.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.F2      net (fanout=1)        1.050   ftop/cp/WILL_FIRE_RL_completeWorkerWrite312
    SLICE_X74Y56.X       Tilo                  0.601   ftop/cp/N1141
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885_SW0
    SLICE_X75Y56.F4      net (fanout=1)        0.022   ftop/cp/N1141
    SLICE_X75Y56.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite885
    SLICE_X76Y47.G1      net (fanout=9)        1.441   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X76Y47.Y       Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_10_DEQ11
    SLICE_X85Y51.F3      net (fanout=4)        1.116   ftop/cp/N237
    SLICE_X85Y51.X       Tilo                  0.562   ftop/cp/wci_respF_11_DEQ
                                                       ftop/cp/wci_respF_11_DEQ1
    SLICE_X84Y50.CE      net (fanout=1)        0.493   ftop/cp/wci_respF_11_DEQ
    SLICE_X84Y50.CLK     Tceck                 0.155   ftop/cp/wci_respF_11_EMPTY_N
                                                       ftop/cp/wci_respF_11/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.794ns (6.613ns logic, 9.181ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_respF_6/empty_reg (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          12.000ns
  Data Path Delay:      15.953ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (0.240 - 0.286)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_respF_6/empty_reg to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y88.XQ      Tcko                  0.495   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    SLICE_X87Y153.G1     net (fanout=18)       2.885   ftop/cp/wci_respF_6_EMPTY_N
    SLICE_X87Y153.Y      Tilo                  0.561   ftop/cp/wci_respTimr_6_EN
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0_SW0
    SLICE_X78Y73.G4      net (fanout=1)        2.948   ftop/cp/N1145
    SLICE_X78Y73.Y       Tilo                  0.616   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0
    SLICE_X78Y73.F2      net (fanout=1)        0.315   ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW0/O
    SLICE_X78Y73.X       Tilo                  0.601   ftop/cp/N1127
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593_SW1
    SLICE_X76Y67.F4      net (fanout=1)        0.529   ftop/cp/N1127
    SLICE_X76Y67.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.G1      net (fanout=1)        0.388   ftop/cp/WILL_FIRE_RL_completeWorkerRead593
    SLICE_X77Y67.Y       Tilo                  0.561   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead594
    SLICE_X77Y67.F4      net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerRead594/O
    SLICE_X77Y67.X       Tilo                  0.562   ftop/cp/N112
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918_SW0
    SLICE_X76Y80.F1      net (fanout=2)        0.858   ftop/cp/N112
    SLICE_X76Y80.X       Tilo                  0.601   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y93.G2      net (fanout=9)        1.067   ftop/cp/cpRespF_ENQ
    SLICE_X79Y93.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1_1
    SLICE_X81Y92.G4      net (fanout=10)       0.598   ftop/cp/cpRespF/d0h1
    SLICE_X81Y92.Y       Tilo                  0.561   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X81Y92.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X81Y92.CLK     Tfck                  0.602   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.953ns (6.322ns logic, 9.631ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_3 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.399 - 0.349)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_3 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.XQ      Tcko                  0.396   ftop/cap0/wsiS_reqFifo_D_OUT<3>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_3
    RAMB16_X2Y1.DIA3     net (fanout=1)        0.209   ftop/cap0/wsiS_reqFifo_D_OUT<3>
    RAMB16_X2Y1.CLKA     Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.311ns logic, 0.209ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_2 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.399 - 0.349)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_2 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y10.YQ      Tcko                  0.419   ftop/cap0/wsiS_reqFifo_D_OUT<3>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_2
    RAMB16_X2Y1.DIA2     net (fanout=1)        0.209   ftop/cap0/wsiS_reqFifo_D_OUT<2>
    RAMB16_X2Y1.CLKA     Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.334ns logic, 0.209ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_17 (FF)
  Destination:          ftop/sma0_wci_wslv_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.925 - 0.818)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_17 to ftop/sma0_wci_wslv_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y105.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_6_q_0_17
    SLICE_X60Y103.BY     net (fanout=2)        0.346   ftop/cp_wci_Vm_6_MData<17>
    SLICE_X60Y103.CLK    Tdh         (-Th)     0.130   ftop/sma0_wci_wslv_reqF/_varindex0000<17>
                                                       ftop/sma0_wci_wslv_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.266ns logic, 0.346ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_17 (FF)
  Destination:          ftop/sma0_wci_wslv_reqF/Mram_arr18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.925 - 0.818)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_17 to ftop/sma0_wci_wslv_reqF/Mram_arr18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y105.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_6_q_0_17
    SLICE_X60Y103.BY     net (fanout=2)        0.346   ftop/cp_wci_Vm_6_MData<17>
    SLICE_X60Y103.CLK    Tdh         (-Th)     0.129   ftop/sma0_wci_wslv_reqF/_varindex0000<17>
                                                       ftop/sma0_wci_wslv_reqF/Mram_arr18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.267ns logic, 0.346ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_25 (FF)
  Destination:          ftop/sma0_wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.533 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_25 to ftop/sma0_wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_6_q_0_25
    SLICE_X60Y108.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X60Y108.CLK    Tdh         (-Th)     0.130   ftop/sma0_wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0_wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_6_q_0_25 (FF)
  Destination:          ftop/sma0_wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.533 - 0.445)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_6_q_0_25 to ftop/sma0_wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y108.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_6_q_0_25
    SLICE_X60Y108.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X60Y108.CLK    Tdh         (-Th)     0.129   ftop/sma0_wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0_wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.495 - 0.415)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y64.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_7_q_0_23
    SLICE_X104Y65.BY     net (fanout=2)        0.325   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X104Y65.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.287ns logic, 0.325ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.495 - 0.415)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y64.XQ     Tcko                  0.417   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_7_q_0_23
    SLICE_X104Y65.BY     net (fanout=2)        0.325   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X104Y65.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.288ns logic, 0.325ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_20 (FF)
  Destination:          ftop/pat0_wci_wslv_reqF/Mram_arr21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.349 - 0.263)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_20 to ftop/pat0_wci_wslv_reqF/Mram_arr21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y129.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_5_q_0_20
    SLICE_X80Y130.BY     net (fanout=2)        0.331   ftop/cp_wci_Vm_5_MData<20>
    SLICE_X80Y130.CLK    Tdh         (-Th)     0.130   ftop/pat0_wci_wslv_reqF/_varindex0000<20>
                                                       ftop/pat0_wci_wslv_reqF/Mram_arr21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.289ns logic, 0.331ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_20 (FF)
  Destination:          ftop/pat0_wci_wslv_reqF/Mram_arr21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.349 - 0.263)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_20 to ftop/pat0_wci_wslv_reqF/Mram_arr21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y129.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<21>
                                                       ftop/cp/wci_reqF_5_q_0_20
    SLICE_X80Y130.BY     net (fanout=2)        0.331   ftop/cp_wci_Vm_5_MData<20>
    SLICE_X80Y130.CLK    Tdh         (-Th)     0.129   ftop/pat0_wci_wslv_reqF/_varindex0000<20>
                                                       ftop/pat0_wci_wslv_reqF/Mram_arr21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.290ns logic, 0.331ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_24 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.481 - 0.393)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_24 to ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y29.YQ      Tcko                  0.419   ftop/cp_wci_Vm_11_MData<25>
                                                       ftop/cp/wci_reqF_11_q_0_24
    SLICE_X68Y29.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_11_MData<24>
    SLICE_X68Y29.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_24 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.481 - 0.393)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_24 to ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y29.YQ      Tcko                  0.419   ftop/cp_wci_Vm_11_MData<25>
                                                       ftop/cp/wci_reqF_11_q_0_24
    SLICE_X68Y29.BY      net (fanout=2)        0.341   ftop/cp_wci_Vm_11_MData<24>
    SLICE_X68Y29.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_15 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.452 - 0.385)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_15 to ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y66.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_7_q_0_15
    SLICE_X100Y67.BY     net (fanout=2)        0.327   ftop/cp_wci_Vm_7_MData<15>
    SLICE_X100Y67.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.287ns logic, 0.327ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_15 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.452 - 0.385)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_15 to ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y66.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_7_q_0_15
    SLICE_X100Y67.BY     net (fanout=2)        0.327   ftop/cp_wci_Vm_7_MData<15>
    SLICE_X100Y67.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.288ns logic, 0.327ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.091 - 0.057)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.YQ      Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X38Y81.BY      net (fanout=2)        0.295   ftop/cp/td<4>
    SLICE_X38Y81.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.091 - 0.057)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.YQ      Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X38Y81.BY      net (fanout=2)        0.295   ftop/cp/td<4>
    SLICE_X38Y81.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/doGetMAC_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.073 - 0.043)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/doGetMAC_0 to ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.XQ     Tcko                  0.396   ftop/pwrk/doGetMAC<0>
                                                       ftop/pwrk/doGetMAC_0
    SLICE_X100Y49.BY     net (fanout=8)        0.324   ftop/pwrk/doGetMAC<0>
    SLICE_X100Y49.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fRequest/_varindex0000<8>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.590ns (0.266ns logic, 0.324ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/doGetMAC_0 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (0.073 - 0.043)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/doGetMAC_0 to ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y51.XQ     Tcko                  0.396   ftop/pwrk/doGetMAC<0>
                                                       ftop/pwrk/doGetMAC_0
    SLICE_X100Y49.BY     net (fanout=8)        0.324   ftop/pwrk/doGetMAC<0>
    SLICE_X100Y49.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fRequest/_varindex0000<8>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.267ns logic, 0.324ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.569 - 0.503)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.XQ      Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X40Y77.BY      net (fanout=2)        0.342   ftop/cp/td<7>
    SLICE_X40Y77.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.287ns logic, 0.342ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.569 - 0.503)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.XQ      Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X40Y77.BY      net (fanout=2)        0.342   ftop/cp/td<7>
    SLICE_X40Y77.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.288ns logic, 0.342ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y50.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y50.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y50.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y50.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sGEnqPtr<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sGEnqPtr_2/SR
  Location pin: SLICE_X44Y66.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sGEnqPtr<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sGEnqPtr_2/SR
  Location pin: SLICE_X44Y66.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_1/SR
  Location pin: SLICE_X104Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_0/SR
  Location pin: SLICE_X104Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_2/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_2/SR
  Location pin: SLICE_X102Y102.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X102Y100.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X50Y54.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X50Y54.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X50Y54.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X50Y54.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     16.311ns|            0|         2022|            2|      3897517|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     16.311ns|          N/A|         2022|            0|      3897517|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.733|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   11.508|         |    3.742|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.311|         |         |         |
sys0_clkp      |   16.311|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.311|         |         |         |
sys0_clkp      |   16.311|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3250  Score: 3308747  (Setup/Max: 3296802, Hold: 11945)

Constraints cover 4145951 paths, 0 nets, and 96264 connections

Design statistics:
   Minimum period:  16.311ns{1}   (Maximum frequency:  61.308MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 13 10:50:29 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 822 MB



