$comment
	File created using the following command:
		vcd file ModuleTest.msim.vcd -direction
$end
$date
	Fri Nov 12 13:58:29 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ModuleTest_vlg_vec_tst $end
$var reg 4 ! i [3:0] $end
$var reg 1 " in $end
$var wire 1 # z $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * i[0]~input_o $end
$var wire 1 + z~output_o $end
$var wire 1 , in~input_o $end
$var wire 1 - i[2]~input_o $end
$var wire 1 . i[3]~input_o $end
$var wire 1 / i[1]~input_o $end
$var wire 1 0 z~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
0.
0/
00
$end
#25000
b1 !
1*
#50000
b11 !
b10 !
0*
1/
#75000
b11 !
1*
#100000
b111 !
b101 !
b100 !
0*
0/
1-
#125000
b101 !
1*
#150000
b111 !
b110 !
0*
1/
#175000
b111 !
1*
#200000
b1111 !
b1011 !
b1001 !
b1000 !
0*
0/
0-
1.
#225000
b1001 !
1*
#250000
b1011 !
b1010 !
0*
1/
10
1+
1#
#275000
b1011 !
1*
#300000
b1111 !
b1101 !
b1100 !
0*
0/
1-
#325000
b1101 !
1*
#350000
b1111 !
b1110 !
0*
1/
#375000
b1111 !
1*
#400000
1"
b111 !
b11 !
b1 !
b0 !
1,
0*
0/
0-
0.
#425000
b1 !
1*
#450000
b11 !
b10 !
0*
1/
#475000
b11 !
1*
#500000
b111 !
b101 !
b100 !
0*
0/
1-
#525000
b101 !
1*
#550000
b111 !
b110 !
0*
1/
#575000
b111 !
1*
#600000
b1111 !
b1011 !
b1001 !
b1000 !
0*
0/
0-
1.
#625000
b1001 !
1*
#650000
b1011 !
b1010 !
0*
1/
#675000
b1011 !
1*
#700000
b1111 !
b1101 !
b1100 !
0*
0/
1-
#725000
b1101 !
1*
#750000
b1111 !
b1110 !
0*
1/
#775000
b1111 !
1*
#800000
0"
b111 !
b11 !
b1 !
b0 !
0,
0*
0/
0-
0.
00
0+
0#
#825000
b1 !
1*
#850000
b11 !
b10 !
0*
1/
#875000
b11 !
1*
#900000
b111 !
b101 !
b100 !
0*
0/
1-
#925000
b101 !
1*
#950000
b111 !
b110 !
0*
1/
#975000
b111 !
1*
#1000000
