// Seed: 923432936
module module_0 (
    output tri   id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri0  id_3,
    output uwire id_4,
    input  tri1  id_5,
    output tri   id_6
    , id_8
);
  assign id_8 = id_2 - id_8 ? -1 : 1;
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    output tri1 id_3
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic \id_5 ;
  ;
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3
    , id_10,
    input wand id_4,
    input tri0 id_5,
    output wire id_6,
    input wor id_7,
    input wor id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_6,
      id_6,
      id_1,
      id_6
  );
  assign modCall_1.id_3 = 0;
  wire id_12;
endmodule
