<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element fft_fifo
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="fft_fifo_in"
   internal="fft_fifo.in"
   type="avalon_streaming"
   dir="end" />
 <interface
   name="fft_fifo_in_clk"
   internal="fft_fifo.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="fft_fifo_in_clk_reset"
   internal="fft_fifo.in_clk_reset"
   type="reset"
   dir="end" />
 <interface
   name="fft_fifo_out"
   internal="fft_fifo.out"
   type="avalon_streaming"
   dir="start" />
 <interface
   name="fft_fifo_out_clk"
   internal="fft_fifo.out_clk"
   type="clock"
   dir="end" />
 <interface
   name="fft_fifo_out_clk_reset"
   internal="fft_fifo.out_clk_reset"
   type="reset"
   dir="end" />
 <module
   name="fft_fifo"
   kind="altera_avalon_dc_fifo"
   version="18.1"
   enabled="1">
  <parameter name="BITS_PER_SYMBOL" value="15" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="FIFO_DEPTH" value="1024" />
  <parameter name="RD_SYNC_DEPTH" value="3" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="USE_IN_FILL_LEVEL" value="0" />
  <parameter name="USE_OUT_FILL_LEVEL" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="WR_SYNC_DEPTH" value="3" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
