{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706035002179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706035002180 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 18:36:42 2024 " "Processing started: Tue Jan 23 18:36:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706035002180 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706035002180 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706035002180 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706035002735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msx_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msx_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSX_FPGA_Top-behavioural " "Found design unit 1: MSX_FPGA_Top-behavioural" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035003223 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSX_FPGA_Top " "Found entity 1: MSX_FPGA_Top" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035003223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706035003223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035003226 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706035003226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706035003226 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSX_FPGA_Top " "Elaborating entity \"MSX_FPGA_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706035003261 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_DP MSX_FPGA_Top.vhd(17) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(17): used implicit default value for signal \"HEX0_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003263 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_DP MSX_FPGA_Top.vhd(18) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(18): used implicit default value for signal \"HEX1_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003263 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_DP MSX_FPGA_Top.vhd(19) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(19): used implicit default value for signal \"HEX2_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003263 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_DP MSX_FPGA_Top.vhd(20) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(20): used implicit default value for signal \"HEX3_DP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003263 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD MSX_FPGA_Top.vhd(24) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(24): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003263 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS MSX_FPGA_Top.vhd(26) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(26): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR MSX_FPGA_Top.vhd(30) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(30): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM MSX_FPGA_Top.vhd(31) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(31): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM MSX_FPGA_Top.vhd(32) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(32): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N MSX_FPGA_Top.vhd(33) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(33): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N MSX_FPGA_Top.vhd(34) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(34): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N MSX_FPGA_Top.vhd(35) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(35): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N MSX_FPGA_Top.vhd(36) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(36): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_0 MSX_FPGA_Top.vhd(37) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(37): used implicit default value for signal \"DRAM_BA_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_1 MSX_FPGA_Top.vhd(38) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(38): used implicit default value for signal \"DRAM_BA_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK MSX_FPGA_Top.vhd(39) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(39): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003264 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE MSX_FPGA_Top.vhd(40) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(40): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON MSX_FPGA_Top.vhd(54) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(54): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW MSX_FPGA_Top.vhd(55) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(55): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN MSX_FPGA_Top.vhd(56) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(56): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS MSX_FPGA_Top.vhd(57) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(57): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK MSX_FPGA_Top.vhd(62) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(62): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS MSX_FPGA_Top.vhd(70) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(70): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS MSX_FPGA_Top.vhd(71) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(71): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R MSX_FPGA_Top.vhd(72) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(72): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G MSX_FPGA_Top.vhd(73) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(73): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003265 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B MSX_FPGA_Top.vhd(74) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(74): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR MSX_FPGA_Top.vhd(78) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(78): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N MSX_FPGA_Top.vhd(79) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(79): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N MSX_FPGA_Top.vhd(80) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(80): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N MSX_FPGA_Top.vhd(81) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(81): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N MSX_FPGA_Top.vhd(82) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(82): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N MSX_FPGA_Top.vhd(83) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(83): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO0_P21 MSX_FPGA_Top.vhd(87) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(87): used implicit default value for signal \"GPIO0_P21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_wait_n MSX_FPGA_Top.vhd(122) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(122): used explicit default value for signal \"s_wait_n\" because signal was never assigned a value" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 122 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_int_n MSX_FPGA_Top.vhd(123) " "VHDL Signal Declaration warning at MSX_FPGA_Top.vhd(123): used explicit default value for signal \"s_int_n\" because signal was never assigned a value" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1706035003266 "|MSX_FPGA_Top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[9..8\] MSX_FPGA_Top.vhd(22) " "Using initial value X (don't care) for net \"LEDG\[9..8\]\" at MSX_FPGA_Top.vhd(22)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003269 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[0\] MSX_FPGA_Top.vhd(204) " "Inferred latch for \"HEXDIGIT3\[0\]\" at MSX_FPGA_Top.vhd(204)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[1\] MSX_FPGA_Top.vhd(204) " "Inferred latch for \"HEXDIGIT3\[1\]\" at MSX_FPGA_Top.vhd(204)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[2\] MSX_FPGA_Top.vhd(204) " "Inferred latch for \"HEXDIGIT3\[2\]\" at MSX_FPGA_Top.vhd(204)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT3\[3\] MSX_FPGA_Top.vhd(204) " "Inferred latch for \"HEXDIGIT3\[3\]\" at MSX_FPGA_Top.vhd(204)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[0\] MSX_FPGA_Top.vhd(203) " "Inferred latch for \"HEXDIGIT2\[0\]\" at MSX_FPGA_Top.vhd(203)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[1\] MSX_FPGA_Top.vhd(203) " "Inferred latch for \"HEXDIGIT2\[1\]\" at MSX_FPGA_Top.vhd(203)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[2\] MSX_FPGA_Top.vhd(203) " "Inferred latch for \"HEXDIGIT2\[2\]\" at MSX_FPGA_Top.vhd(203)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT2\[3\] MSX_FPGA_Top.vhd(203) " "Inferred latch for \"HEXDIGIT2\[3\]\" at MSX_FPGA_Top.vhd(203)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[0\] MSX_FPGA_Top.vhd(202) " "Inferred latch for \"HEXDIGIT1\[0\]\" at MSX_FPGA_Top.vhd(202)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003270 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[1\] MSX_FPGA_Top.vhd(202) " "Inferred latch for \"HEXDIGIT1\[1\]\" at MSX_FPGA_Top.vhd(202)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003271 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[2\] MSX_FPGA_Top.vhd(202) " "Inferred latch for \"HEXDIGIT1\[2\]\" at MSX_FPGA_Top.vhd(202)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003271 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT1\[3\] MSX_FPGA_Top.vhd(202) " "Inferred latch for \"HEXDIGIT1\[3\]\" at MSX_FPGA_Top.vhd(202)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003271 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[0\] MSX_FPGA_Top.vhd(201) " "Inferred latch for \"HEXDIGIT0\[0\]\" at MSX_FPGA_Top.vhd(201)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003271 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[1\] MSX_FPGA_Top.vhd(201) " "Inferred latch for \"HEXDIGIT0\[1\]\" at MSX_FPGA_Top.vhd(201)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003271 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[2\] MSX_FPGA_Top.vhd(201) " "Inferred latch for \"HEXDIGIT0\[2\]\" at MSX_FPGA_Top.vhd(201)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003271 "|MSX_FPGA_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEXDIGIT0\[3\] MSX_FPGA_Top.vhd(201) " "Inferred latch for \"HEXDIGIT0\[3\]\" at MSX_FPGA_Top.vhd(201)" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706035003271 "|MSX_FPGA_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:DISPHEX0 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:DISPHEX0\"" {  } { { "MSX_FPGA_Top.vhd" "DISPHEX0" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706035003286 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FL_DQ15_AM1 " "Inserted always-enabled tri-state buffer between \"FL_DQ15_AM1\" and its non-tri-state driver." {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1706035003796 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1706035003796 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 61 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 66 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 68 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_P22 " "Bidir \"GPIO0_P22\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 88 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_P24 " "Bidir \"GPIO0_P24\" has no driver" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1706035003796 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1706035003796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEXDIGIT3\[2\] " "Latch HEXDIGIT3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706035003800 ""}  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 204 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706035003800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEXDIGIT3\[3\] " "Latch HEXDIGIT3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA A\[14\] " "Ports D and ENA on the latch are fed by the same signal A\[14\]" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706035003800 ""}  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 204 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706035003800 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FL_DQ15_AM1~synth " "Node \"FL_DQ15_AM1~synth\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035003817 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1706035003817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP GND " "Pin \"HEX0_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP GND " "Pin \"HEX1_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP GND " "Pin \"HEX2_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP GND " "Pin \"HEX3_DP\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_P21 GND " "Pin \"GPIO0_P21\" is stuck at GND" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|GPIO0_P21"} { "Warning" "WMLS_MLS_STUCK_PIN" "INT_n VCC " "Pin \"INT_n\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|INT_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WAIT_n VCC " "Pin \"WAIT_n\" is stuck at VCC" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1706035003817 "|MSX_FPGA_Top|WAIT_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1706035003817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1706035003917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706035005073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005073 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_P1 " "No output dependent on input pin \"GPIO0_P1\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|GPIO0_P1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_P3 " "No output dependent on input pin \"GPIO0_P3\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|GPIO0_P3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IORQ_n " "No output dependent on input pin \"IORQ_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|IORQ_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CS_n " "No output dependent on input pin \"CS_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|CS_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1_n " "No output dependent on input pin \"M1_n\"" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706035005145 "|MSX_FPGA_Top|M1_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1706035005145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "45 " "Implemented 45 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706035005146 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706035005146 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "65 " "Implemented 65 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1706035005146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706035005146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706035005146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 184 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706035005174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 18:36:45 2024 " "Processing ended: Tue Jan 23 18:36:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706035005174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706035005174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706035005174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706035005174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706035006354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706035006354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 18:36:45 2024 " "Processing started: Tue Jan 23 18:36:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706035006354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1706035006354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1706035006355 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1706035006423 ""}
{ "Info" "0" "" "Project  = MSX_FPGA_Top" {  } {  } 0 0 "Project  = MSX_FPGA_Top" 0 0 "Fitter" 0 0 1706035006424 ""}
{ "Info" "0" "" "Revision = MSX_FPGA_Top" {  } {  } 0 0 "Revision = MSX_FPGA_Top" 0 0 "Fitter" 0 0 1706035006424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1706035006480 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MSX_FPGA_Top EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"MSX_FPGA_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1706035006487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706035006523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1706035006523 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1706035006585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1706035006591 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1706035006775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1706035006775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1706035006775 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1706035006775 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706035006778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706035006778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706035006778 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1706035006778 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1706035006778 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1706035006782 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1706035007783 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MSX_FPGA_Top.sdc " "Synopsys Design Constraints File file not found: 'MSX_FPGA_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1706035007784 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1706035007784 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEXDIGIT3~0  from: datac  to: combout " "Cell: HEXDIGIT3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1706035007786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1706035007786 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1706035007786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1706035007787 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1706035007787 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HEXDIGIT3~0  " "Automatically promoted node HEXDIGIT3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706035007794 ""}  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 119 -1 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEXDIGIT3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706035007794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom_bank_wr_s  " "Automatically promoted node rom_bank_wr_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706035007794 ""}  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 131 -1 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rom_bank_wr_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706035007794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_reset~0  " "Automatically promoted node s_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1706035007794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[7\]~output " "Destination node LEDG\[7\]~output" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 22 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706035007794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FL_RST_N~output " "Destination node FL_RST_N~output" {  } { { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 46 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RST_N~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1706035007794 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1706035007794 ""}  } { { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1706035007794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1706035008301 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706035008301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1706035008302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706035008303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1706035008304 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1706035008305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1706035008305 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1706035008306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1706035008330 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1706035008332 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1706035008332 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706035008452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1706035009638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706035009698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1706035009704 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1706035009936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706035009936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1706035010426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X9_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } { { "loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9"} 0 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1706035011327 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1706035011327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706035011855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1706035011856 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1706035011856 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1706035011862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706035011891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706035012521 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1706035012576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1706035012896 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1706035014105 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "110 Cyclone III " "110 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 7 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_2 3.3-V LVTTL B12 " "Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50_2 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 8 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL G3 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 10 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL F1 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 10 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL U22 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 25 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL V22 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 27 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL M7 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 51 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL W20 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 63 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_P1 3.3-V LVTTL AB12 " "Pin GPIO0_P1 uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_P1 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_P1" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 85 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_P3 3.3-V LVTTL AA12 " "Pin GPIO0_P3 uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_P3 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_P3" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 86 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_P3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IORQ_n 3.3-V LVTTL AA17 " "Pin IORQ_n uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IORQ_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IORQ_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 98 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IORQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CS_n 3.3-V LVTTL AA11 " "Pin CS_n uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CS_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CS_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 100 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CS_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "M1_n 3.3-V LVTTL AA20 " "Pin M1_n uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 102 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[8\] 3.3-V LVTTL T5 " "Pin FL_DQ\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[9\] 3.3-V LVTTL T7 " "Pin FL_DQ\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[10\] 3.3-V LVTTL T4 " "Pin FL_DQ\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[11\] 3.3-V LVTTL U2 " "Pin FL_DQ\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[12\] 3.3-V LVTTL V1 " "Pin FL_DQ\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[13\] 3.3-V LVTTL V4 " "Pin FL_DQ\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[14\] 3.3-V LVTTL W2 " "Pin FL_DQ\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D22 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D21 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C22 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C21 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL B22 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL B21 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D20 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL C20 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL W21 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 60 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL Y22 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 61 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL P21 " "Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 65 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL P22 " "Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 66 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL R22 " "Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 67 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL R21 " "Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 68 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_P22 3.3-V LVTTL AA4 " "Pin GPIO0_P22 uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_P22 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_P22" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 88 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_P22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_P24 3.3-V LVTTL U14 " "Pin GPIO0_P24 uses I/O standard 3.3-V LVTTL at U14" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_P24 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_P24" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 89 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_P24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL R7 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P8 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R8 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL U1 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL V2 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL V3 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL W1 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL Y1 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ15_AM1 3.3-V LVTTL Y2 " "Pin FL_DQ15_AM1 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 43 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AA22 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 59 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AA14 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AA13 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AA8 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AB10 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL V11 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL R10 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL W10 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL Y10 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL AB7 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL R14 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL T12 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL R12 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL T10 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL T9 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL U8 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL V7 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 94 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SLTSL_n 3.3-V LVTTL AB20 " "Pin SLTSL_n uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SLTSL_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SLTSL_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 99 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SLTSL_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL H2 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 10 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_n 3.3-V LVTTL AB11 " "Pin RESET_n uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 104 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVTTL R11 " "Pin A\[1\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVTTL U10 " "Pin A\[2\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVTTL U9 " "Pin A\[3\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVTTL Y7 " "Pin A\[4\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVTTL V6 " "Pin A\[5\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVTTL T15 " "Pin A\[6\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVTTL AB9 " "Pin A\[7\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVTTL W17 " "Pin A\[8\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVTTL U15 " "Pin A\[9\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVTTL V15 " "Pin A\[10\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVTTL W15 " "Pin A\[11\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVTTL AA9 " "Pin A\[12\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVTTL AA7 " "Pin A\[13\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVTTL T14 " "Pin A\[14\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 11 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RD_n 3.3-V LVTTL AA18 " "Pin RD_n uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RD_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 95 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVTTL U12 " "Pin A\[0\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVTTL AB17 " "Pin A\[15\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 93 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "WR_n 3.3-V LVTTL Y17 " "Pin WR_n uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WR_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WR_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 96 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MREQ_n 3.3-V LVTTL AB19 " "Pin MREQ_n uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MREQ_n } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MREQ_n" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 97 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MREQ_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1706035014894 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1706035014894 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "57 " "Following 57 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 53 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 60 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 61 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBDAT } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 65 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_KBCLK } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 66 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSDAT } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 67 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_MSCLK } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 68 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_P22 a permanently disabled " "Pin GPIO0_P22 has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_P22 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_P22" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 88 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_P22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_P24 a permanently disabled " "Pin GPIO0_P24 has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO0_P24 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO0_P24" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 89 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO0_P24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 29 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 42 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently enabled " "Pin FL_DQ15_AM1 has a permanently enabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 43 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 59 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/apps/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "MSX_FPGA_Top.vhd" "" { Text "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/MSX_FPGA_Top.vhd" 77 0 0 } } { "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/apps/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1706035014904 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1706035014904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/output_files/MSX_FPGA_Top.fit.smsg " "Generated suppressed messages file C:/Users/roniv/Dev/github/MSX_FPGA_Hat/Reference Designs/Altera DE0 Project/MegaROM_ASCII16/output_files/MSX_FPGA_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1706035015043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706035015306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 18:36:55 2024 " "Processing ended: Tue Jan 23 18:36:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706035015306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706035015306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706035015306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1706035015306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1706035016342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706035016342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 18:36:56 2024 " "Processing started: Tue Jan 23 18:36:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706035016342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1706035016342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MSX_FPGA_Top -c MSX_FPGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1706035016342 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1706035017180 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1706035017211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706035017558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 18:36:57 2024 " "Processing ended: Tue Jan 23 18:36:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706035017558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706035017558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706035017558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1706035017558 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1706035018216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1706035018857 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706035018858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 18:36:58 2024 " "Processing started: Tue Jan 23 18:36:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706035018858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706035018858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MSX_FPGA_Top -c MSX_FPGA_Top " "Command: quartus_sta MSX_FPGA_Top -c MSX_FPGA_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706035018858 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1706035018931 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706035019072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1706035019124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1706035019124 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1706035019386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MSX_FPGA_Top.sdc " "Synopsys Design Constraints File file not found: 'MSX_FPGA_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1706035019424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1706035019424 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[11\] A\[11\] " "create_clock -period 1.000 -name A\[11\] A\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019425 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A\[14\] A\[14\] " "create_clock -period 1.000 -name A\[14\] A\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019425 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEXDIGIT3~0  from: datad  to: combout " "Cell: HEXDIGIT3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019426 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1706035019426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1706035019427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019427 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1706035019428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1706035019437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706035019538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706035019538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.721 " "Worst-case setup slack is -1.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -3.482 A\[14\]  " "   -1.721        -3.482 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035019540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.060 " "Worst-case hold slack is -0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060        -0.119 A\[14\]  " "   -0.060        -0.119 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035019542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1706035019544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1706035019546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 A\[11\]  " "   -3.000       -19.000 A\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 A\[14\]  " "   -3.000       -19.000 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035019547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035019547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1706035019579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1706035019594 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1706035020076 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEXDIGIT3~0  from: datad  to: combout " "Cell: HEXDIGIT3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020113 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1706035020113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020115 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706035020129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706035020129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.536 " "Worst-case setup slack is -1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536        -3.018 A\[14\]  " "   -1.536        -3.018 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035020142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.076 " "Worst-case hold slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076        -0.185 A\[14\]  " "   -0.076        -0.185 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035020156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1706035020171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1706035020185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 A\[11\]  " "   -3.000       -19.000 A\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 A\[14\]  " "   -3.000       -19.000 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035020199 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1706035020296 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: HEXDIGIT3~0  from: datad  to: combout " "Cell: HEXDIGIT3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020461 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1706035020461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706035020462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706035020462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.239 " "Worst-case setup slack is -0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239        -0.444 A\[14\]  " "   -0.239        -0.444 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035020468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.327 " "Worst-case hold slack is -0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327        -0.961 A\[14\]  " "   -0.327        -0.961 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035020472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1706035020476 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1706035020479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.347 A\[14\]  " "   -3.000       -31.347 A\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -28.021 A\[11\]  " "   -3.000       -28.021 A\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706035020483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706035020483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1706035020865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1706035020866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706035021047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 18:37:01 2024 " "Processing ended: Tue Jan 23 18:37:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706035021047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706035021047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706035021047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706035021047 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 197 s " "Quartus II Full Compilation was successful. 0 errors, 197 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706035021870 ""}
