Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct 29 22:40:49 2023
| Host         : DESKTOP-LITJ59L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vendingmachine_timing_summary_routed.rpt -pb vendingmachine_timing_summary_routed.pb -rpx vendingmachine_timing_summary_routed.rpx -warn_on_violation
| Design       : vendingmachine
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   34          inf        0.000                      0                   34           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.301ns (61.510%)  route 2.692ns (38.490%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X84Y121        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.915     1.393    FSM_onehot_state_reg_n_0_[2]
    SLICE_X85Y121        LUT2 (Prop_lut2_I0_O)        0.295     1.688 r  state_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.777     3.465    state_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.528     6.993 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.993    state[1]
    M4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.616ns  (logic 4.322ns (65.325%)  route 2.294ns (34.675%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X84Y121        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.618     1.096    FSM_onehot_state_reg_n_0_[3]
    SLICE_X85Y121        LUT2 (Prop_lut2_I1_O)        0.301     1.397 r  state_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.073    state_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.543     6.616 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.616    state[0]
    M2                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 4.045ns (65.470%)  route 2.134ns (34.530%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X84Y121        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           2.134     2.652    state_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.527     6.179 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.179    state[2]
    L4                                                                r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 3.997ns (66.010%)  route 2.058ns (33.990%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDCE                         0.000     0.000 r  y_reg/C
    SLICE_X85Y121        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  y_reg/Q
                         net (fo=1, routed)           2.058     2.514    y_OBUF
    N5                   OBUF (Prop_obuf_I_O)         3.541     6.055 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     6.055    y
    N5                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 1.648ns (35.629%)  route 2.977ns (64.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.915     3.439    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FSM_onehot_state[4]_i_3/O
                         net (fo=12, routed)          1.062     4.625    FSM_onehot_state[4]_i_3_n_0
    SLICE_X84Y121        FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 1.648ns (35.629%)  route 2.977ns (64.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.915     3.439    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FSM_onehot_state[4]_i_3/O
                         net (fo=12, routed)          1.062     4.625    FSM_onehot_state[4]_i_3_n_0
    SLICE_X84Y121        FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 1.648ns (35.629%)  route 2.977ns (64.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.915     3.439    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FSM_onehot_state[4]_i_3/O
                         net (fo=12, routed)          1.062     4.625    FSM_onehot_state[4]_i_3_n_0
    SLICE_X84Y121        FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 1.648ns (35.629%)  route 2.977ns (64.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.915     3.439    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FSM_onehot_state[4]_i_3/O
                         net (fo=12, routed)          1.062     4.625    FSM_onehot_state[4]_i_3_n_0
    SLICE_X84Y121        FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 1.648ns (35.629%)  route 2.977ns (64.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.915     3.439    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FSM_onehot_state[4]_i_3/O
                         net (fo=12, routed)          1.062     4.625    FSM_onehot_state[4]_i_3_n_0
    SLICE_X84Y121        FDCE                                         f  FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            y_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.625ns  (logic 1.648ns (35.629%)  route 2.977ns (64.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.915     3.439    rst_IBUF
    SLICE_X85Y111        LUT1 (Prop_lut1_I0_O)        0.124     3.563 f  FSM_onehot_state[4]_i_3/O
                         net (fo=12, routed)          1.062     4.625    FSM_onehot_state[4]_i_3_n_0
    SLICE_X85Y121        FDCE                                         f  y_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  A_reg_reg/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  A_reg_reg/Q
                         net (fo=1, routed)           0.054     0.182    p_0_in[2]
    SLICE_X85Y120        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  A_trig_i_1/O
                         net (fo=1, routed)           0.000     0.281    A_trig_i_1_n_0
    SLICE_X85Y120        FDCE                                         r  A_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDCE                         0.000     0.000 r  B_reg_reg/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  B_reg_reg/Q
                         net (fo=1, routed)           0.054     0.182    p_0_in[1]
    SLICE_X85Y118        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  B_trig_i_1/O
                         net (fo=1, routed)           0.000     0.281    B_trig_i_1_n_0
    SLICE_X85Y118        FDCE                                         r  B_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.787%)  route 0.189ns (57.213%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDCE                         0.000     0.000 r  C_trig_reg/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  C_trig_reg/Q
                         net (fo=3, routed)           0.189     0.330    C_trig
    SLICE_X85Y121        FDCE                                         r  y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.756%)  route 0.173ns (48.244%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  A_trig_reg/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A_trig_reg/Q
                         net (fo=5, routed)           0.173     0.314    A_trig
    SLICE_X84Y121        LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    FSM_onehot_state[1]_i_1_n_0
    SLICE_X84Y121        FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.640%)  route 0.174ns (48.360%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  A_trig_reg/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A_trig_reg/Q
                         net (fo=5, routed)           0.174     0.315    A_trig
    SLICE_X84Y121        LUT6 (Prop_lut6_I2_O)        0.045     0.360 r  FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.360    FSM_onehot_state[4]_i_2_n_0
    SLICE_X84Y121        FDCE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.189ns (52.155%)  route 0.173ns (47.845%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  A_trig_reg/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  A_trig_reg/Q
                         net (fo=5, routed)           0.173     0.314    A_trig
    SLICE_X84Y121        LUT5 (Prop_lut5_I2_O)        0.048     0.362 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    FSM_onehot_state[2]_i_1_n_0
    SLICE_X84Y121        FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE                         0.000     0.000 r  A_trig_reg/C
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  A_trig_reg/Q
                         net (fo=5, routed)           0.177     0.318    A_trig
    SLICE_X84Y121        LUT5 (Prop_lut5_I3_O)        0.045     0.363 r  FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    FSM_onehot_state[0]_i_1_n_0
    SLICE_X84Y121        FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            y_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.164ns (42.561%)  route 0.221ns (57.439%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X84Y121        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[4]/Q
                         net (fo=5, routed)           0.221     0.385    state_OBUF[2]
    SLICE_X85Y121        FDCE                                         r  y_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            C_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.226ns (50.274%)  route 0.224ns (49.726%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDCE                         0.000     0.000 r  C_reg_reg/C
    SLICE_X85Y118        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  C_reg_reg/Q
                         net (fo=1, routed)           0.224     0.352    p_0_in[0]
    SLICE_X85Y118        LUT2 (Prop_lut2_I1_O)        0.098     0.450 r  C_trig_i_1/O
                         net (fo=1, routed)           0.000     0.450    C_trig_i_1_n_0
    SLICE_X85Y118        FDCE                                         r  C_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.212ns (42.654%)  route 0.285ns (57.346%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y121        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X84Y121        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.105     0.269    FSM_onehot_state_reg_n_0_[1]
    SLICE_X85Y121        LUT5 (Prop_lut5_I1_O)        0.048     0.317 r  FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.180     0.497    FSM_onehot_state[3]_i_1_n_0
    SLICE_X84Y121        FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------





