{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "bitor_360_358_361":{
            "modref":"corebit.or"
          },
          "bitxor_361_358_362":{
            "modref":"corebit.xor"
          },
          "const0__364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const128__357":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "const200__363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c8"]}
          },
          "const64__359":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mux_362_363_364":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "pt_hw_output_2_stencil":{
            "genref":"mantle.wire",
            "genargs":{"type":["CoreIRType",["Array",1,["Array",1,["Array",16,"Bit"]]]]}
          },
          "ule_357_356_358":{
            "genref":"coreir.ule",
            "genargs":{"width":["Int",16]}
          },
          "ult_356_359_360":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["bitor_360_358_361.in0","ult_356_359_360.out"],
          ["bitor_360_358_361.in1","ule_357_356_358.out"],
          ["bitor_360_358_361.out","bitxor_361_358_362.in0"],
          ["bitxor_361_358_362.in1","ule_357_356_358.out"],
          ["bitxor_361_358_362.out","mux_362_363_364.sel"],
          ["const0__364.out","mux_362_363_364.in0"],
          ["const128__357.out","ule_357_356_358.in0"],
          ["const200__363.out","mux_362_363_364.in1"],
          ["const64__359.out","ult_356_359_360.in1"],
          ["mux_362_363_364.out","pt_hw_output_2_stencil.in.0.0"],
          ["pt_hw_output_2_stencil.out","self.out"],
          ["ule_357_356_358.in1","self.in.arg_1.0.0"],
          ["ult_356_359_360.in0","self.in.arg_1.0.0"]
        ]
      }
    }
  }
}
}