LIBRARY IEEE;
USE IEEE. STD_LOGIC_1164.ALL;
USE IEEE. STD_LOGIC_ARITH.ALL;
USE IEEE. STD_LOGIC_UNSIGNED.ALL;

ENTITY IC74LS283 IS

PORT(
	a: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	b: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	c0: IN STD_LOGIC;
	s: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
	c4: out STD_LOGIC
	);
END IC74LS283;

ARCHITECTURE behavior OF tn9 IS

	SIGNAL a_temp: STD_LOGIC_VECTOR (4 DOWNTO 0);
	SIGNAL b_temp: STD_LOGIC_VECTOR (4 DOWNTO 0);
	SIGNAL sum_temp: STD_LOGIC_VECTOR (4 DOWNTO 0);
BEGIN
	a_temp <= '0'&a;
	b_temp <= '0'&b;
	sum_temp <= a_temp + b_temp+c0;
	
	s <= sum_temp(3 DOWNTO 0);
	c4 <= sum_temp(4);
END behavior;




LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY TNghiem10 IS
PORT (
a, b : IN STD_LOGIC_VECTOR(3 downto 0);
d : OUT STD_LOGIC_VECTOR(3 downto 0);
c4 : OUT STD_LOGIC);
END TNghiem10;
ARCHITECTURE Structure OF TNghiem10 IS
SIGNAL c : STD_LOGIC_VECTOR(1 to 3);
SIGNAL f : STD_LOGIC_VECTOR(3 downto 0);
SIGNAL c0 : STD_LOGIC;
COMPONENT fulladder
PORT ( x , y , z : IN STD_LOGIC;
s , c : OUT STD_LOGIC);
END COMPONENT;
BEGIN
c0 <= '1';
f <= not b;
stage0: fulladder PORT MAP(a(0),f(0),c0,d(0),c(1)) ;
stage1: fulladder PORT MAP(a(1),f(1),c(1),d(1),c(2)) ;
stage2: fulladder PORT MAP(a(2),f(2),c(2),d(2),c(3)) ;
stage3: fulladder PORT MAP(a(3),f(3),c(3),d(3),c4);
END Structure;
