$comment
	File created using the following command:
		vcd file AntiLoopD.msim.vcd -direction
$end
$date
	Wed Jul 04 00:58:27 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module AntiLoopD_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " enable $end
$var reg 16 # entrada [15:0] $end
$var wire 1 $ saidaALD [15] $end
$var wire 1 % saidaALD [14] $end
$var wire 1 & saidaALD [13] $end
$var wire 1 ' saidaALD [12] $end
$var wire 1 ( saidaALD [11] $end
$var wire 1 ) saidaALD [10] $end
$var wire 1 * saidaALD [9] $end
$var wire 1 + saidaALD [8] $end
$var wire 1 , saidaALD [7] $end
$var wire 1 - saidaALD [6] $end
$var wire 1 . saidaALD [5] $end
$var wire 1 / saidaALD [4] $end
$var wire 1 0 saidaALD [3] $end
$var wire 1 1 saidaALD [2] $end
$var wire 1 2 saidaALD [1] $end
$var wire 1 3 saidaALD [0] $end
$var wire 1 4 sampler $end
$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; clk~combout $end
$var wire 1 < clk~clkctrl_outclk $end
$var wire 1 = saidaALD[0]~reg0feeder_combout $end
$var wire 1 > enable~combout $end
$var wire 1 ? saidaALD[0]~reg0_regout $end
$var wire 1 @ saidaALD[1]~reg0_regout $end
$var wire 1 A saidaALD[2]~reg0feeder_combout $end
$var wire 1 B saidaALD[2]~reg0_regout $end
$var wire 1 C saidaALD[3]~reg0feeder_combout $end
$var wire 1 D saidaALD[3]~reg0_regout $end
$var wire 1 E saidaALD[4]~reg0feeder_combout $end
$var wire 1 F saidaALD[4]~reg0_regout $end
$var wire 1 G saidaALD[5]~reg0feeder_combout $end
$var wire 1 H saidaALD[5]~reg0_regout $end
$var wire 1 I saidaALD[6]~reg0feeder_combout $end
$var wire 1 J saidaALD[6]~reg0_regout $end
$var wire 1 K saidaALD[7]~reg0_regout $end
$var wire 1 L saidaALD[8]~reg0feeder_combout $end
$var wire 1 M saidaALD[8]~reg0_regout $end
$var wire 1 N saidaALD[9]~reg0feeder_combout $end
$var wire 1 O saidaALD[9]~reg0_regout $end
$var wire 1 P saidaALD[10]~reg0feeder_combout $end
$var wire 1 Q saidaALD[10]~reg0_regout $end
$var wire 1 R saidaALD[11]~reg0feeder_combout $end
$var wire 1 S saidaALD[11]~reg0_regout $end
$var wire 1 T saidaALD[12]~reg0_regout $end
$var wire 1 U saidaALD[13]~reg0feeder_combout $end
$var wire 1 V saidaALD[13]~reg0_regout $end
$var wire 1 W saidaALD[14]~reg0feeder_combout $end
$var wire 1 X saidaALD[14]~reg0_regout $end
$var wire 1 Y saidaALD[15]~reg0feeder_combout $end
$var wire 1 Z saidaALD[15]~reg0_regout $end
$var wire 1 [ entrada~combout [15] $end
$var wire 1 \ entrada~combout [14] $end
$var wire 1 ] entrada~combout [13] $end
$var wire 1 ^ entrada~combout [12] $end
$var wire 1 _ entrada~combout [11] $end
$var wire 1 ` entrada~combout [10] $end
$var wire 1 a entrada~combout [9] $end
$var wire 1 b entrada~combout [8] $end
$var wire 1 c entrada~combout [7] $end
$var wire 1 d entrada~combout [6] $end
$var wire 1 e entrada~combout [5] $end
$var wire 1 f entrada~combout [4] $end
$var wire 1 g entrada~combout [3] $end
$var wire 1 h entrada~combout [2] $end
$var wire 1 i entrada~combout [1] $end
$var wire 1 j entrada~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b1111111111111111 #
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
x4
05
16
x7
18
19
1:
0;
0<
1=
0>
0?
0@
1A
0B
1C
0D
1E
0F
1G
0H
1I
0J
0K
1L
0M
1N
0O
1P
0Q
1R
0S
0T
1U
0V
1W
0X
1Y
0Z
1j
1i
1h
1g
1f
1e
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
$end
#10000
1!
1;
1<
04
#20000
0!
0;
0<
14
#30000
1!
1;
1<
04
#40000
0!
0;
0<
14
#50000
1!
1;
1<
04
#60000
0!
0;
0<
14
#70000
1!
1;
1<
04
#80000
0!
0;
0<
14
#90000
1!
1;
1<
04
#100000
0!
0;
0<
14
#110000
1!
1;
1<
04
#120000
0!
0;
0<
14
#130000
1!
1;
1<
04
#140000
0!
0;
0<
14
#150000
1!
1;
1<
04
#160000
1"
0!
1>
0;
0<
14
#170000
1!
1;
1<
04
1Z
1X
1V
1T
1S
1Q
1O
1M
1K
1J
1H
1F
1D
1B
1@
1?
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
11
12
13
#180000
0!
0;
0<
14
#190000
1!
1;
1<
04
#200000
0!
0;
0<
14
#210000
1!
1;
1<
04
#220000
0!
0;
0<
14
#230000
1!
1;
1<
04
#240000
0!
0;
0<
14
#250000
1!
1;
1<
04
#260000
0!
0;
0<
14
#270000
1!
1;
1<
04
#280000
0!
0;
0<
14
#290000
1!
1;
1<
04
#300000
0!
0;
0<
14
#310000
1!
1;
1<
04
#320000
0!
0;
0<
14
#330000
1!
1;
1<
04
#340000
0!
0;
0<
14
#350000
1!
1;
1<
04
#360000
0!
0;
0<
14
#370000
1!
1;
1<
04
#380000
0"
0!
0>
0;
0<
14
#390000
1!
1;
1<
04
#400000
b111111111111111 #
b11111111111111 #
b1111111111111 #
b111111111111 #
b11111111111 #
b1111111111 #
b1110111111 #
b1110011111 #
b1110001111 #
b1110000111 #
b1110000011 #
b1110000001 #
b1110000000 #
0!
0j
0i
0h
0g
0f
0e
0d
0`
0_
0^
0]
0\
0[
0;
0<
14
0=
0A
0C
0E
0G
0I
0P
0R
0U
0W
0Y
#410000
1!
1;
1<
04
#420000
0!
0;
0<
14
#430000
1!
1;
1<
04
#440000
0!
0;
0<
14
#450000
1!
1;
1<
04
#460000
0!
0;
0<
14
#470000
1!
1;
1<
04
#480000
0!
0;
0<
14
#490000
1!
1;
1<
04
#500000
0!
0;
0<
14
#510000
1!
1;
1<
04
#520000
0!
0;
0<
14
#530000
1!
1;
1<
04
#540000
0!
0;
0<
14
#550000
1!
1;
1<
04
#560000
0!
0;
0<
14
#570000
1!
1;
1<
04
#580000
0!
0;
0<
14
#590000
1!
1;
1<
04
#600000
0!
0;
0<
14
#610000
1!
1;
1<
04
#620000
0!
0;
0<
14
#630000
1!
1;
1<
04
#640000
0!
0;
0<
14
#650000
1!
1;
1<
04
#660000
1"
0!
1>
0;
0<
14
#670000
1!
1;
1<
04
0Z
0X
0V
0T
0S
0Q
0J
0H
0F
0D
0B
0@
0?
0$
0%
0&
0'
0(
0)
0-
0.
0/
00
01
02
03
#680000
0!
0;
0<
14
#690000
1!
1;
1<
04
#700000
0!
0;
0<
14
#710000
1!
1;
1<
04
#720000
0!
0;
0<
14
#730000
1!
1;
1<
04
#740000
0!
0;
0<
14
#750000
1!
1;
1<
04
#760000
0!
0;
0<
14
#770000
1!
1;
1<
04
#780000
0!
0;
0<
14
#790000
1!
1;
1<
04
#800000
0"
0!
0>
0;
0<
14
#810000
1!
1;
1<
04
#820000
0!
0;
0<
14
#830000
1!
1;
1<
04
#840000
0!
0;
0<
14
#850000
1!
1;
1<
04
#860000
0!
0;
0<
14
#870000
1!
1;
1<
04
#880000
0!
0;
0<
14
#890000
1!
1;
1<
04
#900000
0!
0;
0<
14
#910000
1!
1;
1<
04
#920000
0!
0;
0<
14
#930000
1!
1;
1<
04
#940000
0!
0;
0<
14
#950000
1!
1;
1<
04
#960000
0!
0;
0<
14
#970000
1!
1;
1<
04
#980000
0!
0;
0<
14
#990000
1!
1;
1<
04
#1000000
