// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\SGBMDisparity\SGBMHDLAl_ip_src_For_Each_Subsystem1_block.v
// Created: 2021-04-19 19:46:15
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SGBMHDLAl_ip_src_For_Each_Subsystem1_block
// Source Path: SGBMDisparity/SGBMHDLAlgorithm/SGBMHDLAlgorithmWorker/PostProcessing/UniquenessFcn/For Each Subsystem1
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SGBMHDLAl_ip_src_For_Each_Subsystem1_block
          (clk,
           reset,
           enb,
           min_Index,
           Index,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] min_Index;  // uint8
  input   [7:0] Index;  // uint8
  output  Out1;


  wire signed [8:0] Add2_1;  // sfix9
  wire signed [8:0] Add2_2;  // sfix9
  wire signed [8:0] Add2_out1;  // sfix9
  reg signed [8:0] Delay133_out1;  // sfix9
  wire signed [9:0] Abs1_y;  // sfix10
  wire signed [9:0] Abs1_1;  // sfix10
  wire signed [8:0] Abs1_out1;  // sfix9
  reg signed [8:0] Delay37_out1;  // sfix9
  wire [7:0] Constant63_out1;  // uint8
  wire signed [8:0] Relational_Operator2_1_1;  // sfix9
  wire Relational_Operator2_relop1;


  assign Add2_1 = {1'b0, min_Index};
  assign Add2_2 = {1'b0, Index};
  assign Add2_out1 = Add2_1 - Add2_2;



  always @(posedge clk or posedge reset)
    begin : Delay133_process
      if (reset == 1'b1) begin
        Delay133_out1 <= 9'sb000000000;
      end
      else begin
        if (enb) begin
          Delay133_out1 <= Add2_out1;
        end
      end
    end



  assign Abs1_1 = {Delay133_out1[8], Delay133_out1};
  assign Abs1_y = (Delay133_out1 < 9'sb000000000 ?  - (Abs1_1) :
              {Delay133_out1[8], Delay133_out1});
  assign Abs1_out1 = ((Abs1_y[9] == 1'b0) && (Abs1_y[8] != 1'b0) ? 9'sb011111111 :
              ((Abs1_y[9] == 1'b1) && (Abs1_y[8] != 1'b1) ? 9'sb100000000 :
              $signed(Abs1_y[8:0])));



  always @(posedge clk or posedge reset)
    begin : Delay37_process
      if (reset == 1'b1) begin
        Delay37_out1 <= 9'sb000000000;
      end
      else begin
        if (enb) begin
          Delay37_out1 <= Abs1_out1;
        end
      end
    end



  assign Constant63_out1 = 8'b00000001;



  assign Relational_Operator2_1_1 = {1'b0, Constant63_out1};
  assign Relational_Operator2_relop1 = Delay37_out1 > Relational_Operator2_1_1;



  assign Out1 = Relational_Operator2_relop1;

endmodule  // SGBMHDLAl_ip_src_For_Each_Subsystem1_block

