<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › kernel › sys_cabriolet.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sys_cabriolet.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/alpha/kernel/sys_cabriolet.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright (C) 1995 David A Rusling</span>
<span class="cm"> *	Copyright (C) 1996 Jay A Estabrook</span>
<span class="cm"> *	Copyright (C) 1998, 1999, 2000 Richard Henderson</span>
<span class="cm"> *</span>
<span class="cm"> * Code supporting the Cabriolet (AlphaPC64), EB66+, and EB164,</span>
<span class="cm"> * PC164 and LX164.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>

<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/core_apecs.h&gt;</span>
<span class="cp">#include &lt;asm/core_cia.h&gt;</span>
<span class="cp">#include &lt;asm/core_lca.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>

<span class="cp">#include &quot;proto.h&quot;</span>
<span class="cp">#include &quot;irq_impl.h&quot;</span>
<span class="cp">#include &quot;pci_impl.h&quot;</span>
<span class="cp">#include &quot;machvec_impl.h&quot;</span>
<span class="cp">#include &quot;pc873xx.h&quot;</span>

<span class="cm">/* Note mask bit is true for DISABLED irqs.  */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cached_irq_mask</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">cabriolet_update_irq_hw</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ofs</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="mi">16</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">mask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">16</span> <span class="o">+</span> <span class="n">ofs</span> <span class="o">*</span> <span class="mi">8</span><span class="p">),</span> <span class="mh">0x804</span> <span class="o">+</span> <span class="n">ofs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">cabriolet_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cabriolet_update_irq_hw</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">cached_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">cabriolet_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cabriolet_update_irq_hw</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">cached_irq_mask</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">cabriolet_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CABRIOLET&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">cabriolet_enable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">cabriolet_disable_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">cabriolet_disable_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> 
<span class="nf">cabriolet_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pld</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Read the interrupt summary registers */</span>
	<span class="n">pld</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="mh">0x804</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="mh">0x805</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">inb</span><span class="p">(</span><span class="mh">0x806</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now for every possible bit set, work through them and call</span>
<span class="cm">	 * the appropriate interrupt handler.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">pld</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">ffz</span><span class="p">(</span><span class="o">~</span><span class="n">pld</span><span class="p">);</span>
		<span class="n">pld</span> <span class="o">&amp;=</span> <span class="n">pld</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* clear least bit set */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">isa_device_interrupt</span><span class="p">(</span><span class="n">v</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">handle_irq</span><span class="p">(</span><span class="mi">16</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">common_init_irq</span><span class="p">(</span><span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">srm_dev_int</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">))</span>
<span class="p">{</span>
	<span class="n">init_i8259a_irqs</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alpha_using_srm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">alpha_mv</span><span class="p">.</span><span class="n">device_interrupt</span> <span class="o">=</span> <span class="n">srm_dev_int</span><span class="p">;</span>
		<span class="n">init_srm_irqs</span><span class="p">(</span><span class="mi">35</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="kt">long</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">outb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x804</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x805</span><span class="p">);</span>
		<span class="n">outb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x806</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">35</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cabriolet_irq_type</span><span class="p">,</span>
						 <span class="n">handle_level_irq</span><span class="p">);</span>
			<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">common_init_isa_dma</span><span class="p">();</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="mi">16</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">isa_cascade_irqaction</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifndef CONFIG_ALPHA_PC164</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">cabriolet_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">common_init_irq</span><span class="p">(</span><span class="n">srm_device_interrupt</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_PC164)</span>
<span class="cm">/* In theory, the PC164 has the same interrupt hardware as the other</span>
<span class="cm">   Cabriolet based systems.  However, something got screwed up late</span>
<span class="cm">   in the development cycle which broke the interrupt masking hardware.</span>
<span class="cm">   Repeat, it is not possible to mask and ack interrupts.  At all.</span>

<span class="cm">   In an attempt to work around this, while processing interrupts,</span>
<span class="cm">   we do not allow the IPL to drop below what it is currently.  This</span>
<span class="cm">   prevents the possibility of recursion.  </span>

<span class="cm">   ??? Another option might be to force all PCI devices to use edge</span>
<span class="cm">   triggered rather than level triggered interrupts.  That might be</span>
<span class="cm">   too invasive though.  */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">pc164_srm_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__min_ipl</span> <span class="o">=</span> <span class="n">getipl</span><span class="p">();</span>
	<span class="n">srm_device_interrupt</span><span class="p">(</span><span class="n">v</span><span class="p">);</span>
	<span class="n">__min_ipl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">pc164_device_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__min_ipl</span> <span class="o">=</span> <span class="n">getipl</span><span class="p">();</span>
	<span class="n">cabriolet_device_interrupt</span><span class="p">(</span><span class="n">v</span><span class="p">);</span>
	<span class="n">__min_ipl</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">pc164_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">common_init_irq</span><span class="p">(</span><span class="n">pc164_srm_device_interrupt</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * The EB66+ is very similar to the EB66 except that it does not have</span>
<span class="cm"> * the on-board NCR and Tulip chips.  In the code below, I have used</span>
<span class="cm"> * slot number to refer to the id select line and *not* the slot</span>
<span class="cm"> * number used in the EB66+ documentation.  However, in the table,</span>
<span class="cm"> * I&#39;ve given the slot number, the id select line and the Jxx number</span>
<span class="cm"> * that&#39;s printed on the board.  The interrupt pins from the PCI slots</span>
<span class="cm"> * are wired into 3 interrupt summary registers at 0x804, 0x805 and</span>
<span class="cm"> * 0x806 ISA.</span>
<span class="cm"> *</span>
<span class="cm"> * In the table, -1 means don&#39;t assign an IRQ number.  This is usually</span>
<span class="cm"> * because it is the Saturn IO (SIO) PCI/ISA Bridge Chip.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">eb66p_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT  INTA  INTB  INTC   INTD */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">9</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">13</span><span class="p">},</span>  <span class="cm">/* IdSel 6,  slot 0, J25 */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">14</span><span class="p">},</span>  <span class="cm">/* IdSel 7,  slot 1, J26 */</span>
		<span class="p">{</span>  <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel 8,  SIO         */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">},</span>  <span class="cm">/* IdSel 9,  slot 2, J27 */</span>
		<span class="p">{</span><span class="mi">16</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">}</span>   <span class="cm">/* IdSel 10, slot 3, J28 */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * The AlphaPC64 is very similar to the EB66+ except that its slots</span>
<span class="cm"> * are numbered differently.  In the code below, I have used slot</span>
<span class="cm"> * number to refer to the id select line and *not* the slot number</span>
<span class="cm"> * used in the AlphaPC64 documentation.  However, in the table, I&#39;ve</span>
<span class="cm"> * given the slot number, the id select line and the Jxx number that&#39;s</span>
<span class="cm"> * printed on the board.  The interrupt pins from the PCI slots are</span>
<span class="cm"> * wired into 3 interrupt summary registers at 0x804, 0x805 and 0x806</span>
<span class="cm"> * ISA.</span>
<span class="cm"> *</span>
<span class="cm"> * In the table, -1 means don&#39;t assign an IRQ number.  This is usually</span>
<span class="cm"> * because it is the Saturn IO (SIO) PCI/ISA Bridge Chip.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">cabriolet_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">5</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT   INTA  INTB  INTC   INTD */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">},</span> <span class="cm">/* IdSel 5,  slot 2, J21 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">9</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">13</span><span class="p">},</span> <span class="cm">/* IdSel 6,  slot 0, J19 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">14</span><span class="p">},</span> <span class="cm">/* IdSel 7,  slot 1, J20 */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span> <span class="cm">/* IdSel 8,  SIO         */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">8</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">}</span>  <span class="cm">/* IdSel 9,  slot 3, J22 */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">cabriolet_enable_ide</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pc873xx_probe</span><span class="p">()</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Probing for PC873xx Super IO chip failed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	 <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Found %s Super IO chip at 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pc873xx_get_model</span><span class="p">(),</span> <span class="n">pc873xx_get_base</span><span class="p">());</span>

		<span class="n">pc873xx_enable_ide</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">cabriolet_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">common_init_pci</span><span class="p">();</span>
	<span class="n">cabriolet_enable_ide</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">cia_cab_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cia_init_pci</span><span class="p">();</span>
	<span class="n">cabriolet_enable_ide</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The PC164 and LX164 have 19 PCI interrupts, four from each of the four</span>
<span class="cm"> * PCI slots, the SIO, PCI/IDE, and USB.</span>
<span class="cm"> * </span>
<span class="cm"> * Each of the interrupts can be individually masked. This is</span>
<span class="cm"> * accomplished by setting the appropriate bit in the mask register.</span>
<span class="cm"> * A bit is set by writing a &quot;1&quot; to the desired position in the mask</span>
<span class="cm"> * register and cleared by writing a &quot;0&quot;. There are 3 mask registers</span>
<span class="cm"> * located at ISA address 804h, 805h and 806h.</span>
<span class="cm"> * </span>
<span class="cm"> * An I/O read at ISA address 804h, 805h, 806h will return the</span>
<span class="cm"> * state of the 11 PCI interrupts and not the state of the MASKED</span>
<span class="cm"> * interrupts.</span>
<span class="cm"> * </span>
<span class="cm"> * Note: A write to I/O 804h, 805h, and 806h the mask register will be</span>
<span class="cm"> * updated.</span>
<span class="cm"> * </span>
<span class="cm"> * </span>
<span class="cm"> * 				ISA DATA&lt;7:0&gt;</span>
<span class="cm"> * ISA     +--------------------------------------------------------------+</span>
<span class="cm"> * ADDRESS |   7   |   6   |   5   |   4   |   3   |   2  |   1   |   0   |</span>
<span class="cm"> *         +==============================================================+</span>
<span class="cm"> * 0x804   | INTB0 |  USB  |  IDE  |  SIO  | INTA3 |INTA2 | INTA1 | INTA0 |</span>
<span class="cm"> *         +--------------------------------------------------------------+</span>
<span class="cm"> * 0x805   | INTD0 | INTC3 | INTC2 | INTC1 | INTC0 |INTB3 | INTB2 | INTB1 |</span>
<span class="cm"> *         +--------------------------------------------------------------+</span>
<span class="cm"> * 0x806   | Rsrv  | Rsrv  | Rsrv  | Rsrv  | Rsrv  |INTD3 | INTD2 | INTD1 |</span>
<span class="cm"> *         +--------------------------------------------------------------+</span>
<span class="cm"> *         * Rsrv = reserved bits</span>
<span class="cm"> *         Note: The mask register is write-only.</span>
<span class="cm"> * </span>
<span class="cm"> * IdSel	</span>
<span class="cm"> *   5	 32 bit PCI option slot 2</span>
<span class="cm"> *   6	 64 bit PCI option slot 0</span>
<span class="cm"> *   7	 64 bit PCI option slot 1</span>
<span class="cm"> *   8	 Saturn I/O</span>
<span class="cm"> *   9	 32 bit PCI option slot 3</span>
<span class="cm"> *  10	 USB</span>
<span class="cm"> *  11	 IDE</span>
<span class="cm"> * </span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">alphapc164_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">char</span> <span class="n">irq_tab</span><span class="p">[</span><span class="mi">7</span><span class="p">][</span><span class="mi">5</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/*INT   INTA  INTB   INTC   INTD */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">9</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">13</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">17</span><span class="p">},</span> <span class="cm">/* IdSel  5, slot 2, J20 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">7</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">11</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">15</span><span class="p">},</span> <span class="cm">/* IdSel  6, slot 0, J29 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">8</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">16</span><span class="p">},</span> <span class="cm">/* IdSel  7, slot 1, J26 */</span>
		<span class="p">{</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>   <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">,</span>    <span class="o">-</span><span class="mi">1</span><span class="p">},</span>  <span class="cm">/* IdSel  8, SIO */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">3</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">10</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">14</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">18</span><span class="p">},</span> <span class="cm">/* IdSel  9, slot 3, J19 */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">6</span><span class="p">},</span>  <span class="cm">/* IdSel 10, USB */</span>
		<span class="p">{</span> <span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">,</span> <span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">,</span>  <span class="mi">16</span><span class="o">+</span><span class="mi">5</span><span class="p">}</span>   <span class="cm">/* IdSel 11, IDE */</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="kt">long</span> <span class="n">min_idsel</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="n">max_idsel</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span> <span class="n">irqs_per_slot</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">COMMON_TABLE_LOOKUP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">alphapc164_init_pci</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cia_init_pci</span><span class="p">();</span>
	<span class="n">SMC93x_Init</span><span class="p">();</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * The System Vector</span>
<span class="cm"> */</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_CABRIOLET)</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">cabriolet_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;Cabriolet&quot;</span><span class="p">,</span>
	<span class="n">DO_EV4_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_APECS_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">apecs_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">APECS_AND_LCA_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">cabriolet_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">apecs_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">cabriolet_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">cabriolet_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">cabriolet_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#ifndef CONFIG_ALPHA_EB64P</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">cabriolet</span><span class="p">)</span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EB164)</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">eb164_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;EB164&quot;</span><span class="p">,</span>
	<span class="n">DO_EV5_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_CIA_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">cia_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">CIA_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">cabriolet_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">cia_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">cabriolet_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">cia_cab_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">cia_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">cabriolet_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">eb164</span><span class="p">)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EB66P)</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">eb66p_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;EB66+&quot;</span><span class="p">,</span>
	<span class="n">DO_EV4_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_LCA_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">lca_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">APECS_AND_LCA_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">cabriolet_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">lca_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">cabriolet_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">cabriolet_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">eb66p_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">eb66p</span><span class="p">)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LX164)</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">lx164_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;LX164&quot;</span><span class="p">,</span>
	<span class="n">DO_EV5_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_PYXIS_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">cia_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">DEFAULT_MEM_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_dac_offset</span>		<span class="o">=</span> <span class="n">PYXIS_DAC_OFFSET</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">cabriolet_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">pyxis_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">cabriolet_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">alphapc164_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">cia_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">alphapc164_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">lx164</span><span class="p">)</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_PC164)</span>
<span class="k">struct</span> <span class="n">alpha_machine_vector</span> <span class="n">pc164_mv</span> <span class="n">__initmv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">vector_name</span>		<span class="o">=</span> <span class="s">&quot;PC164&quot;</span><span class="p">,</span>
	<span class="n">DO_EV5_MMU</span><span class="p">,</span>
	<span class="n">DO_DEFAULT_RTC</span><span class="p">,</span>
	<span class="n">DO_CIA_IO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">machine_check</span>		<span class="o">=</span> <span class="n">cia_machine_check</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_isa_dma_address</span>	<span class="o">=</span> <span class="n">ALPHA_MAX_ISA_DMA_ADDRESS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_io_address</span>		<span class="o">=</span> <span class="n">DEFAULT_IO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">min_mem_address</span>	<span class="o">=</span> <span class="n">CIA_DEFAULT_MEM_BASE</span><span class="p">,</span>

	<span class="p">.</span><span class="n">nr_irqs</span>		<span class="o">=</span> <span class="mi">35</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device_interrupt</span>	<span class="o">=</span> <span class="n">pc164_device_interrupt</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init_arch</span>		<span class="o">=</span> <span class="n">cia_init_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>		<span class="o">=</span> <span class="n">pc164_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_rtc</span>		<span class="o">=</span> <span class="n">common_init_rtc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_pci</span>		<span class="o">=</span> <span class="n">alphapc164_init_pci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">kill_arch</span>		<span class="o">=</span> <span class="n">cia_kill_arch</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_map_irq</span>		<span class="o">=</span> <span class="n">alphapc164_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pci_swizzle</span>		<span class="o">=</span> <span class="n">common_swizzle</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">ALIAS_MV</span><span class="p">(</span><span class="n">pc164</span><span class="p">)</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
