// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Fri Dec 19 19:06:19 2025
// Host        : LAPTOP-DHS056N6 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/SingleDGH/ComputerEngineering/img_rot_project/img_rot_project.srcs/sources_1/bd/image_rotator_design/ip/image_rotator_design_axi_image_rotator_0_0/image_rotator_design_axi_image_rotator_0_0_sim_netlist.v
// Design      : image_rotator_design_axi_image_rotator_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "image_rotator_design_axi_image_rotator_0_0,axi_image_rotator,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "axi_image_rotator,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module image_rotator_design_axi_image_rotator_0_0
   (aclk,
    aresetn,
    i_mode,
    img_height,
    img_width,
    s_axis_tdata,
    s_axis_tvalid,
    s_axis_tlast,
    s_axis_tready,
    m_axis_tdata,
    m_axis_tvalid,
    m_axis_tlast,
    m_axis_tready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN image_rotator_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  input [1:0]i_mode;
  input [15:0]img_height;
  input [15:0]img_width;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [7:0]s_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) input s_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN image_rotator_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output s_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TDATA" *) output [7:0]m_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TVALID" *) output m_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TLAST" *) output m_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN image_rotator_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input m_axis_tready;

  wire aclk;
  wire aresetn;
  wire [1:0]i_mode;
  wire [15:0]img_height;
  wire [15:0]img_width;
  wire \inst/_n_100 ;
  wire \inst/_n_101 ;
  wire \inst/_n_102 ;
  wire \inst/_n_103 ;
  wire \inst/_n_104 ;
  wire \inst/_n_105 ;
  wire \inst/_n_106 ;
  wire \inst/_n_107 ;
  wire \inst/_n_108 ;
  wire \inst/_n_109 ;
  wire \inst/_n_110 ;
  wire \inst/_n_111 ;
  wire \inst/_n_112 ;
  wire \inst/_n_113 ;
  wire \inst/_n_114 ;
  wire \inst/_n_115 ;
  wire \inst/_n_116 ;
  wire \inst/_n_117 ;
  wire \inst/_n_118 ;
  wire \inst/_n_119 ;
  wire \inst/_n_120 ;
  wire \inst/_n_121 ;
  wire \inst/_n_122 ;
  wire \inst/_n_123 ;
  wire \inst/_n_124 ;
  wire \inst/_n_125 ;
  wire \inst/_n_126 ;
  wire \inst/_n_127 ;
  wire \inst/_n_128 ;
  wire \inst/_n_129 ;
  wire \inst/_n_130 ;
  wire \inst/_n_131 ;
  wire \inst/_n_132 ;
  wire \inst/_n_133 ;
  wire \inst/_n_134 ;
  wire \inst/_n_135 ;
  wire \inst/_n_136 ;
  wire \inst/_n_137 ;
  wire \inst/_n_138 ;
  wire \inst/_n_139 ;
  wire \inst/_n_140 ;
  wire \inst/_n_141 ;
  wire \inst/_n_142 ;
  wire \inst/_n_143 ;
  wire \inst/_n_144 ;
  wire \inst/_n_145 ;
  wire \inst/_n_146 ;
  wire \inst/_n_147 ;
  wire \inst/_n_148 ;
  wire \inst/_n_149 ;
  wire \inst/_n_150 ;
  wire \inst/_n_151 ;
  wire \inst/_n_152 ;
  wire \inst/_n_153 ;
  wire \inst/_n_58 ;
  wire \inst/_n_59 ;
  wire \inst/_n_60 ;
  wire \inst/_n_61 ;
  wire \inst/_n_62 ;
  wire \inst/_n_63 ;
  wire \inst/_n_64 ;
  wire \inst/_n_65 ;
  wire \inst/_n_66 ;
  wire \inst/_n_67 ;
  wire \inst/_n_68 ;
  wire \inst/_n_69 ;
  wire \inst/_n_70 ;
  wire \inst/_n_71 ;
  wire \inst/_n_72 ;
  wire \inst/_n_73 ;
  wire \inst/_n_74 ;
  wire \inst/_n_75 ;
  wire \inst/_n_76 ;
  wire \inst/_n_77 ;
  wire \inst/_n_78 ;
  wire \inst/_n_79 ;
  wire \inst/_n_80 ;
  wire \inst/_n_81 ;
  wire \inst/_n_82 ;
  wire \inst/_n_83 ;
  wire \inst/_n_84 ;
  wire \inst/_n_85 ;
  wire \inst/_n_86 ;
  wire \inst/_n_87 ;
  wire \inst/_n_88 ;
  wire \inst/_n_89 ;
  wire \inst/_n_90 ;
  wire \inst/_n_91 ;
  wire \inst/_n_92 ;
  wire \inst/_n_93 ;
  wire \inst/_n_94 ;
  wire \inst/_n_95 ;
  wire \inst/_n_96 ;
  wire \inst/_n_97 ;
  wire \inst/_n_98 ;
  wire \inst/_n_99 ;
  wire inst_n_0;
  wire inst_n_12;
  wire inst_n_13;
  wire inst_n_14;
  wire inst_n_15;
  wire inst_n_16;
  wire inst_n_17;
  wire inst_n_18;
  wire inst_n_19;
  wire inst_n_20;
  wire inst_n_21;
  wire inst_n_22;
  wire inst_n_23;
  wire inst_n_24;
  wire inst_n_25;
  wire inst_n_26;
  wire inst_n_27;
  wire [7:0]m_axis_tdata;
  wire m_axis_tlast;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire [7:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready;
  wire s_axis_tvalid;
  wire \NLW_inst/_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_inst/_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_inst/_OVERFLOW_UNCONNECTED ;
  wire \NLW_inst/_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_inst/_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_inst/_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_inst/_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_inst/_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_inst/_CARRYOUT_UNCONNECTED ;

  image_rotator_design_axi_image_rotator_0_0_axi_image_rotator inst
       (.A({inst_n_12,inst_n_13,inst_n_14,inst_n_15,inst_n_16,inst_n_17,inst_n_18,inst_n_19,inst_n_20,inst_n_21,inst_n_22,inst_n_23,inst_n_24,inst_n_25,inst_n_26,inst_n_27}),
        .B(inst_n_0),
        .I13({\inst/_n_89 ,\inst/_n_90 ,\inst/_n_91 ,\inst/_n_92 ,\inst/_n_93 ,\inst/_n_94 ,\inst/_n_95 ,\inst/_n_96 ,\inst/_n_97 ,\inst/_n_98 ,\inst/_n_99 ,\inst/_n_100 ,\inst/_n_101 ,\inst/_n_102 ,\inst/_n_103 ,\inst/_n_104 ,\inst/_n_105 }),
        .PCOUT({\inst/_n_106 ,\inst/_n_107 ,\inst/_n_108 ,\inst/_n_109 ,\inst/_n_110 ,\inst/_n_111 ,\inst/_n_112 ,\inst/_n_113 ,\inst/_n_114 ,\inst/_n_115 ,\inst/_n_116 ,\inst/_n_117 ,\inst/_n_118 ,\inst/_n_119 ,\inst/_n_120 ,\inst/_n_121 ,\inst/_n_122 ,\inst/_n_123 ,\inst/_n_124 ,\inst/_n_125 ,\inst/_n_126 ,\inst/_n_127 ,\inst/_n_128 ,\inst/_n_129 ,\inst/_n_130 ,\inst/_n_131 ,\inst/_n_132 ,\inst/_n_133 ,\inst/_n_134 ,\inst/_n_135 ,\inst/_n_136 ,\inst/_n_137 ,\inst/_n_138 ,\inst/_n_139 ,\inst/_n_140 ,\inst/_n_141 ,\inst/_n_142 ,\inst/_n_143 ,\inst/_n_144 ,\inst/_n_145 ,\inst/_n_146 ,\inst/_n_147 ,\inst/_n_148 ,\inst/_n_149 ,\inst/_n_150 ,\inst/_n_151 ,\inst/_n_152 ,\inst/_n_153 }),
        .aclk(aclk),
        .aresetn(aresetn),
        .i_mode(i_mode),
        .img_height(img_height),
        .img_width(img_width),
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tlast(s_axis_tlast),
        .s_axis_tready_reg_0(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \inst/ 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,inst_n_0,inst_n_12,inst_n_13,inst_n_14,inst_n_15,inst_n_16,inst_n_17,inst_n_18,inst_n_19,inst_n_20,inst_n_21,inst_n_22,inst_n_23,inst_n_24,inst_n_25,inst_n_26,inst_n_27}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_inst/_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,img_width}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_inst/_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_inst/_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_inst/_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_inst/_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_inst/_OVERFLOW_UNCONNECTED ),
        .P({\inst/_n_58 ,\inst/_n_59 ,\inst/_n_60 ,\inst/_n_61 ,\inst/_n_62 ,\inst/_n_63 ,\inst/_n_64 ,\inst/_n_65 ,\inst/_n_66 ,\inst/_n_67 ,\inst/_n_68 ,\inst/_n_69 ,\inst/_n_70 ,\inst/_n_71 ,\inst/_n_72 ,\inst/_n_73 ,\inst/_n_74 ,\inst/_n_75 ,\inst/_n_76 ,\inst/_n_77 ,\inst/_n_78 ,\inst/_n_79 ,\inst/_n_80 ,\inst/_n_81 ,\inst/_n_82 ,\inst/_n_83 ,\inst/_n_84 ,\inst/_n_85 ,\inst/_n_86 ,\inst/_n_87 ,\inst/_n_88 ,\inst/_n_89 ,\inst/_n_90 ,\inst/_n_91 ,\inst/_n_92 ,\inst/_n_93 ,\inst/_n_94 ,\inst/_n_95 ,\inst/_n_96 ,\inst/_n_97 ,\inst/_n_98 ,\inst/_n_99 ,\inst/_n_100 ,\inst/_n_101 ,\inst/_n_102 ,\inst/_n_103 ,\inst/_n_104 ,\inst/_n_105 }),
        .PATTERNBDETECT(\NLW_inst/_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_inst/_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\inst/_n_106 ,\inst/_n_107 ,\inst/_n_108 ,\inst/_n_109 ,\inst/_n_110 ,\inst/_n_111 ,\inst/_n_112 ,\inst/_n_113 ,\inst/_n_114 ,\inst/_n_115 ,\inst/_n_116 ,\inst/_n_117 ,\inst/_n_118 ,\inst/_n_119 ,\inst/_n_120 ,\inst/_n_121 ,\inst/_n_122 ,\inst/_n_123 ,\inst/_n_124 ,\inst/_n_125 ,\inst/_n_126 ,\inst/_n_127 ,\inst/_n_128 ,\inst/_n_129 ,\inst/_n_130 ,\inst/_n_131 ,\inst/_n_132 ,\inst/_n_133 ,\inst/_n_134 ,\inst/_n_135 ,\inst/_n_136 ,\inst/_n_137 ,\inst/_n_138 ,\inst/_n_139 ,\inst/_n_140 ,\inst/_n_141 ,\inst/_n_142 ,\inst/_n_143 ,\inst/_n_144 ,\inst/_n_145 ,\inst/_n_146 ,\inst/_n_147 ,\inst/_n_148 ,\inst/_n_149 ,\inst/_n_150 ,\inst/_n_151 ,\inst/_n_152 ,\inst/_n_153 }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_inst/_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "axi_image_rotator" *) 
module image_rotator_design_axi_image_rotator_0_0_axi_image_rotator
   (B,
    s_axis_tready_reg_0,
    m_axis_tvalid,
    m_axis_tlast,
    m_axis_tdata,
    A,
    img_width,
    img_height,
    PCOUT,
    aclk,
    s_axis_tvalid,
    s_axis_tlast,
    m_axis_tready,
    i_mode,
    aresetn,
    s_axis_tdata,
    I13);
  output [0:0]B;
  output s_axis_tready_reg_0;
  output m_axis_tvalid;
  output m_axis_tlast;
  output [7:0]m_axis_tdata;
  output [15:0]A;
  input [15:0]img_width;
  input [15:0]img_height;
  input [47:0]PCOUT;
  input aclk;
  input s_axis_tvalid;
  input s_axis_tlast;
  input m_axis_tready;
  input [1:0]i_mode;
  input aresetn;
  input [7:0]s_axis_tdata;
  input [16:0]I13;

  wire [15:0]A;
  wire [0:0]B;
  wire [16:0]I13;
  wire [47:0]PCOUT;
  wire __0_n_100;
  wire __0_n_101;
  wire __0_n_102;
  wire __0_n_103;
  wire __0_n_104;
  wire __0_n_105;
  wire __0_n_58;
  wire __0_n_59;
  wire __0_n_60;
  wire __0_n_61;
  wire __0_n_62;
  wire __0_n_63;
  wire __0_n_64;
  wire __0_n_65;
  wire __0_n_66;
  wire __0_n_67;
  wire __0_n_68;
  wire __0_n_69;
  wire __0_n_70;
  wire __0_n_71;
  wire __0_n_72;
  wire __0_n_73;
  wire __0_n_74;
  wire __0_n_75;
  wire __0_n_76;
  wire __0_n_77;
  wire __0_n_78;
  wire __0_n_79;
  wire __0_n_80;
  wire __0_n_81;
  wire __0_n_82;
  wire __0_n_83;
  wire __0_n_84;
  wire __0_n_85;
  wire __0_n_86;
  wire __0_n_87;
  wire __0_n_88;
  wire __0_n_89;
  wire __0_n_90;
  wire __0_n_91;
  wire __0_n_92;
  wire __0_n_93;
  wire __0_n_94;
  wire __0_n_95;
  wire __0_n_96;
  wire __0_n_97;
  wire __0_n_98;
  wire __0_n_99;
  wire _i_18_n_3;
  wire _i_19_n_3;
  wire \_inferred__4/i__carry__0_n_0 ;
  wire \_inferred__4/i__carry__0_n_1 ;
  wire \_inferred__4/i__carry__0_n_2 ;
  wire \_inferred__4/i__carry__0_n_3 ;
  wire \_inferred__4/i__carry__0_n_4 ;
  wire \_inferred__4/i__carry__0_n_5 ;
  wire \_inferred__4/i__carry__0_n_6 ;
  wire \_inferred__4/i__carry__0_n_7 ;
  wire \_inferred__4/i__carry__1_n_0 ;
  wire \_inferred__4/i__carry__1_n_1 ;
  wire \_inferred__4/i__carry__1_n_2 ;
  wire \_inferred__4/i__carry__1_n_3 ;
  wire \_inferred__4/i__carry__1_n_4 ;
  wire \_inferred__4/i__carry__1_n_5 ;
  wire \_inferred__4/i__carry__1_n_6 ;
  wire \_inferred__4/i__carry__1_n_7 ;
  wire \_inferred__4/i__carry__2_n_0 ;
  wire \_inferred__4/i__carry__2_n_1 ;
  wire \_inferred__4/i__carry__2_n_2 ;
  wire \_inferred__4/i__carry__2_n_3 ;
  wire \_inferred__4/i__carry__3_n_0 ;
  wire \_inferred__4/i__carry__3_n_1 ;
  wire \_inferred__4/i__carry__3_n_2 ;
  wire \_inferred__4/i__carry__3_n_3 ;
  wire \_inferred__4/i__carry__4_n_0 ;
  wire \_inferred__4/i__carry__4_n_1 ;
  wire \_inferred__4/i__carry__4_n_2 ;
  wire \_inferred__4/i__carry__4_n_3 ;
  wire \_inferred__4/i__carry__5_n_0 ;
  wire \_inferred__4/i__carry__5_n_1 ;
  wire \_inferred__4/i__carry__5_n_2 ;
  wire \_inferred__4/i__carry__5_n_3 ;
  wire \_inferred__4/i__carry__6_n_1 ;
  wire \_inferred__4/i__carry__6_n_2 ;
  wire \_inferred__4/i__carry__6_n_3 ;
  wire \_inferred__4/i__carry__6_n_4 ;
  wire \_inferred__4/i__carry__6_n_5 ;
  wire \_inferred__4/i__carry_n_0 ;
  wire \_inferred__4/i__carry_n_1 ;
  wire \_inferred__4/i__carry_n_2 ;
  wire \_inferred__4/i__carry_n_3 ;
  wire \_inferred__4/i__carry_n_4 ;
  wire \_inferred__4/i__carry_n_5 ;
  wire \_inferred__4/i__carry_n_6 ;
  wire \_inferred__4/i__carry_n_7 ;
  wire aclk;
  wire aresetn;
  wire bram_bank00_out;
  wire bram_bank0_reg_0_63_0_2_i_1_n_0;
  wire bram_bank0_reg_0_63_0_2_i_3_n_0;
  wire bram_bank0_reg_0_63_0_2_n_0;
  wire bram_bank0_reg_0_63_0_2_n_1;
  wire bram_bank0_reg_0_63_0_2_n_2;
  wire bram_bank0_reg_0_63_3_5_n_0;
  wire bram_bank0_reg_0_63_3_5_n_1;
  wire bram_bank0_reg_0_63_3_5_n_2;
  wire bram_bank0_reg_0_63_6_6_n_0;
  wire bram_bank0_reg_0_63_7_7_n_0;
  wire bram_bank0_reg_1024_1087_0_2_i_1_n_0;
  wire bram_bank0_reg_1024_1087_0_2_n_0;
  wire bram_bank0_reg_1024_1087_0_2_n_1;
  wire bram_bank0_reg_1024_1087_0_2_n_2;
  wire bram_bank0_reg_1024_1087_3_5_n_0;
  wire bram_bank0_reg_1024_1087_3_5_n_1;
  wire bram_bank0_reg_1024_1087_3_5_n_2;
  wire bram_bank0_reg_1024_1087_6_6_n_0;
  wire bram_bank0_reg_1024_1087_7_7_n_0;
  wire bram_bank0_reg_1088_1151_0_2_i_1_n_0;
  wire bram_bank0_reg_1088_1151_0_2_i_2_n_0;
  wire bram_bank0_reg_1088_1151_0_2_n_0;
  wire bram_bank0_reg_1088_1151_0_2_n_1;
  wire bram_bank0_reg_1088_1151_0_2_n_2;
  wire bram_bank0_reg_1088_1151_3_5_n_0;
  wire bram_bank0_reg_1088_1151_3_5_n_1;
  wire bram_bank0_reg_1088_1151_3_5_n_2;
  wire bram_bank0_reg_1088_1151_6_6_n_0;
  wire bram_bank0_reg_1088_1151_7_7_n_0;
  wire bram_bank0_reg_1152_1215_0_2_i_1_n_0;
  wire bram_bank0_reg_1152_1215_0_2_i_2_n_0;
  wire bram_bank0_reg_1152_1215_0_2_n_0;
  wire bram_bank0_reg_1152_1215_0_2_n_1;
  wire bram_bank0_reg_1152_1215_0_2_n_2;
  wire bram_bank0_reg_1152_1215_3_5_n_0;
  wire bram_bank0_reg_1152_1215_3_5_n_1;
  wire bram_bank0_reg_1152_1215_3_5_n_2;
  wire bram_bank0_reg_1152_1215_6_6_n_0;
  wire bram_bank0_reg_1152_1215_7_7_n_0;
  wire bram_bank0_reg_1216_1279_0_2_i_1_n_0;
  wire bram_bank0_reg_1216_1279_0_2_n_0;
  wire bram_bank0_reg_1216_1279_0_2_n_1;
  wire bram_bank0_reg_1216_1279_0_2_n_2;
  wire bram_bank0_reg_1216_1279_3_5_n_0;
  wire bram_bank0_reg_1216_1279_3_5_n_1;
  wire bram_bank0_reg_1216_1279_3_5_n_2;
  wire bram_bank0_reg_1216_1279_6_6_n_0;
  wire bram_bank0_reg_1216_1279_7_7_n_0;
  wire bram_bank0_reg_1280_1343_0_2_i_1_n_0;
  wire bram_bank0_reg_1280_1343_0_2_i_2_n_0;
  wire bram_bank0_reg_1280_1343_0_2_n_0;
  wire bram_bank0_reg_1280_1343_0_2_n_1;
  wire bram_bank0_reg_1280_1343_0_2_n_2;
  wire bram_bank0_reg_1280_1343_3_5_n_0;
  wire bram_bank0_reg_1280_1343_3_5_n_1;
  wire bram_bank0_reg_1280_1343_3_5_n_2;
  wire bram_bank0_reg_1280_1343_6_6_n_0;
  wire bram_bank0_reg_1280_1343_7_7_n_0;
  wire bram_bank0_reg_128_191_0_2_i_1_n_0;
  wire bram_bank0_reg_128_191_0_2_i_2_n_0;
  wire bram_bank0_reg_128_191_0_2_n_0;
  wire bram_bank0_reg_128_191_0_2_n_1;
  wire bram_bank0_reg_128_191_0_2_n_2;
  wire bram_bank0_reg_128_191_3_5_n_0;
  wire bram_bank0_reg_128_191_3_5_n_1;
  wire bram_bank0_reg_128_191_3_5_n_2;
  wire bram_bank0_reg_128_191_6_6_n_0;
  wire bram_bank0_reg_128_191_7_7_n_0;
  wire bram_bank0_reg_1344_1407_0_2_i_1_n_0;
  wire bram_bank0_reg_1344_1407_0_2_n_0;
  wire bram_bank0_reg_1344_1407_0_2_n_1;
  wire bram_bank0_reg_1344_1407_0_2_n_2;
  wire bram_bank0_reg_1344_1407_3_5_n_0;
  wire bram_bank0_reg_1344_1407_3_5_n_1;
  wire bram_bank0_reg_1344_1407_3_5_n_2;
  wire bram_bank0_reg_1344_1407_6_6_n_0;
  wire bram_bank0_reg_1344_1407_7_7_n_0;
  wire bram_bank0_reg_1408_1471_0_2_i_1_n_0;
  wire bram_bank0_reg_1408_1471_0_2_n_0;
  wire bram_bank0_reg_1408_1471_0_2_n_1;
  wire bram_bank0_reg_1408_1471_0_2_n_2;
  wire bram_bank0_reg_1408_1471_3_5_n_0;
  wire bram_bank0_reg_1408_1471_3_5_n_1;
  wire bram_bank0_reg_1408_1471_3_5_n_2;
  wire bram_bank0_reg_1408_1471_6_6_n_0;
  wire bram_bank0_reg_1408_1471_7_7_n_0;
  wire bram_bank0_reg_1472_1535_0_2_i_1_n_0;
  wire bram_bank0_reg_1472_1535_0_2_n_0;
  wire bram_bank0_reg_1472_1535_0_2_n_1;
  wire bram_bank0_reg_1472_1535_0_2_n_2;
  wire bram_bank0_reg_1472_1535_3_5_n_0;
  wire bram_bank0_reg_1472_1535_3_5_n_1;
  wire bram_bank0_reg_1472_1535_3_5_n_2;
  wire bram_bank0_reg_1472_1535_6_6_n_0;
  wire bram_bank0_reg_1472_1535_7_7_n_0;
  wire bram_bank0_reg_1536_1599_0_2_i_1_n_0;
  wire bram_bank0_reg_1536_1599_0_2_n_0;
  wire bram_bank0_reg_1536_1599_0_2_n_1;
  wire bram_bank0_reg_1536_1599_0_2_n_2;
  wire bram_bank0_reg_1536_1599_3_5_n_0;
  wire bram_bank0_reg_1536_1599_3_5_n_1;
  wire bram_bank0_reg_1536_1599_3_5_n_2;
  wire bram_bank0_reg_1536_1599_6_6_n_0;
  wire bram_bank0_reg_1536_1599_7_7_n_0;
  wire bram_bank0_reg_1600_1663_0_2_i_1_n_0;
  wire bram_bank0_reg_1600_1663_0_2_i_2_n_0;
  wire bram_bank0_reg_1600_1663_0_2_n_0;
  wire bram_bank0_reg_1600_1663_0_2_n_1;
  wire bram_bank0_reg_1600_1663_0_2_n_2;
  wire bram_bank0_reg_1600_1663_3_5_n_0;
  wire bram_bank0_reg_1600_1663_3_5_n_1;
  wire bram_bank0_reg_1600_1663_3_5_n_2;
  wire bram_bank0_reg_1600_1663_6_6_n_0;
  wire bram_bank0_reg_1600_1663_7_7_n_0;
  wire bram_bank0_reg_1664_1727_0_2_i_1_n_0;
  wire bram_bank0_reg_1664_1727_0_2_i_2_n_0;
  wire bram_bank0_reg_1664_1727_0_2_n_0;
  wire bram_bank0_reg_1664_1727_0_2_n_1;
  wire bram_bank0_reg_1664_1727_0_2_n_2;
  wire bram_bank0_reg_1664_1727_3_5_n_0;
  wire bram_bank0_reg_1664_1727_3_5_n_1;
  wire bram_bank0_reg_1664_1727_3_5_n_2;
  wire bram_bank0_reg_1664_1727_6_6_n_0;
  wire bram_bank0_reg_1664_1727_7_7_n_0;
  wire bram_bank0_reg_1728_1791_0_2_i_1_n_0;
  wire bram_bank0_reg_1728_1791_0_2_n_0;
  wire bram_bank0_reg_1728_1791_0_2_n_1;
  wire bram_bank0_reg_1728_1791_0_2_n_2;
  wire bram_bank0_reg_1728_1791_3_5_n_0;
  wire bram_bank0_reg_1728_1791_3_5_n_1;
  wire bram_bank0_reg_1728_1791_3_5_n_2;
  wire bram_bank0_reg_1728_1791_6_6_n_0;
  wire bram_bank0_reg_1728_1791_7_7_n_0;
  wire bram_bank0_reg_1792_1855_0_2_i_1_n_0;
  wire bram_bank0_reg_1792_1855_0_2_i_2_n_0;
  wire bram_bank0_reg_1792_1855_0_2_n_0;
  wire bram_bank0_reg_1792_1855_0_2_n_1;
  wire bram_bank0_reg_1792_1855_0_2_n_2;
  wire bram_bank0_reg_1792_1855_3_5_n_0;
  wire bram_bank0_reg_1792_1855_3_5_n_1;
  wire bram_bank0_reg_1792_1855_3_5_n_2;
  wire bram_bank0_reg_1792_1855_6_6_n_0;
  wire bram_bank0_reg_1792_1855_7_7_n_0;
  wire bram_bank0_reg_1856_1919_0_2_i_1_n_0;
  wire bram_bank0_reg_1856_1919_0_2_n_0;
  wire bram_bank0_reg_1856_1919_0_2_n_1;
  wire bram_bank0_reg_1856_1919_0_2_n_2;
  wire bram_bank0_reg_1856_1919_3_5_n_0;
  wire bram_bank0_reg_1856_1919_3_5_n_1;
  wire bram_bank0_reg_1856_1919_3_5_n_2;
  wire bram_bank0_reg_1856_1919_6_6_n_0;
  wire bram_bank0_reg_1856_1919_7_7_n_0;
  wire bram_bank0_reg_1920_1983_0_2_i_1_n_0;
  wire bram_bank0_reg_1920_1983_0_2_n_0;
  wire bram_bank0_reg_1920_1983_0_2_n_1;
  wire bram_bank0_reg_1920_1983_0_2_n_2;
  wire bram_bank0_reg_1920_1983_3_5_n_0;
  wire bram_bank0_reg_1920_1983_3_5_n_1;
  wire bram_bank0_reg_1920_1983_3_5_n_2;
  wire bram_bank0_reg_1920_1983_6_6_n_0;
  wire bram_bank0_reg_1920_1983_7_7_n_0;
  wire bram_bank0_reg_192_255_0_2_i_1_n_0;
  wire bram_bank0_reg_192_255_0_2_i_2_n_0;
  wire bram_bank0_reg_192_255_0_2_n_0;
  wire bram_bank0_reg_192_255_0_2_n_1;
  wire bram_bank0_reg_192_255_0_2_n_2;
  wire bram_bank0_reg_192_255_3_5_n_0;
  wire bram_bank0_reg_192_255_3_5_n_1;
  wire bram_bank0_reg_192_255_3_5_n_2;
  wire bram_bank0_reg_192_255_6_6_n_0;
  wire bram_bank0_reg_192_255_7_7_n_0;
  wire bram_bank0_reg_1984_2047_0_2_i_1_n_0;
  wire bram_bank0_reg_1984_2047_0_2_n_0;
  wire bram_bank0_reg_1984_2047_0_2_n_1;
  wire bram_bank0_reg_1984_2047_0_2_n_2;
  wire bram_bank0_reg_1984_2047_3_5_n_0;
  wire bram_bank0_reg_1984_2047_3_5_n_1;
  wire bram_bank0_reg_1984_2047_3_5_n_2;
  wire bram_bank0_reg_1984_2047_6_6_n_0;
  wire bram_bank0_reg_1984_2047_7_7_n_0;
  wire bram_bank0_reg_2048_2111_0_2_i_1_n_0;
  wire bram_bank0_reg_2048_2111_0_2_n_0;
  wire bram_bank0_reg_2048_2111_0_2_n_1;
  wire bram_bank0_reg_2048_2111_0_2_n_2;
  wire bram_bank0_reg_2048_2111_3_5_n_0;
  wire bram_bank0_reg_2048_2111_3_5_n_1;
  wire bram_bank0_reg_2048_2111_3_5_n_2;
  wire bram_bank0_reg_2048_2111_6_6_n_0;
  wire bram_bank0_reg_2048_2111_7_7_n_0;
  wire bram_bank0_reg_2112_2175_0_2_i_1_n_0;
  wire bram_bank0_reg_2112_2175_0_2_n_0;
  wire bram_bank0_reg_2112_2175_0_2_n_1;
  wire bram_bank0_reg_2112_2175_0_2_n_2;
  wire bram_bank0_reg_2112_2175_3_5_n_0;
  wire bram_bank0_reg_2112_2175_3_5_n_1;
  wire bram_bank0_reg_2112_2175_3_5_n_2;
  wire bram_bank0_reg_2112_2175_6_6_n_0;
  wire bram_bank0_reg_2112_2175_7_7_n_0;
  wire bram_bank0_reg_2176_2239_0_2_i_1_n_0;
  wire bram_bank0_reg_2176_2239_0_2_n_0;
  wire bram_bank0_reg_2176_2239_0_2_n_1;
  wire bram_bank0_reg_2176_2239_0_2_n_2;
  wire bram_bank0_reg_2176_2239_3_5_n_0;
  wire bram_bank0_reg_2176_2239_3_5_n_1;
  wire bram_bank0_reg_2176_2239_3_5_n_2;
  wire bram_bank0_reg_2176_2239_6_6_n_0;
  wire bram_bank0_reg_2176_2239_7_7_n_0;
  wire bram_bank0_reg_2240_2303_0_2_i_1_n_0;
  wire bram_bank0_reg_2240_2303_0_2_i_2_n_0;
  wire bram_bank0_reg_2240_2303_0_2_n_0;
  wire bram_bank0_reg_2240_2303_0_2_n_1;
  wire bram_bank0_reg_2240_2303_0_2_n_2;
  wire bram_bank0_reg_2240_2303_3_5_n_0;
  wire bram_bank0_reg_2240_2303_3_5_n_1;
  wire bram_bank0_reg_2240_2303_3_5_n_2;
  wire bram_bank0_reg_2240_2303_6_6_n_0;
  wire bram_bank0_reg_2240_2303_7_7_n_0;
  wire bram_bank0_reg_2304_2367_0_2_i_1_n_0;
  wire bram_bank0_reg_2304_2367_0_2_n_0;
  wire bram_bank0_reg_2304_2367_0_2_n_1;
  wire bram_bank0_reg_2304_2367_0_2_n_2;
  wire bram_bank0_reg_2304_2367_3_5_n_0;
  wire bram_bank0_reg_2304_2367_3_5_n_1;
  wire bram_bank0_reg_2304_2367_3_5_n_2;
  wire bram_bank0_reg_2304_2367_6_6_n_0;
  wire bram_bank0_reg_2304_2367_7_7_n_0;
  wire bram_bank0_reg_2368_2431_0_2_i_1_n_0;
  wire bram_bank0_reg_2368_2431_0_2_n_0;
  wire bram_bank0_reg_2368_2431_0_2_n_1;
  wire bram_bank0_reg_2368_2431_0_2_n_2;
  wire bram_bank0_reg_2368_2431_3_5_n_0;
  wire bram_bank0_reg_2368_2431_3_5_n_1;
  wire bram_bank0_reg_2368_2431_3_5_n_2;
  wire bram_bank0_reg_2368_2431_6_6_n_0;
  wire bram_bank0_reg_2368_2431_7_7_n_0;
  wire bram_bank0_reg_2432_2495_0_2_i_1_n_0;
  wire bram_bank0_reg_2432_2495_0_2_n_0;
  wire bram_bank0_reg_2432_2495_0_2_n_1;
  wire bram_bank0_reg_2432_2495_0_2_n_2;
  wire bram_bank0_reg_2432_2495_3_5_n_0;
  wire bram_bank0_reg_2432_2495_3_5_n_1;
  wire bram_bank0_reg_2432_2495_3_5_n_2;
  wire bram_bank0_reg_2432_2495_6_6_n_0;
  wire bram_bank0_reg_2432_2495_7_7_n_0;
  wire bram_bank0_reg_2496_2559_0_2_i_1_n_0;
  wire bram_bank0_reg_2496_2559_0_2_n_0;
  wire bram_bank0_reg_2496_2559_0_2_n_1;
  wire bram_bank0_reg_2496_2559_0_2_n_2;
  wire bram_bank0_reg_2496_2559_3_5_n_0;
  wire bram_bank0_reg_2496_2559_3_5_n_1;
  wire bram_bank0_reg_2496_2559_3_5_n_2;
  wire bram_bank0_reg_2496_2559_6_6_n_0;
  wire bram_bank0_reg_2496_2559_7_7_n_0;
  wire bram_bank0_reg_2560_2623_0_2_i_1_n_0;
  wire bram_bank0_reg_2560_2623_0_2_n_0;
  wire bram_bank0_reg_2560_2623_0_2_n_1;
  wire bram_bank0_reg_2560_2623_0_2_n_2;
  wire bram_bank0_reg_2560_2623_3_5_n_0;
  wire bram_bank0_reg_2560_2623_3_5_n_1;
  wire bram_bank0_reg_2560_2623_3_5_n_2;
  wire bram_bank0_reg_2560_2623_6_6_n_0;
  wire bram_bank0_reg_2560_2623_7_7_n_0;
  wire bram_bank0_reg_256_319_0_2_i_1_n_0;
  wire bram_bank0_reg_256_319_0_2_i_2_n_0;
  wire bram_bank0_reg_256_319_0_2_n_0;
  wire bram_bank0_reg_256_319_0_2_n_1;
  wire bram_bank0_reg_256_319_0_2_n_2;
  wire bram_bank0_reg_256_319_3_5_n_0;
  wire bram_bank0_reg_256_319_3_5_n_1;
  wire bram_bank0_reg_256_319_3_5_n_2;
  wire bram_bank0_reg_256_319_6_6_n_0;
  wire bram_bank0_reg_256_319_7_7_n_0;
  wire bram_bank0_reg_2624_2687_0_2_i_1_n_0;
  wire bram_bank0_reg_2624_2687_0_2_n_0;
  wire bram_bank0_reg_2624_2687_0_2_n_1;
  wire bram_bank0_reg_2624_2687_0_2_n_2;
  wire bram_bank0_reg_2624_2687_3_5_n_0;
  wire bram_bank0_reg_2624_2687_3_5_n_1;
  wire bram_bank0_reg_2624_2687_3_5_n_2;
  wire bram_bank0_reg_2624_2687_6_6_n_0;
  wire bram_bank0_reg_2624_2687_7_7_n_0;
  wire bram_bank0_reg_2688_2751_0_2_i_1_n_0;
  wire bram_bank0_reg_2688_2751_0_2_n_0;
  wire bram_bank0_reg_2688_2751_0_2_n_1;
  wire bram_bank0_reg_2688_2751_0_2_n_2;
  wire bram_bank0_reg_2688_2751_3_5_n_0;
  wire bram_bank0_reg_2688_2751_3_5_n_1;
  wire bram_bank0_reg_2688_2751_3_5_n_2;
  wire bram_bank0_reg_2688_2751_6_6_n_0;
  wire bram_bank0_reg_2688_2751_7_7_n_0;
  wire bram_bank0_reg_2752_2815_0_2_i_1_n_0;
  wire bram_bank0_reg_2752_2815_0_2_n_0;
  wire bram_bank0_reg_2752_2815_0_2_n_1;
  wire bram_bank0_reg_2752_2815_0_2_n_2;
  wire bram_bank0_reg_2752_2815_3_5_n_0;
  wire bram_bank0_reg_2752_2815_3_5_n_1;
  wire bram_bank0_reg_2752_2815_3_5_n_2;
  wire bram_bank0_reg_2752_2815_6_6_n_0;
  wire bram_bank0_reg_2752_2815_7_7_n_0;
  wire bram_bank0_reg_2816_2879_0_2_i_1_n_0;
  wire bram_bank0_reg_2816_2879_0_2_n_0;
  wire bram_bank0_reg_2816_2879_0_2_n_1;
  wire bram_bank0_reg_2816_2879_0_2_n_2;
  wire bram_bank0_reg_2816_2879_3_5_n_0;
  wire bram_bank0_reg_2816_2879_3_5_n_1;
  wire bram_bank0_reg_2816_2879_3_5_n_2;
  wire bram_bank0_reg_2816_2879_6_6_n_0;
  wire bram_bank0_reg_2816_2879_7_7_n_0;
  wire bram_bank0_reg_2880_2943_0_2_i_1_n_0;
  wire bram_bank0_reg_2880_2943_0_2_n_0;
  wire bram_bank0_reg_2880_2943_0_2_n_1;
  wire bram_bank0_reg_2880_2943_0_2_n_2;
  wire bram_bank0_reg_2880_2943_3_5_n_0;
  wire bram_bank0_reg_2880_2943_3_5_n_1;
  wire bram_bank0_reg_2880_2943_3_5_n_2;
  wire bram_bank0_reg_2880_2943_6_6_n_0;
  wire bram_bank0_reg_2880_2943_7_7_n_0;
  wire bram_bank0_reg_2944_3007_0_2_i_1_n_0;
  wire bram_bank0_reg_2944_3007_0_2_n_0;
  wire bram_bank0_reg_2944_3007_0_2_n_1;
  wire bram_bank0_reg_2944_3007_0_2_n_2;
  wire bram_bank0_reg_2944_3007_3_5_n_0;
  wire bram_bank0_reg_2944_3007_3_5_n_1;
  wire bram_bank0_reg_2944_3007_3_5_n_2;
  wire bram_bank0_reg_2944_3007_6_6_n_0;
  wire bram_bank0_reg_2944_3007_7_7_n_0;
  wire bram_bank0_reg_3008_3071_0_2_i_1_n_0;
  wire bram_bank0_reg_3008_3071_0_2_n_0;
  wire bram_bank0_reg_3008_3071_0_2_n_1;
  wire bram_bank0_reg_3008_3071_0_2_n_2;
  wire bram_bank0_reg_3008_3071_3_5_n_0;
  wire bram_bank0_reg_3008_3071_3_5_n_1;
  wire bram_bank0_reg_3008_3071_3_5_n_2;
  wire bram_bank0_reg_3008_3071_6_6_n_0;
  wire bram_bank0_reg_3008_3071_7_7_n_0;
  wire bram_bank0_reg_3072_3135_0_2_i_1_n_0;
  wire bram_bank0_reg_3072_3135_0_2_n_0;
  wire bram_bank0_reg_3072_3135_0_2_n_1;
  wire bram_bank0_reg_3072_3135_0_2_n_2;
  wire bram_bank0_reg_3072_3135_3_5_n_0;
  wire bram_bank0_reg_3072_3135_3_5_n_1;
  wire bram_bank0_reg_3072_3135_3_5_n_2;
  wire bram_bank0_reg_3072_3135_6_6_n_0;
  wire bram_bank0_reg_3072_3135_7_7_n_0;
  wire bram_bank0_reg_3136_3199_0_2_i_1_n_0;
  wire bram_bank0_reg_3136_3199_0_2_n_0;
  wire bram_bank0_reg_3136_3199_0_2_n_1;
  wire bram_bank0_reg_3136_3199_0_2_n_2;
  wire bram_bank0_reg_3136_3199_3_5_n_0;
  wire bram_bank0_reg_3136_3199_3_5_n_1;
  wire bram_bank0_reg_3136_3199_3_5_n_2;
  wire bram_bank0_reg_3136_3199_6_6_n_0;
  wire bram_bank0_reg_3136_3199_7_7_n_0;
  wire bram_bank0_reg_3200_3263_0_2_i_1_n_0;
  wire bram_bank0_reg_3200_3263_0_2_n_0;
  wire bram_bank0_reg_3200_3263_0_2_n_1;
  wire bram_bank0_reg_3200_3263_0_2_n_2;
  wire bram_bank0_reg_3200_3263_3_5_n_0;
  wire bram_bank0_reg_3200_3263_3_5_n_1;
  wire bram_bank0_reg_3200_3263_3_5_n_2;
  wire bram_bank0_reg_3200_3263_6_6_n_0;
  wire bram_bank0_reg_3200_3263_7_7_n_0;
  wire bram_bank0_reg_320_383_0_2_i_1_n_0;
  wire bram_bank0_reg_320_383_0_2_n_0;
  wire bram_bank0_reg_320_383_0_2_n_1;
  wire bram_bank0_reg_320_383_0_2_n_2;
  wire bram_bank0_reg_320_383_3_5_n_0;
  wire bram_bank0_reg_320_383_3_5_n_1;
  wire bram_bank0_reg_320_383_3_5_n_2;
  wire bram_bank0_reg_320_383_6_6_n_0;
  wire bram_bank0_reg_320_383_7_7_n_0;
  wire bram_bank0_reg_3264_3327_0_2_i_1_n_0;
  wire bram_bank0_reg_3264_3327_0_2_n_0;
  wire bram_bank0_reg_3264_3327_0_2_n_1;
  wire bram_bank0_reg_3264_3327_0_2_n_2;
  wire bram_bank0_reg_3264_3327_3_5_n_0;
  wire bram_bank0_reg_3264_3327_3_5_n_1;
  wire bram_bank0_reg_3264_3327_3_5_n_2;
  wire bram_bank0_reg_3264_3327_6_6_n_0;
  wire bram_bank0_reg_3264_3327_7_7_n_0;
  wire bram_bank0_reg_3328_3391_0_2_i_1_n_0;
  wire bram_bank0_reg_3328_3391_0_2_n_0;
  wire bram_bank0_reg_3328_3391_0_2_n_1;
  wire bram_bank0_reg_3328_3391_0_2_n_2;
  wire bram_bank0_reg_3328_3391_3_5_n_0;
  wire bram_bank0_reg_3328_3391_3_5_n_1;
  wire bram_bank0_reg_3328_3391_3_5_n_2;
  wire bram_bank0_reg_3328_3391_6_6_n_0;
  wire bram_bank0_reg_3328_3391_7_7_n_0;
  wire bram_bank0_reg_3392_3455_0_2_i_1_n_0;
  wire bram_bank0_reg_3392_3455_0_2_n_0;
  wire bram_bank0_reg_3392_3455_0_2_n_1;
  wire bram_bank0_reg_3392_3455_0_2_n_2;
  wire bram_bank0_reg_3392_3455_3_5_n_0;
  wire bram_bank0_reg_3392_3455_3_5_n_1;
  wire bram_bank0_reg_3392_3455_3_5_n_2;
  wire bram_bank0_reg_3392_3455_6_6_n_0;
  wire bram_bank0_reg_3392_3455_7_7_n_0;
  wire bram_bank0_reg_3456_3519_0_2_i_1_n_0;
  wire bram_bank0_reg_3456_3519_0_2_n_0;
  wire bram_bank0_reg_3456_3519_0_2_n_1;
  wire bram_bank0_reg_3456_3519_0_2_n_2;
  wire bram_bank0_reg_3456_3519_3_5_n_0;
  wire bram_bank0_reg_3456_3519_3_5_n_1;
  wire bram_bank0_reg_3456_3519_3_5_n_2;
  wire bram_bank0_reg_3456_3519_6_6_n_0;
  wire bram_bank0_reg_3456_3519_7_7_n_0;
  wire bram_bank0_reg_3520_3583_0_2_i_1_n_0;
  wire bram_bank0_reg_3520_3583_0_2_n_0;
  wire bram_bank0_reg_3520_3583_0_2_n_1;
  wire bram_bank0_reg_3520_3583_0_2_n_2;
  wire bram_bank0_reg_3520_3583_3_5_n_0;
  wire bram_bank0_reg_3520_3583_3_5_n_1;
  wire bram_bank0_reg_3520_3583_3_5_n_2;
  wire bram_bank0_reg_3520_3583_6_6_n_0;
  wire bram_bank0_reg_3520_3583_7_7_n_0;
  wire bram_bank0_reg_3584_3647_0_2_i_1_n_0;
  wire bram_bank0_reg_3584_3647_0_2_n_0;
  wire bram_bank0_reg_3584_3647_0_2_n_1;
  wire bram_bank0_reg_3584_3647_0_2_n_2;
  wire bram_bank0_reg_3584_3647_3_5_n_0;
  wire bram_bank0_reg_3584_3647_3_5_n_1;
  wire bram_bank0_reg_3584_3647_3_5_n_2;
  wire bram_bank0_reg_3584_3647_6_6_n_0;
  wire bram_bank0_reg_3584_3647_7_7_n_0;
  wire bram_bank0_reg_3648_3711_0_2_i_1_n_0;
  wire bram_bank0_reg_3648_3711_0_2_i_2_n_0;
  wire bram_bank0_reg_3648_3711_0_2_n_0;
  wire bram_bank0_reg_3648_3711_0_2_n_1;
  wire bram_bank0_reg_3648_3711_0_2_n_2;
  wire bram_bank0_reg_3648_3711_3_5_n_0;
  wire bram_bank0_reg_3648_3711_3_5_n_1;
  wire bram_bank0_reg_3648_3711_3_5_n_2;
  wire bram_bank0_reg_3648_3711_6_6_n_0;
  wire bram_bank0_reg_3648_3711_7_7_n_0;
  wire bram_bank0_reg_3712_3775_0_2_i_1_n_0;
  wire bram_bank0_reg_3712_3775_0_2_n_0;
  wire bram_bank0_reg_3712_3775_0_2_n_1;
  wire bram_bank0_reg_3712_3775_0_2_n_2;
  wire bram_bank0_reg_3712_3775_3_5_n_0;
  wire bram_bank0_reg_3712_3775_3_5_n_1;
  wire bram_bank0_reg_3712_3775_3_5_n_2;
  wire bram_bank0_reg_3712_3775_6_6_n_0;
  wire bram_bank0_reg_3712_3775_7_7_n_0;
  wire bram_bank0_reg_3776_3839_0_2_i_1_n_0;
  wire bram_bank0_reg_3776_3839_0_2_n_0;
  wire bram_bank0_reg_3776_3839_0_2_n_1;
  wire bram_bank0_reg_3776_3839_0_2_n_2;
  wire bram_bank0_reg_3776_3839_3_5_n_0;
  wire bram_bank0_reg_3776_3839_3_5_n_1;
  wire bram_bank0_reg_3776_3839_3_5_n_2;
  wire bram_bank0_reg_3776_3839_6_6_n_0;
  wire bram_bank0_reg_3776_3839_7_7_n_0;
  wire bram_bank0_reg_3840_3903_0_2_i_1_n_0;
  wire bram_bank0_reg_3840_3903_0_2_n_0;
  wire bram_bank0_reg_3840_3903_0_2_n_1;
  wire bram_bank0_reg_3840_3903_0_2_n_2;
  wire bram_bank0_reg_3840_3903_3_5_n_0;
  wire bram_bank0_reg_3840_3903_3_5_n_1;
  wire bram_bank0_reg_3840_3903_3_5_n_2;
  wire bram_bank0_reg_3840_3903_6_6_n_0;
  wire bram_bank0_reg_3840_3903_7_7_n_0;
  wire bram_bank0_reg_384_447_0_2_i_1_n_0;
  wire bram_bank0_reg_384_447_0_2_n_0;
  wire bram_bank0_reg_384_447_0_2_n_1;
  wire bram_bank0_reg_384_447_0_2_n_2;
  wire bram_bank0_reg_384_447_3_5_n_0;
  wire bram_bank0_reg_384_447_3_5_n_1;
  wire bram_bank0_reg_384_447_3_5_n_2;
  wire bram_bank0_reg_384_447_6_6_n_0;
  wire bram_bank0_reg_384_447_7_7_n_0;
  wire bram_bank0_reg_3904_3967_0_2_i_1_n_0;
  wire bram_bank0_reg_3904_3967_0_2_n_0;
  wire bram_bank0_reg_3904_3967_0_2_n_1;
  wire bram_bank0_reg_3904_3967_0_2_n_2;
  wire bram_bank0_reg_3904_3967_3_5_n_0;
  wire bram_bank0_reg_3904_3967_3_5_n_1;
  wire bram_bank0_reg_3904_3967_3_5_n_2;
  wire bram_bank0_reg_3904_3967_6_6_n_0;
  wire bram_bank0_reg_3904_3967_7_7_n_0;
  wire bram_bank0_reg_3968_4031_0_2_i_1_n_0;
  wire bram_bank0_reg_3968_4031_0_2_n_0;
  wire bram_bank0_reg_3968_4031_0_2_n_1;
  wire bram_bank0_reg_3968_4031_0_2_n_2;
  wire bram_bank0_reg_3968_4031_3_5_n_0;
  wire bram_bank0_reg_3968_4031_3_5_n_1;
  wire bram_bank0_reg_3968_4031_3_5_n_2;
  wire bram_bank0_reg_3968_4031_6_6_n_0;
  wire bram_bank0_reg_3968_4031_7_7_n_0;
  wire bram_bank0_reg_4032_4095_0_2_i_1_n_0;
  wire bram_bank0_reg_4032_4095_0_2_n_0;
  wire bram_bank0_reg_4032_4095_0_2_n_1;
  wire bram_bank0_reg_4032_4095_0_2_n_2;
  wire bram_bank0_reg_4032_4095_3_5_n_0;
  wire bram_bank0_reg_4032_4095_3_5_n_1;
  wire bram_bank0_reg_4032_4095_3_5_n_2;
  wire bram_bank0_reg_4032_4095_6_6_n_0;
  wire bram_bank0_reg_4032_4095_7_7_n_0;
  wire bram_bank0_reg_448_511_0_2_i_1_n_0;
  wire bram_bank0_reg_448_511_0_2_i_2_n_0;
  wire bram_bank0_reg_448_511_0_2_n_0;
  wire bram_bank0_reg_448_511_0_2_n_1;
  wire bram_bank0_reg_448_511_0_2_n_2;
  wire bram_bank0_reg_448_511_3_5_n_0;
  wire bram_bank0_reg_448_511_3_5_n_1;
  wire bram_bank0_reg_448_511_3_5_n_2;
  wire bram_bank0_reg_448_511_6_6_n_0;
  wire bram_bank0_reg_448_511_7_7_n_0;
  wire bram_bank0_reg_512_575_0_2_i_1_n_0;
  wire bram_bank0_reg_512_575_0_2_i_2_n_0;
  wire bram_bank0_reg_512_575_0_2_n_0;
  wire bram_bank0_reg_512_575_0_2_n_1;
  wire bram_bank0_reg_512_575_0_2_n_2;
  wire bram_bank0_reg_512_575_3_5_n_0;
  wire bram_bank0_reg_512_575_3_5_n_1;
  wire bram_bank0_reg_512_575_3_5_n_2;
  wire bram_bank0_reg_512_575_6_6_n_0;
  wire bram_bank0_reg_512_575_7_7_n_0;
  wire bram_bank0_reg_576_639_0_2_i_1_n_0;
  wire bram_bank0_reg_576_639_0_2_n_0;
  wire bram_bank0_reg_576_639_0_2_n_1;
  wire bram_bank0_reg_576_639_0_2_n_2;
  wire bram_bank0_reg_576_639_3_5_n_0;
  wire bram_bank0_reg_576_639_3_5_n_1;
  wire bram_bank0_reg_576_639_3_5_n_2;
  wire bram_bank0_reg_576_639_6_6_n_0;
  wire bram_bank0_reg_576_639_7_7_n_0;
  wire bram_bank0_reg_640_703_0_2_i_1_n_0;
  wire bram_bank0_reg_640_703_0_2_n_0;
  wire bram_bank0_reg_640_703_0_2_n_1;
  wire bram_bank0_reg_640_703_0_2_n_2;
  wire bram_bank0_reg_640_703_3_5_n_0;
  wire bram_bank0_reg_640_703_3_5_n_1;
  wire bram_bank0_reg_640_703_3_5_n_2;
  wire bram_bank0_reg_640_703_6_6_n_0;
  wire bram_bank0_reg_640_703_7_7_n_0;
  wire bram_bank0_reg_64_127_0_2_i_1_n_0;
  wire bram_bank0_reg_64_127_0_2_i_2_n_0;
  wire bram_bank0_reg_64_127_0_2_n_0;
  wire bram_bank0_reg_64_127_0_2_n_1;
  wire bram_bank0_reg_64_127_0_2_n_2;
  wire bram_bank0_reg_64_127_3_5_n_0;
  wire bram_bank0_reg_64_127_3_5_n_1;
  wire bram_bank0_reg_64_127_3_5_n_2;
  wire bram_bank0_reg_64_127_6_6_n_0;
  wire bram_bank0_reg_64_127_7_7_n_0;
  wire bram_bank0_reg_704_767_0_2_i_1_n_0;
  wire bram_bank0_reg_704_767_0_2_n_0;
  wire bram_bank0_reg_704_767_0_2_n_1;
  wire bram_bank0_reg_704_767_0_2_n_2;
  wire bram_bank0_reg_704_767_3_5_n_0;
  wire bram_bank0_reg_704_767_3_5_n_1;
  wire bram_bank0_reg_704_767_3_5_n_2;
  wire bram_bank0_reg_704_767_6_6_n_0;
  wire bram_bank0_reg_704_767_7_7_n_0;
  wire bram_bank0_reg_768_831_0_2_i_1_n_0;
  wire bram_bank0_reg_768_831_0_2_n_0;
  wire bram_bank0_reg_768_831_0_2_n_1;
  wire bram_bank0_reg_768_831_0_2_n_2;
  wire bram_bank0_reg_768_831_3_5_n_0;
  wire bram_bank0_reg_768_831_3_5_n_1;
  wire bram_bank0_reg_768_831_3_5_n_2;
  wire bram_bank0_reg_768_831_6_6_n_0;
  wire bram_bank0_reg_768_831_7_7_n_0;
  wire bram_bank0_reg_832_895_0_2_i_1_n_0;
  wire bram_bank0_reg_832_895_0_2_i_2_n_0;
  wire bram_bank0_reg_832_895_0_2_n_0;
  wire bram_bank0_reg_832_895_0_2_n_1;
  wire bram_bank0_reg_832_895_0_2_n_2;
  wire bram_bank0_reg_832_895_3_5_n_0;
  wire bram_bank0_reg_832_895_3_5_n_1;
  wire bram_bank0_reg_832_895_3_5_n_2;
  wire bram_bank0_reg_832_895_6_6_n_0;
  wire bram_bank0_reg_832_895_7_7_n_0;
  wire bram_bank0_reg_896_959_0_2_i_1_n_0;
  wire bram_bank0_reg_896_959_0_2_i_2_n_0;
  wire bram_bank0_reg_896_959_0_2_n_0;
  wire bram_bank0_reg_896_959_0_2_n_1;
  wire bram_bank0_reg_896_959_0_2_n_2;
  wire bram_bank0_reg_896_959_3_5_n_0;
  wire bram_bank0_reg_896_959_3_5_n_1;
  wire bram_bank0_reg_896_959_3_5_n_2;
  wire bram_bank0_reg_896_959_6_6_n_0;
  wire bram_bank0_reg_896_959_7_7_n_0;
  wire bram_bank0_reg_960_1023_0_2_i_1_n_0;
  wire bram_bank0_reg_960_1023_0_2_n_0;
  wire bram_bank0_reg_960_1023_0_2_n_1;
  wire bram_bank0_reg_960_1023_0_2_n_2;
  wire bram_bank0_reg_960_1023_3_5_n_0;
  wire bram_bank0_reg_960_1023_3_5_n_1;
  wire bram_bank0_reg_960_1023_3_5_n_2;
  wire bram_bank0_reg_960_1023_6_6_n_0;
  wire bram_bank0_reg_960_1023_7_7_n_0;
  wire bram_bank10_out;
  wire bram_bank1_reg_0_63_0_2_i_1_n_0;
  wire bram_bank1_reg_0_63_0_2_n_0;
  wire bram_bank1_reg_0_63_0_2_n_1;
  wire bram_bank1_reg_0_63_0_2_n_2;
  wire bram_bank1_reg_0_63_3_5_n_0;
  wire bram_bank1_reg_0_63_3_5_n_1;
  wire bram_bank1_reg_0_63_3_5_n_2;
  wire bram_bank1_reg_0_63_6_6_n_0;
  wire bram_bank1_reg_0_63_7_7_n_0;
  wire bram_bank1_reg_1024_1087_0_2_i_1_n_0;
  wire bram_bank1_reg_1024_1087_0_2_n_0;
  wire bram_bank1_reg_1024_1087_0_2_n_1;
  wire bram_bank1_reg_1024_1087_0_2_n_2;
  wire bram_bank1_reg_1024_1087_3_5_n_0;
  wire bram_bank1_reg_1024_1087_3_5_n_1;
  wire bram_bank1_reg_1024_1087_3_5_n_2;
  wire bram_bank1_reg_1024_1087_6_6_n_0;
  wire bram_bank1_reg_1024_1087_7_7_n_0;
  wire bram_bank1_reg_1088_1151_0_2_i_1_n_0;
  wire bram_bank1_reg_1088_1151_0_2_n_0;
  wire bram_bank1_reg_1088_1151_0_2_n_1;
  wire bram_bank1_reg_1088_1151_0_2_n_2;
  wire bram_bank1_reg_1088_1151_3_5_n_0;
  wire bram_bank1_reg_1088_1151_3_5_n_1;
  wire bram_bank1_reg_1088_1151_3_5_n_2;
  wire bram_bank1_reg_1088_1151_6_6_n_0;
  wire bram_bank1_reg_1088_1151_7_7_n_0;
  wire bram_bank1_reg_1152_1215_0_2_i_1_n_0;
  wire bram_bank1_reg_1152_1215_0_2_n_0;
  wire bram_bank1_reg_1152_1215_0_2_n_1;
  wire bram_bank1_reg_1152_1215_0_2_n_2;
  wire bram_bank1_reg_1152_1215_3_5_n_0;
  wire bram_bank1_reg_1152_1215_3_5_n_1;
  wire bram_bank1_reg_1152_1215_3_5_n_2;
  wire bram_bank1_reg_1152_1215_6_6_n_0;
  wire bram_bank1_reg_1152_1215_7_7_n_0;
  wire bram_bank1_reg_1216_1279_0_2_i_1_n_0;
  wire bram_bank1_reg_1216_1279_0_2_n_0;
  wire bram_bank1_reg_1216_1279_0_2_n_1;
  wire bram_bank1_reg_1216_1279_0_2_n_2;
  wire bram_bank1_reg_1216_1279_3_5_n_0;
  wire bram_bank1_reg_1216_1279_3_5_n_1;
  wire bram_bank1_reg_1216_1279_3_5_n_2;
  wire bram_bank1_reg_1216_1279_6_6_n_0;
  wire bram_bank1_reg_1216_1279_7_7_n_0;
  wire bram_bank1_reg_1280_1343_0_2_i_1_n_0;
  wire bram_bank1_reg_1280_1343_0_2_n_0;
  wire bram_bank1_reg_1280_1343_0_2_n_1;
  wire bram_bank1_reg_1280_1343_0_2_n_2;
  wire bram_bank1_reg_1280_1343_3_5_n_0;
  wire bram_bank1_reg_1280_1343_3_5_n_1;
  wire bram_bank1_reg_1280_1343_3_5_n_2;
  wire bram_bank1_reg_1280_1343_6_6_n_0;
  wire bram_bank1_reg_1280_1343_7_7_n_0;
  wire bram_bank1_reg_128_191_0_2_i_1_n_0;
  wire bram_bank1_reg_128_191_0_2_n_0;
  wire bram_bank1_reg_128_191_0_2_n_1;
  wire bram_bank1_reg_128_191_0_2_n_2;
  wire bram_bank1_reg_128_191_3_5_n_0;
  wire bram_bank1_reg_128_191_3_5_n_1;
  wire bram_bank1_reg_128_191_3_5_n_2;
  wire bram_bank1_reg_128_191_6_6_n_0;
  wire bram_bank1_reg_128_191_7_7_n_0;
  wire bram_bank1_reg_1344_1407_0_2_i_1_n_0;
  wire bram_bank1_reg_1344_1407_0_2_n_0;
  wire bram_bank1_reg_1344_1407_0_2_n_1;
  wire bram_bank1_reg_1344_1407_0_2_n_2;
  wire bram_bank1_reg_1344_1407_3_5_n_0;
  wire bram_bank1_reg_1344_1407_3_5_n_1;
  wire bram_bank1_reg_1344_1407_3_5_n_2;
  wire bram_bank1_reg_1344_1407_6_6_n_0;
  wire bram_bank1_reg_1344_1407_7_7_n_0;
  wire bram_bank1_reg_1408_1471_0_2_i_1_n_0;
  wire bram_bank1_reg_1408_1471_0_2_n_0;
  wire bram_bank1_reg_1408_1471_0_2_n_1;
  wire bram_bank1_reg_1408_1471_0_2_n_2;
  wire bram_bank1_reg_1408_1471_3_5_n_0;
  wire bram_bank1_reg_1408_1471_3_5_n_1;
  wire bram_bank1_reg_1408_1471_3_5_n_2;
  wire bram_bank1_reg_1408_1471_6_6_n_0;
  wire bram_bank1_reg_1408_1471_7_7_n_0;
  wire bram_bank1_reg_1472_1535_0_2_i_1_n_0;
  wire bram_bank1_reg_1472_1535_0_2_n_0;
  wire bram_bank1_reg_1472_1535_0_2_n_1;
  wire bram_bank1_reg_1472_1535_0_2_n_2;
  wire bram_bank1_reg_1472_1535_3_5_n_0;
  wire bram_bank1_reg_1472_1535_3_5_n_1;
  wire bram_bank1_reg_1472_1535_3_5_n_2;
  wire bram_bank1_reg_1472_1535_6_6_n_0;
  wire bram_bank1_reg_1472_1535_7_7_n_0;
  wire bram_bank1_reg_1536_1599_0_2_i_1_n_0;
  wire bram_bank1_reg_1536_1599_0_2_n_0;
  wire bram_bank1_reg_1536_1599_0_2_n_1;
  wire bram_bank1_reg_1536_1599_0_2_n_2;
  wire bram_bank1_reg_1536_1599_3_5_n_0;
  wire bram_bank1_reg_1536_1599_3_5_n_1;
  wire bram_bank1_reg_1536_1599_3_5_n_2;
  wire bram_bank1_reg_1536_1599_6_6_n_0;
  wire bram_bank1_reg_1536_1599_7_7_n_0;
  wire bram_bank1_reg_1600_1663_0_2_i_1_n_0;
  wire bram_bank1_reg_1600_1663_0_2_n_0;
  wire bram_bank1_reg_1600_1663_0_2_n_1;
  wire bram_bank1_reg_1600_1663_0_2_n_2;
  wire bram_bank1_reg_1600_1663_3_5_n_0;
  wire bram_bank1_reg_1600_1663_3_5_n_1;
  wire bram_bank1_reg_1600_1663_3_5_n_2;
  wire bram_bank1_reg_1600_1663_6_6_n_0;
  wire bram_bank1_reg_1600_1663_7_7_n_0;
  wire bram_bank1_reg_1664_1727_0_2_i_1_n_0;
  wire bram_bank1_reg_1664_1727_0_2_n_0;
  wire bram_bank1_reg_1664_1727_0_2_n_1;
  wire bram_bank1_reg_1664_1727_0_2_n_2;
  wire bram_bank1_reg_1664_1727_3_5_n_0;
  wire bram_bank1_reg_1664_1727_3_5_n_1;
  wire bram_bank1_reg_1664_1727_3_5_n_2;
  wire bram_bank1_reg_1664_1727_6_6_n_0;
  wire bram_bank1_reg_1664_1727_7_7_n_0;
  wire bram_bank1_reg_1728_1791_0_2_i_1_n_0;
  wire bram_bank1_reg_1728_1791_0_2_n_0;
  wire bram_bank1_reg_1728_1791_0_2_n_1;
  wire bram_bank1_reg_1728_1791_0_2_n_2;
  wire bram_bank1_reg_1728_1791_3_5_n_0;
  wire bram_bank1_reg_1728_1791_3_5_n_1;
  wire bram_bank1_reg_1728_1791_3_5_n_2;
  wire bram_bank1_reg_1728_1791_6_6_n_0;
  wire bram_bank1_reg_1728_1791_7_7_n_0;
  wire bram_bank1_reg_1792_1855_0_2_i_1_n_0;
  wire bram_bank1_reg_1792_1855_0_2_n_0;
  wire bram_bank1_reg_1792_1855_0_2_n_1;
  wire bram_bank1_reg_1792_1855_0_2_n_2;
  wire bram_bank1_reg_1792_1855_3_5_n_0;
  wire bram_bank1_reg_1792_1855_3_5_n_1;
  wire bram_bank1_reg_1792_1855_3_5_n_2;
  wire bram_bank1_reg_1792_1855_6_6_n_0;
  wire bram_bank1_reg_1792_1855_7_7_n_0;
  wire bram_bank1_reg_1856_1919_0_2_i_1_n_0;
  wire bram_bank1_reg_1856_1919_0_2_n_0;
  wire bram_bank1_reg_1856_1919_0_2_n_1;
  wire bram_bank1_reg_1856_1919_0_2_n_2;
  wire bram_bank1_reg_1856_1919_3_5_n_0;
  wire bram_bank1_reg_1856_1919_3_5_n_1;
  wire bram_bank1_reg_1856_1919_3_5_n_2;
  wire bram_bank1_reg_1856_1919_6_6_n_0;
  wire bram_bank1_reg_1856_1919_7_7_n_0;
  wire bram_bank1_reg_1920_1983_0_2_i_1_n_0;
  wire bram_bank1_reg_1920_1983_0_2_n_0;
  wire bram_bank1_reg_1920_1983_0_2_n_1;
  wire bram_bank1_reg_1920_1983_0_2_n_2;
  wire bram_bank1_reg_1920_1983_3_5_n_0;
  wire bram_bank1_reg_1920_1983_3_5_n_1;
  wire bram_bank1_reg_1920_1983_3_5_n_2;
  wire bram_bank1_reg_1920_1983_6_6_n_0;
  wire bram_bank1_reg_1920_1983_7_7_n_0;
  wire bram_bank1_reg_192_255_0_2_i_1_n_0;
  wire bram_bank1_reg_192_255_0_2_n_0;
  wire bram_bank1_reg_192_255_0_2_n_1;
  wire bram_bank1_reg_192_255_0_2_n_2;
  wire bram_bank1_reg_192_255_3_5_n_0;
  wire bram_bank1_reg_192_255_3_5_n_1;
  wire bram_bank1_reg_192_255_3_5_n_2;
  wire bram_bank1_reg_192_255_6_6_n_0;
  wire bram_bank1_reg_192_255_7_7_n_0;
  wire bram_bank1_reg_1984_2047_0_2_i_1_n_0;
  wire bram_bank1_reg_1984_2047_0_2_n_0;
  wire bram_bank1_reg_1984_2047_0_2_n_1;
  wire bram_bank1_reg_1984_2047_0_2_n_2;
  wire bram_bank1_reg_1984_2047_3_5_n_0;
  wire bram_bank1_reg_1984_2047_3_5_n_1;
  wire bram_bank1_reg_1984_2047_3_5_n_2;
  wire bram_bank1_reg_1984_2047_6_6_n_0;
  wire bram_bank1_reg_1984_2047_7_7_n_0;
  wire bram_bank1_reg_2048_2111_0_2_i_1_n_0;
  wire bram_bank1_reg_2048_2111_0_2_n_0;
  wire bram_bank1_reg_2048_2111_0_2_n_1;
  wire bram_bank1_reg_2048_2111_0_2_n_2;
  wire bram_bank1_reg_2048_2111_3_5_n_0;
  wire bram_bank1_reg_2048_2111_3_5_n_1;
  wire bram_bank1_reg_2048_2111_3_5_n_2;
  wire bram_bank1_reg_2048_2111_6_6_n_0;
  wire bram_bank1_reg_2048_2111_7_7_n_0;
  wire bram_bank1_reg_2112_2175_0_2_i_1_n_0;
  wire bram_bank1_reg_2112_2175_0_2_n_0;
  wire bram_bank1_reg_2112_2175_0_2_n_1;
  wire bram_bank1_reg_2112_2175_0_2_n_2;
  wire bram_bank1_reg_2112_2175_3_5_n_0;
  wire bram_bank1_reg_2112_2175_3_5_n_1;
  wire bram_bank1_reg_2112_2175_3_5_n_2;
  wire bram_bank1_reg_2112_2175_6_6_n_0;
  wire bram_bank1_reg_2112_2175_7_7_n_0;
  wire bram_bank1_reg_2176_2239_0_2_i_1_n_0;
  wire bram_bank1_reg_2176_2239_0_2_n_0;
  wire bram_bank1_reg_2176_2239_0_2_n_1;
  wire bram_bank1_reg_2176_2239_0_2_n_2;
  wire bram_bank1_reg_2176_2239_3_5_n_0;
  wire bram_bank1_reg_2176_2239_3_5_n_1;
  wire bram_bank1_reg_2176_2239_3_5_n_2;
  wire bram_bank1_reg_2176_2239_6_6_n_0;
  wire bram_bank1_reg_2176_2239_7_7_n_0;
  wire bram_bank1_reg_2240_2303_0_2_i_1_n_0;
  wire bram_bank1_reg_2240_2303_0_2_i_2_n_0;
  wire bram_bank1_reg_2240_2303_0_2_n_0;
  wire bram_bank1_reg_2240_2303_0_2_n_1;
  wire bram_bank1_reg_2240_2303_0_2_n_2;
  wire bram_bank1_reg_2240_2303_3_5_n_0;
  wire bram_bank1_reg_2240_2303_3_5_n_1;
  wire bram_bank1_reg_2240_2303_3_5_n_2;
  wire bram_bank1_reg_2240_2303_6_6_n_0;
  wire bram_bank1_reg_2240_2303_7_7_n_0;
  wire bram_bank1_reg_2304_2367_0_2_i_1_n_0;
  wire bram_bank1_reg_2304_2367_0_2_n_0;
  wire bram_bank1_reg_2304_2367_0_2_n_1;
  wire bram_bank1_reg_2304_2367_0_2_n_2;
  wire bram_bank1_reg_2304_2367_3_5_n_0;
  wire bram_bank1_reg_2304_2367_3_5_n_1;
  wire bram_bank1_reg_2304_2367_3_5_n_2;
  wire bram_bank1_reg_2304_2367_6_6_n_0;
  wire bram_bank1_reg_2304_2367_7_7_n_0;
  wire bram_bank1_reg_2368_2431_0_2_i_1_n_0;
  wire bram_bank1_reg_2368_2431_0_2_n_0;
  wire bram_bank1_reg_2368_2431_0_2_n_1;
  wire bram_bank1_reg_2368_2431_0_2_n_2;
  wire bram_bank1_reg_2368_2431_3_5_n_0;
  wire bram_bank1_reg_2368_2431_3_5_n_1;
  wire bram_bank1_reg_2368_2431_3_5_n_2;
  wire bram_bank1_reg_2368_2431_6_6_n_0;
  wire bram_bank1_reg_2368_2431_7_7_n_0;
  wire bram_bank1_reg_2432_2495_0_2_i_1_n_0;
  wire bram_bank1_reg_2432_2495_0_2_n_0;
  wire bram_bank1_reg_2432_2495_0_2_n_1;
  wire bram_bank1_reg_2432_2495_0_2_n_2;
  wire bram_bank1_reg_2432_2495_3_5_n_0;
  wire bram_bank1_reg_2432_2495_3_5_n_1;
  wire bram_bank1_reg_2432_2495_3_5_n_2;
  wire bram_bank1_reg_2432_2495_6_6_n_0;
  wire bram_bank1_reg_2432_2495_7_7_n_0;
  wire bram_bank1_reg_2496_2559_0_2_i_1_n_0;
  wire bram_bank1_reg_2496_2559_0_2_n_0;
  wire bram_bank1_reg_2496_2559_0_2_n_1;
  wire bram_bank1_reg_2496_2559_0_2_n_2;
  wire bram_bank1_reg_2496_2559_3_5_n_0;
  wire bram_bank1_reg_2496_2559_3_5_n_1;
  wire bram_bank1_reg_2496_2559_3_5_n_2;
  wire bram_bank1_reg_2496_2559_6_6_n_0;
  wire bram_bank1_reg_2496_2559_7_7_n_0;
  wire bram_bank1_reg_2560_2623_0_2_i_1_n_0;
  wire bram_bank1_reg_2560_2623_0_2_n_0;
  wire bram_bank1_reg_2560_2623_0_2_n_1;
  wire bram_bank1_reg_2560_2623_0_2_n_2;
  wire bram_bank1_reg_2560_2623_3_5_n_0;
  wire bram_bank1_reg_2560_2623_3_5_n_1;
  wire bram_bank1_reg_2560_2623_3_5_n_2;
  wire bram_bank1_reg_2560_2623_6_6_n_0;
  wire bram_bank1_reg_2560_2623_7_7_n_0;
  wire bram_bank1_reg_256_319_0_2_i_1_n_0;
  wire bram_bank1_reg_256_319_0_2_n_0;
  wire bram_bank1_reg_256_319_0_2_n_1;
  wire bram_bank1_reg_256_319_0_2_n_2;
  wire bram_bank1_reg_256_319_3_5_n_0;
  wire bram_bank1_reg_256_319_3_5_n_1;
  wire bram_bank1_reg_256_319_3_5_n_2;
  wire bram_bank1_reg_256_319_6_6_n_0;
  wire bram_bank1_reg_256_319_7_7_n_0;
  wire bram_bank1_reg_2624_2687_0_2_i_1_n_0;
  wire bram_bank1_reg_2624_2687_0_2_n_0;
  wire bram_bank1_reg_2624_2687_0_2_n_1;
  wire bram_bank1_reg_2624_2687_0_2_n_2;
  wire bram_bank1_reg_2624_2687_3_5_n_0;
  wire bram_bank1_reg_2624_2687_3_5_n_1;
  wire bram_bank1_reg_2624_2687_3_5_n_2;
  wire bram_bank1_reg_2624_2687_6_6_n_0;
  wire bram_bank1_reg_2624_2687_7_7_n_0;
  wire bram_bank1_reg_2688_2751_0_2_i_1_n_0;
  wire bram_bank1_reg_2688_2751_0_2_n_0;
  wire bram_bank1_reg_2688_2751_0_2_n_1;
  wire bram_bank1_reg_2688_2751_0_2_n_2;
  wire bram_bank1_reg_2688_2751_3_5_n_0;
  wire bram_bank1_reg_2688_2751_3_5_n_1;
  wire bram_bank1_reg_2688_2751_3_5_n_2;
  wire bram_bank1_reg_2688_2751_6_6_n_0;
  wire bram_bank1_reg_2688_2751_7_7_n_0;
  wire bram_bank1_reg_2752_2815_0_2_i_1_n_0;
  wire bram_bank1_reg_2752_2815_0_2_n_0;
  wire bram_bank1_reg_2752_2815_0_2_n_1;
  wire bram_bank1_reg_2752_2815_0_2_n_2;
  wire bram_bank1_reg_2752_2815_3_5_n_0;
  wire bram_bank1_reg_2752_2815_3_5_n_1;
  wire bram_bank1_reg_2752_2815_3_5_n_2;
  wire bram_bank1_reg_2752_2815_6_6_n_0;
  wire bram_bank1_reg_2752_2815_7_7_n_0;
  wire bram_bank1_reg_2816_2879_0_2_i_1_n_0;
  wire bram_bank1_reg_2816_2879_0_2_n_0;
  wire bram_bank1_reg_2816_2879_0_2_n_1;
  wire bram_bank1_reg_2816_2879_0_2_n_2;
  wire bram_bank1_reg_2816_2879_3_5_n_0;
  wire bram_bank1_reg_2816_2879_3_5_n_1;
  wire bram_bank1_reg_2816_2879_3_5_n_2;
  wire bram_bank1_reg_2816_2879_6_6_n_0;
  wire bram_bank1_reg_2816_2879_7_7_n_0;
  wire bram_bank1_reg_2880_2943_0_2_i_1_n_0;
  wire bram_bank1_reg_2880_2943_0_2_n_0;
  wire bram_bank1_reg_2880_2943_0_2_n_1;
  wire bram_bank1_reg_2880_2943_0_2_n_2;
  wire bram_bank1_reg_2880_2943_3_5_n_0;
  wire bram_bank1_reg_2880_2943_3_5_n_1;
  wire bram_bank1_reg_2880_2943_3_5_n_2;
  wire bram_bank1_reg_2880_2943_6_6_n_0;
  wire bram_bank1_reg_2880_2943_7_7_n_0;
  wire bram_bank1_reg_2944_3007_0_2_i_1_n_0;
  wire bram_bank1_reg_2944_3007_0_2_n_0;
  wire bram_bank1_reg_2944_3007_0_2_n_1;
  wire bram_bank1_reg_2944_3007_0_2_n_2;
  wire bram_bank1_reg_2944_3007_3_5_n_0;
  wire bram_bank1_reg_2944_3007_3_5_n_1;
  wire bram_bank1_reg_2944_3007_3_5_n_2;
  wire bram_bank1_reg_2944_3007_6_6_n_0;
  wire bram_bank1_reg_2944_3007_7_7_n_0;
  wire bram_bank1_reg_3008_3071_0_2_i_1_n_0;
  wire bram_bank1_reg_3008_3071_0_2_n_0;
  wire bram_bank1_reg_3008_3071_0_2_n_1;
  wire bram_bank1_reg_3008_3071_0_2_n_2;
  wire bram_bank1_reg_3008_3071_3_5_n_0;
  wire bram_bank1_reg_3008_3071_3_5_n_1;
  wire bram_bank1_reg_3008_3071_3_5_n_2;
  wire bram_bank1_reg_3008_3071_6_6_n_0;
  wire bram_bank1_reg_3008_3071_7_7_n_0;
  wire bram_bank1_reg_3072_3135_0_2_i_1_n_0;
  wire bram_bank1_reg_3072_3135_0_2_n_0;
  wire bram_bank1_reg_3072_3135_0_2_n_1;
  wire bram_bank1_reg_3072_3135_0_2_n_2;
  wire bram_bank1_reg_3072_3135_3_5_n_0;
  wire bram_bank1_reg_3072_3135_3_5_n_1;
  wire bram_bank1_reg_3072_3135_3_5_n_2;
  wire bram_bank1_reg_3072_3135_6_6_n_0;
  wire bram_bank1_reg_3072_3135_7_7_n_0;
  wire bram_bank1_reg_3136_3199_0_2_i_1_n_0;
  wire bram_bank1_reg_3136_3199_0_2_n_0;
  wire bram_bank1_reg_3136_3199_0_2_n_1;
  wire bram_bank1_reg_3136_3199_0_2_n_2;
  wire bram_bank1_reg_3136_3199_3_5_n_0;
  wire bram_bank1_reg_3136_3199_3_5_n_1;
  wire bram_bank1_reg_3136_3199_3_5_n_2;
  wire bram_bank1_reg_3136_3199_6_6_n_0;
  wire bram_bank1_reg_3136_3199_7_7_n_0;
  wire bram_bank1_reg_3200_3263_0_2_i_1_n_0;
  wire bram_bank1_reg_3200_3263_0_2_n_0;
  wire bram_bank1_reg_3200_3263_0_2_n_1;
  wire bram_bank1_reg_3200_3263_0_2_n_2;
  wire bram_bank1_reg_3200_3263_3_5_n_0;
  wire bram_bank1_reg_3200_3263_3_5_n_1;
  wire bram_bank1_reg_3200_3263_3_5_n_2;
  wire bram_bank1_reg_3200_3263_6_6_n_0;
  wire bram_bank1_reg_3200_3263_7_7_n_0;
  wire bram_bank1_reg_320_383_0_2_i_1_n_0;
  wire bram_bank1_reg_320_383_0_2_n_0;
  wire bram_bank1_reg_320_383_0_2_n_1;
  wire bram_bank1_reg_320_383_0_2_n_2;
  wire bram_bank1_reg_320_383_3_5_n_0;
  wire bram_bank1_reg_320_383_3_5_n_1;
  wire bram_bank1_reg_320_383_3_5_n_2;
  wire bram_bank1_reg_320_383_6_6_n_0;
  wire bram_bank1_reg_320_383_7_7_n_0;
  wire bram_bank1_reg_3264_3327_0_2_i_1_n_0;
  wire bram_bank1_reg_3264_3327_0_2_n_0;
  wire bram_bank1_reg_3264_3327_0_2_n_1;
  wire bram_bank1_reg_3264_3327_0_2_n_2;
  wire bram_bank1_reg_3264_3327_3_5_n_0;
  wire bram_bank1_reg_3264_3327_3_5_n_1;
  wire bram_bank1_reg_3264_3327_3_5_n_2;
  wire bram_bank1_reg_3264_3327_6_6_n_0;
  wire bram_bank1_reg_3264_3327_7_7_n_0;
  wire bram_bank1_reg_3328_3391_0_2_i_1_n_0;
  wire bram_bank1_reg_3328_3391_0_2_n_0;
  wire bram_bank1_reg_3328_3391_0_2_n_1;
  wire bram_bank1_reg_3328_3391_0_2_n_2;
  wire bram_bank1_reg_3328_3391_3_5_n_0;
  wire bram_bank1_reg_3328_3391_3_5_n_1;
  wire bram_bank1_reg_3328_3391_3_5_n_2;
  wire bram_bank1_reg_3328_3391_6_6_n_0;
  wire bram_bank1_reg_3328_3391_7_7_n_0;
  wire bram_bank1_reg_3392_3455_0_2_i_1_n_0;
  wire bram_bank1_reg_3392_3455_0_2_n_0;
  wire bram_bank1_reg_3392_3455_0_2_n_1;
  wire bram_bank1_reg_3392_3455_0_2_n_2;
  wire bram_bank1_reg_3392_3455_3_5_n_0;
  wire bram_bank1_reg_3392_3455_3_5_n_1;
  wire bram_bank1_reg_3392_3455_3_5_n_2;
  wire bram_bank1_reg_3392_3455_6_6_n_0;
  wire bram_bank1_reg_3392_3455_7_7_n_0;
  wire bram_bank1_reg_3456_3519_0_2_i_1_n_0;
  wire bram_bank1_reg_3456_3519_0_2_n_0;
  wire bram_bank1_reg_3456_3519_0_2_n_1;
  wire bram_bank1_reg_3456_3519_0_2_n_2;
  wire bram_bank1_reg_3456_3519_3_5_n_0;
  wire bram_bank1_reg_3456_3519_3_5_n_1;
  wire bram_bank1_reg_3456_3519_3_5_n_2;
  wire bram_bank1_reg_3456_3519_6_6_n_0;
  wire bram_bank1_reg_3456_3519_7_7_n_0;
  wire bram_bank1_reg_3520_3583_0_2_i_1_n_0;
  wire bram_bank1_reg_3520_3583_0_2_n_0;
  wire bram_bank1_reg_3520_3583_0_2_n_1;
  wire bram_bank1_reg_3520_3583_0_2_n_2;
  wire bram_bank1_reg_3520_3583_3_5_n_0;
  wire bram_bank1_reg_3520_3583_3_5_n_1;
  wire bram_bank1_reg_3520_3583_3_5_n_2;
  wire bram_bank1_reg_3520_3583_6_6_n_0;
  wire bram_bank1_reg_3520_3583_7_7_n_0;
  wire bram_bank1_reg_3584_3647_0_2_i_1_n_0;
  wire bram_bank1_reg_3584_3647_0_2_n_0;
  wire bram_bank1_reg_3584_3647_0_2_n_1;
  wire bram_bank1_reg_3584_3647_0_2_n_2;
  wire bram_bank1_reg_3584_3647_3_5_n_0;
  wire bram_bank1_reg_3584_3647_3_5_n_1;
  wire bram_bank1_reg_3584_3647_3_5_n_2;
  wire bram_bank1_reg_3584_3647_6_6_n_0;
  wire bram_bank1_reg_3584_3647_7_7_n_0;
  wire bram_bank1_reg_3648_3711_0_2_i_1_n_0;
  wire bram_bank1_reg_3648_3711_0_2_n_0;
  wire bram_bank1_reg_3648_3711_0_2_n_1;
  wire bram_bank1_reg_3648_3711_0_2_n_2;
  wire bram_bank1_reg_3648_3711_3_5_n_0;
  wire bram_bank1_reg_3648_3711_3_5_n_1;
  wire bram_bank1_reg_3648_3711_3_5_n_2;
  wire bram_bank1_reg_3648_3711_6_6_n_0;
  wire bram_bank1_reg_3648_3711_7_7_n_0;
  wire bram_bank1_reg_3712_3775_0_2_i_1_n_0;
  wire bram_bank1_reg_3712_3775_0_2_n_0;
  wire bram_bank1_reg_3712_3775_0_2_n_1;
  wire bram_bank1_reg_3712_3775_0_2_n_2;
  wire bram_bank1_reg_3712_3775_3_5_n_0;
  wire bram_bank1_reg_3712_3775_3_5_n_1;
  wire bram_bank1_reg_3712_3775_3_5_n_2;
  wire bram_bank1_reg_3712_3775_6_6_n_0;
  wire bram_bank1_reg_3712_3775_7_7_n_0;
  wire bram_bank1_reg_3776_3839_0_2_i_1_n_0;
  wire bram_bank1_reg_3776_3839_0_2_n_0;
  wire bram_bank1_reg_3776_3839_0_2_n_1;
  wire bram_bank1_reg_3776_3839_0_2_n_2;
  wire bram_bank1_reg_3776_3839_3_5_n_0;
  wire bram_bank1_reg_3776_3839_3_5_n_1;
  wire bram_bank1_reg_3776_3839_3_5_n_2;
  wire bram_bank1_reg_3776_3839_6_6_n_0;
  wire bram_bank1_reg_3776_3839_7_7_n_0;
  wire bram_bank1_reg_3840_3903_0_2_i_1_n_0;
  wire bram_bank1_reg_3840_3903_0_2_n_0;
  wire bram_bank1_reg_3840_3903_0_2_n_1;
  wire bram_bank1_reg_3840_3903_0_2_n_2;
  wire bram_bank1_reg_3840_3903_3_5_n_0;
  wire bram_bank1_reg_3840_3903_3_5_n_1;
  wire bram_bank1_reg_3840_3903_3_5_n_2;
  wire bram_bank1_reg_3840_3903_6_6_n_0;
  wire bram_bank1_reg_3840_3903_7_7_n_0;
  wire bram_bank1_reg_384_447_0_2_i_1_n_0;
  wire bram_bank1_reg_384_447_0_2_n_0;
  wire bram_bank1_reg_384_447_0_2_n_1;
  wire bram_bank1_reg_384_447_0_2_n_2;
  wire bram_bank1_reg_384_447_3_5_n_0;
  wire bram_bank1_reg_384_447_3_5_n_1;
  wire bram_bank1_reg_384_447_3_5_n_2;
  wire bram_bank1_reg_384_447_6_6_n_0;
  wire bram_bank1_reg_384_447_7_7_n_0;
  wire bram_bank1_reg_3904_3967_0_2_i_1_n_0;
  wire bram_bank1_reg_3904_3967_0_2_n_0;
  wire bram_bank1_reg_3904_3967_0_2_n_1;
  wire bram_bank1_reg_3904_3967_0_2_n_2;
  wire bram_bank1_reg_3904_3967_3_5_n_0;
  wire bram_bank1_reg_3904_3967_3_5_n_1;
  wire bram_bank1_reg_3904_3967_3_5_n_2;
  wire bram_bank1_reg_3904_3967_6_6_n_0;
  wire bram_bank1_reg_3904_3967_7_7_n_0;
  wire bram_bank1_reg_3968_4031_0_2_i_1_n_0;
  wire bram_bank1_reg_3968_4031_0_2_n_0;
  wire bram_bank1_reg_3968_4031_0_2_n_1;
  wire bram_bank1_reg_3968_4031_0_2_n_2;
  wire bram_bank1_reg_3968_4031_3_5_n_0;
  wire bram_bank1_reg_3968_4031_3_5_n_1;
  wire bram_bank1_reg_3968_4031_3_5_n_2;
  wire bram_bank1_reg_3968_4031_6_6_n_0;
  wire bram_bank1_reg_3968_4031_7_7_n_0;
  wire bram_bank1_reg_4032_4095_0_2_i_1_n_0;
  wire bram_bank1_reg_4032_4095_0_2_n_0;
  wire bram_bank1_reg_4032_4095_0_2_n_1;
  wire bram_bank1_reg_4032_4095_0_2_n_2;
  wire bram_bank1_reg_4032_4095_3_5_n_0;
  wire bram_bank1_reg_4032_4095_3_5_n_1;
  wire bram_bank1_reg_4032_4095_3_5_n_2;
  wire bram_bank1_reg_4032_4095_6_6_n_0;
  wire bram_bank1_reg_4032_4095_7_7_n_0;
  wire bram_bank1_reg_448_511_0_2_i_1_n_0;
  wire bram_bank1_reg_448_511_0_2_n_0;
  wire bram_bank1_reg_448_511_0_2_n_1;
  wire bram_bank1_reg_448_511_0_2_n_2;
  wire bram_bank1_reg_448_511_3_5_n_0;
  wire bram_bank1_reg_448_511_3_5_n_1;
  wire bram_bank1_reg_448_511_3_5_n_2;
  wire bram_bank1_reg_448_511_6_6_n_0;
  wire bram_bank1_reg_448_511_7_7_n_0;
  wire bram_bank1_reg_512_575_0_2_i_1_n_0;
  wire bram_bank1_reg_512_575_0_2_n_0;
  wire bram_bank1_reg_512_575_0_2_n_1;
  wire bram_bank1_reg_512_575_0_2_n_2;
  wire bram_bank1_reg_512_575_3_5_n_0;
  wire bram_bank1_reg_512_575_3_5_n_1;
  wire bram_bank1_reg_512_575_3_5_n_2;
  wire bram_bank1_reg_512_575_6_6_n_0;
  wire bram_bank1_reg_512_575_7_7_n_0;
  wire bram_bank1_reg_576_639_0_2_i_1_n_0;
  wire bram_bank1_reg_576_639_0_2_n_0;
  wire bram_bank1_reg_576_639_0_2_n_1;
  wire bram_bank1_reg_576_639_0_2_n_2;
  wire bram_bank1_reg_576_639_3_5_n_0;
  wire bram_bank1_reg_576_639_3_5_n_1;
  wire bram_bank1_reg_576_639_3_5_n_2;
  wire bram_bank1_reg_576_639_6_6_n_0;
  wire bram_bank1_reg_576_639_7_7_n_0;
  wire bram_bank1_reg_640_703_0_2_i_1_n_0;
  wire bram_bank1_reg_640_703_0_2_n_0;
  wire bram_bank1_reg_640_703_0_2_n_1;
  wire bram_bank1_reg_640_703_0_2_n_2;
  wire bram_bank1_reg_640_703_3_5_n_0;
  wire bram_bank1_reg_640_703_3_5_n_1;
  wire bram_bank1_reg_640_703_3_5_n_2;
  wire bram_bank1_reg_640_703_6_6_n_0;
  wire bram_bank1_reg_640_703_7_7_n_0;
  wire bram_bank1_reg_64_127_0_2_i_1_n_0;
  wire bram_bank1_reg_64_127_0_2_n_0;
  wire bram_bank1_reg_64_127_0_2_n_1;
  wire bram_bank1_reg_64_127_0_2_n_2;
  wire bram_bank1_reg_64_127_3_5_n_0;
  wire bram_bank1_reg_64_127_3_5_n_1;
  wire bram_bank1_reg_64_127_3_5_n_2;
  wire bram_bank1_reg_64_127_6_6_n_0;
  wire bram_bank1_reg_64_127_7_7_n_0;
  wire bram_bank1_reg_704_767_0_2_i_1_n_0;
  wire bram_bank1_reg_704_767_0_2_n_0;
  wire bram_bank1_reg_704_767_0_2_n_1;
  wire bram_bank1_reg_704_767_0_2_n_2;
  wire bram_bank1_reg_704_767_3_5_n_0;
  wire bram_bank1_reg_704_767_3_5_n_1;
  wire bram_bank1_reg_704_767_3_5_n_2;
  wire bram_bank1_reg_704_767_6_6_n_0;
  wire bram_bank1_reg_704_767_7_7_n_0;
  wire bram_bank1_reg_768_831_0_2_i_1_n_0;
  wire bram_bank1_reg_768_831_0_2_n_0;
  wire bram_bank1_reg_768_831_0_2_n_1;
  wire bram_bank1_reg_768_831_0_2_n_2;
  wire bram_bank1_reg_768_831_3_5_n_0;
  wire bram_bank1_reg_768_831_3_5_n_1;
  wire bram_bank1_reg_768_831_3_5_n_2;
  wire bram_bank1_reg_768_831_6_6_n_0;
  wire bram_bank1_reg_768_831_7_7_n_0;
  wire bram_bank1_reg_832_895_0_2_i_1_n_0;
  wire bram_bank1_reg_832_895_0_2_n_0;
  wire bram_bank1_reg_832_895_0_2_n_1;
  wire bram_bank1_reg_832_895_0_2_n_2;
  wire bram_bank1_reg_832_895_3_5_n_0;
  wire bram_bank1_reg_832_895_3_5_n_1;
  wire bram_bank1_reg_832_895_3_5_n_2;
  wire bram_bank1_reg_832_895_6_6_n_0;
  wire bram_bank1_reg_832_895_7_7_n_0;
  wire bram_bank1_reg_896_959_0_2_i_1_n_0;
  wire bram_bank1_reg_896_959_0_2_n_0;
  wire bram_bank1_reg_896_959_0_2_n_1;
  wire bram_bank1_reg_896_959_0_2_n_2;
  wire bram_bank1_reg_896_959_3_5_n_0;
  wire bram_bank1_reg_896_959_3_5_n_1;
  wire bram_bank1_reg_896_959_3_5_n_2;
  wire bram_bank1_reg_896_959_6_6_n_0;
  wire bram_bank1_reg_896_959_7_7_n_0;
  wire bram_bank1_reg_960_1023_0_2_i_1_n_0;
  wire bram_bank1_reg_960_1023_0_2_n_0;
  wire bram_bank1_reg_960_1023_0_2_n_1;
  wire bram_bank1_reg_960_1023_0_2_n_2;
  wire bram_bank1_reg_960_1023_3_5_n_0;
  wire bram_bank1_reg_960_1023_3_5_n_1;
  wire bram_bank1_reg_960_1023_3_5_n_2;
  wire bram_bank1_reg_960_1023_6_6_n_0;
  wire bram_bank1_reg_960_1023_7_7_n_0;
  wire bram_bank20_out;
  wire bram_bank2_reg_0_63_0_2_i_1_n_0;
  wire bram_bank2_reg_0_63_0_2_n_0;
  wire bram_bank2_reg_0_63_0_2_n_1;
  wire bram_bank2_reg_0_63_0_2_n_2;
  wire bram_bank2_reg_0_63_3_5_n_0;
  wire bram_bank2_reg_0_63_3_5_n_1;
  wire bram_bank2_reg_0_63_3_5_n_2;
  wire bram_bank2_reg_0_63_6_6_n_0;
  wire bram_bank2_reg_0_63_7_7_n_0;
  wire bram_bank2_reg_1024_1087_0_2_i_1_n_0;
  wire bram_bank2_reg_1024_1087_0_2_n_0;
  wire bram_bank2_reg_1024_1087_0_2_n_1;
  wire bram_bank2_reg_1024_1087_0_2_n_2;
  wire bram_bank2_reg_1024_1087_3_5_n_0;
  wire bram_bank2_reg_1024_1087_3_5_n_1;
  wire bram_bank2_reg_1024_1087_3_5_n_2;
  wire bram_bank2_reg_1024_1087_6_6_n_0;
  wire bram_bank2_reg_1024_1087_7_7_n_0;
  wire bram_bank2_reg_1088_1151_0_2_i_1_n_0;
  wire bram_bank2_reg_1088_1151_0_2_n_0;
  wire bram_bank2_reg_1088_1151_0_2_n_1;
  wire bram_bank2_reg_1088_1151_0_2_n_2;
  wire bram_bank2_reg_1088_1151_3_5_n_0;
  wire bram_bank2_reg_1088_1151_3_5_n_1;
  wire bram_bank2_reg_1088_1151_3_5_n_2;
  wire bram_bank2_reg_1088_1151_6_6_n_0;
  wire bram_bank2_reg_1088_1151_7_7_n_0;
  wire bram_bank2_reg_1152_1215_0_2_i_1_n_0;
  wire bram_bank2_reg_1152_1215_0_2_n_0;
  wire bram_bank2_reg_1152_1215_0_2_n_1;
  wire bram_bank2_reg_1152_1215_0_2_n_2;
  wire bram_bank2_reg_1152_1215_3_5_n_0;
  wire bram_bank2_reg_1152_1215_3_5_n_1;
  wire bram_bank2_reg_1152_1215_3_5_n_2;
  wire bram_bank2_reg_1152_1215_6_6_n_0;
  wire bram_bank2_reg_1152_1215_7_7_n_0;
  wire bram_bank2_reg_1216_1279_0_2_i_1_n_0;
  wire bram_bank2_reg_1216_1279_0_2_n_0;
  wire bram_bank2_reg_1216_1279_0_2_n_1;
  wire bram_bank2_reg_1216_1279_0_2_n_2;
  wire bram_bank2_reg_1216_1279_3_5_n_0;
  wire bram_bank2_reg_1216_1279_3_5_n_1;
  wire bram_bank2_reg_1216_1279_3_5_n_2;
  wire bram_bank2_reg_1216_1279_6_6_n_0;
  wire bram_bank2_reg_1216_1279_7_7_n_0;
  wire bram_bank2_reg_1280_1343_0_2_i_1_n_0;
  wire bram_bank2_reg_1280_1343_0_2_n_0;
  wire bram_bank2_reg_1280_1343_0_2_n_1;
  wire bram_bank2_reg_1280_1343_0_2_n_2;
  wire bram_bank2_reg_1280_1343_3_5_n_0;
  wire bram_bank2_reg_1280_1343_3_5_n_1;
  wire bram_bank2_reg_1280_1343_3_5_n_2;
  wire bram_bank2_reg_1280_1343_6_6_n_0;
  wire bram_bank2_reg_1280_1343_7_7_n_0;
  wire bram_bank2_reg_128_191_0_2_i_1_n_0;
  wire bram_bank2_reg_128_191_0_2_n_0;
  wire bram_bank2_reg_128_191_0_2_n_1;
  wire bram_bank2_reg_128_191_0_2_n_2;
  wire bram_bank2_reg_128_191_3_5_n_0;
  wire bram_bank2_reg_128_191_3_5_n_1;
  wire bram_bank2_reg_128_191_3_5_n_2;
  wire bram_bank2_reg_128_191_6_6_n_0;
  wire bram_bank2_reg_128_191_7_7_n_0;
  wire bram_bank2_reg_1344_1407_0_2_i_1_n_0;
  wire bram_bank2_reg_1344_1407_0_2_n_0;
  wire bram_bank2_reg_1344_1407_0_2_n_1;
  wire bram_bank2_reg_1344_1407_0_2_n_2;
  wire bram_bank2_reg_1344_1407_3_5_n_0;
  wire bram_bank2_reg_1344_1407_3_5_n_1;
  wire bram_bank2_reg_1344_1407_3_5_n_2;
  wire bram_bank2_reg_1344_1407_6_6_n_0;
  wire bram_bank2_reg_1344_1407_7_7_n_0;
  wire bram_bank2_reg_1408_1471_0_2_i_1_n_0;
  wire bram_bank2_reg_1408_1471_0_2_n_0;
  wire bram_bank2_reg_1408_1471_0_2_n_1;
  wire bram_bank2_reg_1408_1471_0_2_n_2;
  wire bram_bank2_reg_1408_1471_3_5_n_0;
  wire bram_bank2_reg_1408_1471_3_5_n_1;
  wire bram_bank2_reg_1408_1471_3_5_n_2;
  wire bram_bank2_reg_1408_1471_6_6_n_0;
  wire bram_bank2_reg_1408_1471_7_7_n_0;
  wire bram_bank2_reg_1472_1535_0_2_i_1_n_0;
  wire bram_bank2_reg_1472_1535_0_2_n_0;
  wire bram_bank2_reg_1472_1535_0_2_n_1;
  wire bram_bank2_reg_1472_1535_0_2_n_2;
  wire bram_bank2_reg_1472_1535_3_5_n_0;
  wire bram_bank2_reg_1472_1535_3_5_n_1;
  wire bram_bank2_reg_1472_1535_3_5_n_2;
  wire bram_bank2_reg_1472_1535_6_6_n_0;
  wire bram_bank2_reg_1472_1535_7_7_n_0;
  wire bram_bank2_reg_1536_1599_0_2_i_1_n_0;
  wire bram_bank2_reg_1536_1599_0_2_n_0;
  wire bram_bank2_reg_1536_1599_0_2_n_1;
  wire bram_bank2_reg_1536_1599_0_2_n_2;
  wire bram_bank2_reg_1536_1599_3_5_n_0;
  wire bram_bank2_reg_1536_1599_3_5_n_1;
  wire bram_bank2_reg_1536_1599_3_5_n_2;
  wire bram_bank2_reg_1536_1599_6_6_n_0;
  wire bram_bank2_reg_1536_1599_7_7_n_0;
  wire bram_bank2_reg_1600_1663_0_2_i_1_n_0;
  wire bram_bank2_reg_1600_1663_0_2_n_0;
  wire bram_bank2_reg_1600_1663_0_2_n_1;
  wire bram_bank2_reg_1600_1663_0_2_n_2;
  wire bram_bank2_reg_1600_1663_3_5_n_0;
  wire bram_bank2_reg_1600_1663_3_5_n_1;
  wire bram_bank2_reg_1600_1663_3_5_n_2;
  wire bram_bank2_reg_1600_1663_6_6_n_0;
  wire bram_bank2_reg_1600_1663_7_7_n_0;
  wire bram_bank2_reg_1664_1727_0_2_i_1_n_0;
  wire bram_bank2_reg_1664_1727_0_2_n_0;
  wire bram_bank2_reg_1664_1727_0_2_n_1;
  wire bram_bank2_reg_1664_1727_0_2_n_2;
  wire bram_bank2_reg_1664_1727_3_5_n_0;
  wire bram_bank2_reg_1664_1727_3_5_n_1;
  wire bram_bank2_reg_1664_1727_3_5_n_2;
  wire bram_bank2_reg_1664_1727_6_6_n_0;
  wire bram_bank2_reg_1664_1727_7_7_n_0;
  wire bram_bank2_reg_1728_1791_0_2_i_1_n_0;
  wire bram_bank2_reg_1728_1791_0_2_n_0;
  wire bram_bank2_reg_1728_1791_0_2_n_1;
  wire bram_bank2_reg_1728_1791_0_2_n_2;
  wire bram_bank2_reg_1728_1791_3_5_n_0;
  wire bram_bank2_reg_1728_1791_3_5_n_1;
  wire bram_bank2_reg_1728_1791_3_5_n_2;
  wire bram_bank2_reg_1728_1791_6_6_n_0;
  wire bram_bank2_reg_1728_1791_7_7_n_0;
  wire bram_bank2_reg_1792_1855_0_2_i_1_n_0;
  wire bram_bank2_reg_1792_1855_0_2_n_0;
  wire bram_bank2_reg_1792_1855_0_2_n_1;
  wire bram_bank2_reg_1792_1855_0_2_n_2;
  wire bram_bank2_reg_1792_1855_3_5_n_0;
  wire bram_bank2_reg_1792_1855_3_5_n_1;
  wire bram_bank2_reg_1792_1855_3_5_n_2;
  wire bram_bank2_reg_1792_1855_6_6_n_0;
  wire bram_bank2_reg_1792_1855_7_7_n_0;
  wire bram_bank2_reg_1856_1919_0_2_i_1_n_0;
  wire bram_bank2_reg_1856_1919_0_2_n_0;
  wire bram_bank2_reg_1856_1919_0_2_n_1;
  wire bram_bank2_reg_1856_1919_0_2_n_2;
  wire bram_bank2_reg_1856_1919_3_5_n_0;
  wire bram_bank2_reg_1856_1919_3_5_n_1;
  wire bram_bank2_reg_1856_1919_3_5_n_2;
  wire bram_bank2_reg_1856_1919_6_6_n_0;
  wire bram_bank2_reg_1856_1919_7_7_n_0;
  wire bram_bank2_reg_1920_1983_0_2_i_1_n_0;
  wire bram_bank2_reg_1920_1983_0_2_n_0;
  wire bram_bank2_reg_1920_1983_0_2_n_1;
  wire bram_bank2_reg_1920_1983_0_2_n_2;
  wire bram_bank2_reg_1920_1983_3_5_n_0;
  wire bram_bank2_reg_1920_1983_3_5_n_1;
  wire bram_bank2_reg_1920_1983_3_5_n_2;
  wire bram_bank2_reg_1920_1983_6_6_n_0;
  wire bram_bank2_reg_1920_1983_7_7_n_0;
  wire bram_bank2_reg_192_255_0_2_i_1_n_0;
  wire bram_bank2_reg_192_255_0_2_n_0;
  wire bram_bank2_reg_192_255_0_2_n_1;
  wire bram_bank2_reg_192_255_0_2_n_2;
  wire bram_bank2_reg_192_255_3_5_n_0;
  wire bram_bank2_reg_192_255_3_5_n_1;
  wire bram_bank2_reg_192_255_3_5_n_2;
  wire bram_bank2_reg_192_255_6_6_n_0;
  wire bram_bank2_reg_192_255_7_7_n_0;
  wire bram_bank2_reg_1984_2047_0_2_i_1_n_0;
  wire bram_bank2_reg_1984_2047_0_2_n_0;
  wire bram_bank2_reg_1984_2047_0_2_n_1;
  wire bram_bank2_reg_1984_2047_0_2_n_2;
  wire bram_bank2_reg_1984_2047_3_5_n_0;
  wire bram_bank2_reg_1984_2047_3_5_n_1;
  wire bram_bank2_reg_1984_2047_3_5_n_2;
  wire bram_bank2_reg_1984_2047_6_6_n_0;
  wire bram_bank2_reg_1984_2047_7_7_n_0;
  wire bram_bank2_reg_2048_2111_0_2_i_1_n_0;
  wire bram_bank2_reg_2048_2111_0_2_n_0;
  wire bram_bank2_reg_2048_2111_0_2_n_1;
  wire bram_bank2_reg_2048_2111_0_2_n_2;
  wire bram_bank2_reg_2048_2111_3_5_n_0;
  wire bram_bank2_reg_2048_2111_3_5_n_1;
  wire bram_bank2_reg_2048_2111_3_5_n_2;
  wire bram_bank2_reg_2048_2111_6_6_n_0;
  wire bram_bank2_reg_2048_2111_7_7_n_0;
  wire bram_bank2_reg_2112_2175_0_2_i_1_n_0;
  wire bram_bank2_reg_2112_2175_0_2_n_0;
  wire bram_bank2_reg_2112_2175_0_2_n_1;
  wire bram_bank2_reg_2112_2175_0_2_n_2;
  wire bram_bank2_reg_2112_2175_3_5_n_0;
  wire bram_bank2_reg_2112_2175_3_5_n_1;
  wire bram_bank2_reg_2112_2175_3_5_n_2;
  wire bram_bank2_reg_2112_2175_6_6_n_0;
  wire bram_bank2_reg_2112_2175_7_7_n_0;
  wire bram_bank2_reg_2176_2239_0_2_i_1_n_0;
  wire bram_bank2_reg_2176_2239_0_2_n_0;
  wire bram_bank2_reg_2176_2239_0_2_n_1;
  wire bram_bank2_reg_2176_2239_0_2_n_2;
  wire bram_bank2_reg_2176_2239_3_5_n_0;
  wire bram_bank2_reg_2176_2239_3_5_n_1;
  wire bram_bank2_reg_2176_2239_3_5_n_2;
  wire bram_bank2_reg_2176_2239_6_6_n_0;
  wire bram_bank2_reg_2176_2239_7_7_n_0;
  wire bram_bank2_reg_2240_2303_0_2_i_1_n_0;
  wire bram_bank2_reg_2240_2303_0_2_i_2_n_0;
  wire bram_bank2_reg_2240_2303_0_2_n_0;
  wire bram_bank2_reg_2240_2303_0_2_n_1;
  wire bram_bank2_reg_2240_2303_0_2_n_2;
  wire bram_bank2_reg_2240_2303_3_5_n_0;
  wire bram_bank2_reg_2240_2303_3_5_n_1;
  wire bram_bank2_reg_2240_2303_3_5_n_2;
  wire bram_bank2_reg_2240_2303_6_6_n_0;
  wire bram_bank2_reg_2240_2303_7_7_n_0;
  wire bram_bank2_reg_2304_2367_0_2_i_1_n_0;
  wire bram_bank2_reg_2304_2367_0_2_n_0;
  wire bram_bank2_reg_2304_2367_0_2_n_1;
  wire bram_bank2_reg_2304_2367_0_2_n_2;
  wire bram_bank2_reg_2304_2367_3_5_n_0;
  wire bram_bank2_reg_2304_2367_3_5_n_1;
  wire bram_bank2_reg_2304_2367_3_5_n_2;
  wire bram_bank2_reg_2304_2367_6_6_n_0;
  wire bram_bank2_reg_2304_2367_7_7_n_0;
  wire bram_bank2_reg_2368_2431_0_2_i_1_n_0;
  wire bram_bank2_reg_2368_2431_0_2_n_0;
  wire bram_bank2_reg_2368_2431_0_2_n_1;
  wire bram_bank2_reg_2368_2431_0_2_n_2;
  wire bram_bank2_reg_2368_2431_3_5_n_0;
  wire bram_bank2_reg_2368_2431_3_5_n_1;
  wire bram_bank2_reg_2368_2431_3_5_n_2;
  wire bram_bank2_reg_2368_2431_6_6_n_0;
  wire bram_bank2_reg_2368_2431_7_7_n_0;
  wire bram_bank2_reg_2432_2495_0_2_i_1_n_0;
  wire bram_bank2_reg_2432_2495_0_2_n_0;
  wire bram_bank2_reg_2432_2495_0_2_n_1;
  wire bram_bank2_reg_2432_2495_0_2_n_2;
  wire bram_bank2_reg_2432_2495_3_5_n_0;
  wire bram_bank2_reg_2432_2495_3_5_n_1;
  wire bram_bank2_reg_2432_2495_3_5_n_2;
  wire bram_bank2_reg_2432_2495_6_6_n_0;
  wire bram_bank2_reg_2432_2495_7_7_n_0;
  wire bram_bank2_reg_2496_2559_0_2_i_1_n_0;
  wire bram_bank2_reg_2496_2559_0_2_n_0;
  wire bram_bank2_reg_2496_2559_0_2_n_1;
  wire bram_bank2_reg_2496_2559_0_2_n_2;
  wire bram_bank2_reg_2496_2559_3_5_n_0;
  wire bram_bank2_reg_2496_2559_3_5_n_1;
  wire bram_bank2_reg_2496_2559_3_5_n_2;
  wire bram_bank2_reg_2496_2559_6_6_n_0;
  wire bram_bank2_reg_2496_2559_7_7_n_0;
  wire bram_bank2_reg_2560_2623_0_2_i_1_n_0;
  wire bram_bank2_reg_2560_2623_0_2_n_0;
  wire bram_bank2_reg_2560_2623_0_2_n_1;
  wire bram_bank2_reg_2560_2623_0_2_n_2;
  wire bram_bank2_reg_2560_2623_3_5_n_0;
  wire bram_bank2_reg_2560_2623_3_5_n_1;
  wire bram_bank2_reg_2560_2623_3_5_n_2;
  wire bram_bank2_reg_2560_2623_6_6_n_0;
  wire bram_bank2_reg_2560_2623_7_7_n_0;
  wire bram_bank2_reg_256_319_0_2_i_1_n_0;
  wire bram_bank2_reg_256_319_0_2_n_0;
  wire bram_bank2_reg_256_319_0_2_n_1;
  wire bram_bank2_reg_256_319_0_2_n_2;
  wire bram_bank2_reg_256_319_3_5_n_0;
  wire bram_bank2_reg_256_319_3_5_n_1;
  wire bram_bank2_reg_256_319_3_5_n_2;
  wire bram_bank2_reg_256_319_6_6_n_0;
  wire bram_bank2_reg_256_319_7_7_n_0;
  wire bram_bank2_reg_2624_2687_0_2_i_1_n_0;
  wire bram_bank2_reg_2624_2687_0_2_n_0;
  wire bram_bank2_reg_2624_2687_0_2_n_1;
  wire bram_bank2_reg_2624_2687_0_2_n_2;
  wire bram_bank2_reg_2624_2687_3_5_n_0;
  wire bram_bank2_reg_2624_2687_3_5_n_1;
  wire bram_bank2_reg_2624_2687_3_5_n_2;
  wire bram_bank2_reg_2624_2687_6_6_n_0;
  wire bram_bank2_reg_2624_2687_7_7_n_0;
  wire bram_bank2_reg_2688_2751_0_2_i_1_n_0;
  wire bram_bank2_reg_2688_2751_0_2_n_0;
  wire bram_bank2_reg_2688_2751_0_2_n_1;
  wire bram_bank2_reg_2688_2751_0_2_n_2;
  wire bram_bank2_reg_2688_2751_3_5_n_0;
  wire bram_bank2_reg_2688_2751_3_5_n_1;
  wire bram_bank2_reg_2688_2751_3_5_n_2;
  wire bram_bank2_reg_2688_2751_6_6_n_0;
  wire bram_bank2_reg_2688_2751_7_7_n_0;
  wire bram_bank2_reg_2752_2815_0_2_i_1_n_0;
  wire bram_bank2_reg_2752_2815_0_2_n_0;
  wire bram_bank2_reg_2752_2815_0_2_n_1;
  wire bram_bank2_reg_2752_2815_0_2_n_2;
  wire bram_bank2_reg_2752_2815_3_5_n_0;
  wire bram_bank2_reg_2752_2815_3_5_n_1;
  wire bram_bank2_reg_2752_2815_3_5_n_2;
  wire bram_bank2_reg_2752_2815_6_6_n_0;
  wire bram_bank2_reg_2752_2815_7_7_n_0;
  wire bram_bank2_reg_2816_2879_0_2_i_1_n_0;
  wire bram_bank2_reg_2816_2879_0_2_n_0;
  wire bram_bank2_reg_2816_2879_0_2_n_1;
  wire bram_bank2_reg_2816_2879_0_2_n_2;
  wire bram_bank2_reg_2816_2879_3_5_n_0;
  wire bram_bank2_reg_2816_2879_3_5_n_1;
  wire bram_bank2_reg_2816_2879_3_5_n_2;
  wire bram_bank2_reg_2816_2879_6_6_n_0;
  wire bram_bank2_reg_2816_2879_7_7_n_0;
  wire bram_bank2_reg_2880_2943_0_2_i_1_n_0;
  wire bram_bank2_reg_2880_2943_0_2_n_0;
  wire bram_bank2_reg_2880_2943_0_2_n_1;
  wire bram_bank2_reg_2880_2943_0_2_n_2;
  wire bram_bank2_reg_2880_2943_3_5_n_0;
  wire bram_bank2_reg_2880_2943_3_5_n_1;
  wire bram_bank2_reg_2880_2943_3_5_n_2;
  wire bram_bank2_reg_2880_2943_6_6_n_0;
  wire bram_bank2_reg_2880_2943_7_7_n_0;
  wire bram_bank2_reg_2944_3007_0_2_i_1_n_0;
  wire bram_bank2_reg_2944_3007_0_2_n_0;
  wire bram_bank2_reg_2944_3007_0_2_n_1;
  wire bram_bank2_reg_2944_3007_0_2_n_2;
  wire bram_bank2_reg_2944_3007_3_5_n_0;
  wire bram_bank2_reg_2944_3007_3_5_n_1;
  wire bram_bank2_reg_2944_3007_3_5_n_2;
  wire bram_bank2_reg_2944_3007_6_6_n_0;
  wire bram_bank2_reg_2944_3007_7_7_n_0;
  wire bram_bank2_reg_3008_3071_0_2_i_1_n_0;
  wire bram_bank2_reg_3008_3071_0_2_n_0;
  wire bram_bank2_reg_3008_3071_0_2_n_1;
  wire bram_bank2_reg_3008_3071_0_2_n_2;
  wire bram_bank2_reg_3008_3071_3_5_n_0;
  wire bram_bank2_reg_3008_3071_3_5_n_1;
  wire bram_bank2_reg_3008_3071_3_5_n_2;
  wire bram_bank2_reg_3008_3071_6_6_n_0;
  wire bram_bank2_reg_3008_3071_7_7_n_0;
  wire bram_bank2_reg_3072_3135_0_2_i_1_n_0;
  wire bram_bank2_reg_3072_3135_0_2_n_0;
  wire bram_bank2_reg_3072_3135_0_2_n_1;
  wire bram_bank2_reg_3072_3135_0_2_n_2;
  wire bram_bank2_reg_3072_3135_3_5_n_0;
  wire bram_bank2_reg_3072_3135_3_5_n_1;
  wire bram_bank2_reg_3072_3135_3_5_n_2;
  wire bram_bank2_reg_3072_3135_6_6_n_0;
  wire bram_bank2_reg_3072_3135_7_7_n_0;
  wire bram_bank2_reg_3136_3199_0_2_i_1_n_0;
  wire bram_bank2_reg_3136_3199_0_2_n_0;
  wire bram_bank2_reg_3136_3199_0_2_n_1;
  wire bram_bank2_reg_3136_3199_0_2_n_2;
  wire bram_bank2_reg_3136_3199_3_5_n_0;
  wire bram_bank2_reg_3136_3199_3_5_n_1;
  wire bram_bank2_reg_3136_3199_3_5_n_2;
  wire bram_bank2_reg_3136_3199_6_6_n_0;
  wire bram_bank2_reg_3136_3199_7_7_n_0;
  wire bram_bank2_reg_3200_3263_0_2_i_1_n_0;
  wire bram_bank2_reg_3200_3263_0_2_n_0;
  wire bram_bank2_reg_3200_3263_0_2_n_1;
  wire bram_bank2_reg_3200_3263_0_2_n_2;
  wire bram_bank2_reg_3200_3263_3_5_n_0;
  wire bram_bank2_reg_3200_3263_3_5_n_1;
  wire bram_bank2_reg_3200_3263_3_5_n_2;
  wire bram_bank2_reg_3200_3263_6_6_n_0;
  wire bram_bank2_reg_3200_3263_7_7_n_0;
  wire bram_bank2_reg_320_383_0_2_i_1_n_0;
  wire bram_bank2_reg_320_383_0_2_n_0;
  wire bram_bank2_reg_320_383_0_2_n_1;
  wire bram_bank2_reg_320_383_0_2_n_2;
  wire bram_bank2_reg_320_383_3_5_n_0;
  wire bram_bank2_reg_320_383_3_5_n_1;
  wire bram_bank2_reg_320_383_3_5_n_2;
  wire bram_bank2_reg_320_383_6_6_n_0;
  wire bram_bank2_reg_320_383_7_7_n_0;
  wire bram_bank2_reg_3264_3327_0_2_i_1_n_0;
  wire bram_bank2_reg_3264_3327_0_2_n_0;
  wire bram_bank2_reg_3264_3327_0_2_n_1;
  wire bram_bank2_reg_3264_3327_0_2_n_2;
  wire bram_bank2_reg_3264_3327_3_5_n_0;
  wire bram_bank2_reg_3264_3327_3_5_n_1;
  wire bram_bank2_reg_3264_3327_3_5_n_2;
  wire bram_bank2_reg_3264_3327_6_6_n_0;
  wire bram_bank2_reg_3264_3327_7_7_n_0;
  wire bram_bank2_reg_3328_3391_0_2_i_1_n_0;
  wire bram_bank2_reg_3328_3391_0_2_n_0;
  wire bram_bank2_reg_3328_3391_0_2_n_1;
  wire bram_bank2_reg_3328_3391_0_2_n_2;
  wire bram_bank2_reg_3328_3391_3_5_n_0;
  wire bram_bank2_reg_3328_3391_3_5_n_1;
  wire bram_bank2_reg_3328_3391_3_5_n_2;
  wire bram_bank2_reg_3328_3391_6_6_n_0;
  wire bram_bank2_reg_3328_3391_7_7_n_0;
  wire bram_bank2_reg_3392_3455_0_2_i_1_n_0;
  wire bram_bank2_reg_3392_3455_0_2_n_0;
  wire bram_bank2_reg_3392_3455_0_2_n_1;
  wire bram_bank2_reg_3392_3455_0_2_n_2;
  wire bram_bank2_reg_3392_3455_3_5_n_0;
  wire bram_bank2_reg_3392_3455_3_5_n_1;
  wire bram_bank2_reg_3392_3455_3_5_n_2;
  wire bram_bank2_reg_3392_3455_6_6_n_0;
  wire bram_bank2_reg_3392_3455_7_7_n_0;
  wire bram_bank2_reg_3456_3519_0_2_i_1_n_0;
  wire bram_bank2_reg_3456_3519_0_2_n_0;
  wire bram_bank2_reg_3456_3519_0_2_n_1;
  wire bram_bank2_reg_3456_3519_0_2_n_2;
  wire bram_bank2_reg_3456_3519_3_5_n_0;
  wire bram_bank2_reg_3456_3519_3_5_n_1;
  wire bram_bank2_reg_3456_3519_3_5_n_2;
  wire bram_bank2_reg_3456_3519_6_6_n_0;
  wire bram_bank2_reg_3456_3519_7_7_n_0;
  wire bram_bank2_reg_3520_3583_0_2_i_1_n_0;
  wire bram_bank2_reg_3520_3583_0_2_n_0;
  wire bram_bank2_reg_3520_3583_0_2_n_1;
  wire bram_bank2_reg_3520_3583_0_2_n_2;
  wire bram_bank2_reg_3520_3583_3_5_n_0;
  wire bram_bank2_reg_3520_3583_3_5_n_1;
  wire bram_bank2_reg_3520_3583_3_5_n_2;
  wire bram_bank2_reg_3520_3583_6_6_n_0;
  wire bram_bank2_reg_3520_3583_7_7_n_0;
  wire bram_bank2_reg_3584_3647_0_2_i_1_n_0;
  wire bram_bank2_reg_3584_3647_0_2_n_0;
  wire bram_bank2_reg_3584_3647_0_2_n_1;
  wire bram_bank2_reg_3584_3647_0_2_n_2;
  wire bram_bank2_reg_3584_3647_3_5_n_0;
  wire bram_bank2_reg_3584_3647_3_5_n_1;
  wire bram_bank2_reg_3584_3647_3_5_n_2;
  wire bram_bank2_reg_3584_3647_6_6_n_0;
  wire bram_bank2_reg_3584_3647_7_7_n_0;
  wire bram_bank2_reg_3648_3711_0_2_i_1_n_0;
  wire bram_bank2_reg_3648_3711_0_2_n_0;
  wire bram_bank2_reg_3648_3711_0_2_n_1;
  wire bram_bank2_reg_3648_3711_0_2_n_2;
  wire bram_bank2_reg_3648_3711_3_5_n_0;
  wire bram_bank2_reg_3648_3711_3_5_n_1;
  wire bram_bank2_reg_3648_3711_3_5_n_2;
  wire bram_bank2_reg_3648_3711_6_6_n_0;
  wire bram_bank2_reg_3648_3711_7_7_n_0;
  wire bram_bank2_reg_3712_3775_0_2_i_1_n_0;
  wire bram_bank2_reg_3712_3775_0_2_n_0;
  wire bram_bank2_reg_3712_3775_0_2_n_1;
  wire bram_bank2_reg_3712_3775_0_2_n_2;
  wire bram_bank2_reg_3712_3775_3_5_n_0;
  wire bram_bank2_reg_3712_3775_3_5_n_1;
  wire bram_bank2_reg_3712_3775_3_5_n_2;
  wire bram_bank2_reg_3712_3775_6_6_n_0;
  wire bram_bank2_reg_3712_3775_7_7_n_0;
  wire bram_bank2_reg_3776_3839_0_2_i_1_n_0;
  wire bram_bank2_reg_3776_3839_0_2_n_0;
  wire bram_bank2_reg_3776_3839_0_2_n_1;
  wire bram_bank2_reg_3776_3839_0_2_n_2;
  wire bram_bank2_reg_3776_3839_3_5_n_0;
  wire bram_bank2_reg_3776_3839_3_5_n_1;
  wire bram_bank2_reg_3776_3839_3_5_n_2;
  wire bram_bank2_reg_3776_3839_6_6_n_0;
  wire bram_bank2_reg_3776_3839_7_7_n_0;
  wire bram_bank2_reg_3840_3903_0_2_i_1_n_0;
  wire bram_bank2_reg_3840_3903_0_2_n_0;
  wire bram_bank2_reg_3840_3903_0_2_n_1;
  wire bram_bank2_reg_3840_3903_0_2_n_2;
  wire bram_bank2_reg_3840_3903_3_5_n_0;
  wire bram_bank2_reg_3840_3903_3_5_n_1;
  wire bram_bank2_reg_3840_3903_3_5_n_2;
  wire bram_bank2_reg_3840_3903_6_6_n_0;
  wire bram_bank2_reg_3840_3903_7_7_n_0;
  wire bram_bank2_reg_384_447_0_2_i_1_n_0;
  wire bram_bank2_reg_384_447_0_2_n_0;
  wire bram_bank2_reg_384_447_0_2_n_1;
  wire bram_bank2_reg_384_447_0_2_n_2;
  wire bram_bank2_reg_384_447_3_5_n_0;
  wire bram_bank2_reg_384_447_3_5_n_1;
  wire bram_bank2_reg_384_447_3_5_n_2;
  wire bram_bank2_reg_384_447_6_6_n_0;
  wire bram_bank2_reg_384_447_7_7_n_0;
  wire bram_bank2_reg_3904_3967_0_2_i_1_n_0;
  wire bram_bank2_reg_3904_3967_0_2_n_0;
  wire bram_bank2_reg_3904_3967_0_2_n_1;
  wire bram_bank2_reg_3904_3967_0_2_n_2;
  wire bram_bank2_reg_3904_3967_3_5_n_0;
  wire bram_bank2_reg_3904_3967_3_5_n_1;
  wire bram_bank2_reg_3904_3967_3_5_n_2;
  wire bram_bank2_reg_3904_3967_6_6_n_0;
  wire bram_bank2_reg_3904_3967_7_7_n_0;
  wire bram_bank2_reg_3968_4031_0_2_i_1_n_0;
  wire bram_bank2_reg_3968_4031_0_2_n_0;
  wire bram_bank2_reg_3968_4031_0_2_n_1;
  wire bram_bank2_reg_3968_4031_0_2_n_2;
  wire bram_bank2_reg_3968_4031_3_5_n_0;
  wire bram_bank2_reg_3968_4031_3_5_n_1;
  wire bram_bank2_reg_3968_4031_3_5_n_2;
  wire bram_bank2_reg_3968_4031_6_6_n_0;
  wire bram_bank2_reg_3968_4031_7_7_n_0;
  wire bram_bank2_reg_4032_4095_0_2_i_1_n_0;
  wire bram_bank2_reg_4032_4095_0_2_n_0;
  wire bram_bank2_reg_4032_4095_0_2_n_1;
  wire bram_bank2_reg_4032_4095_0_2_n_2;
  wire bram_bank2_reg_4032_4095_3_5_n_0;
  wire bram_bank2_reg_4032_4095_3_5_n_1;
  wire bram_bank2_reg_4032_4095_3_5_n_2;
  wire bram_bank2_reg_4032_4095_6_6_n_0;
  wire bram_bank2_reg_4032_4095_7_7_n_0;
  wire bram_bank2_reg_448_511_0_2_i_1_n_0;
  wire bram_bank2_reg_448_511_0_2_n_0;
  wire bram_bank2_reg_448_511_0_2_n_1;
  wire bram_bank2_reg_448_511_0_2_n_2;
  wire bram_bank2_reg_448_511_3_5_n_0;
  wire bram_bank2_reg_448_511_3_5_n_1;
  wire bram_bank2_reg_448_511_3_5_n_2;
  wire bram_bank2_reg_448_511_6_6_n_0;
  wire bram_bank2_reg_448_511_7_7_n_0;
  wire bram_bank2_reg_512_575_0_2_i_1_n_0;
  wire bram_bank2_reg_512_575_0_2_n_0;
  wire bram_bank2_reg_512_575_0_2_n_1;
  wire bram_bank2_reg_512_575_0_2_n_2;
  wire bram_bank2_reg_512_575_3_5_n_0;
  wire bram_bank2_reg_512_575_3_5_n_1;
  wire bram_bank2_reg_512_575_3_5_n_2;
  wire bram_bank2_reg_512_575_6_6_n_0;
  wire bram_bank2_reg_512_575_7_7_n_0;
  wire bram_bank2_reg_576_639_0_2_i_1_n_0;
  wire bram_bank2_reg_576_639_0_2_n_0;
  wire bram_bank2_reg_576_639_0_2_n_1;
  wire bram_bank2_reg_576_639_0_2_n_2;
  wire bram_bank2_reg_576_639_3_5_n_0;
  wire bram_bank2_reg_576_639_3_5_n_1;
  wire bram_bank2_reg_576_639_3_5_n_2;
  wire bram_bank2_reg_576_639_6_6_n_0;
  wire bram_bank2_reg_576_639_7_7_n_0;
  wire bram_bank2_reg_640_703_0_2_i_1_n_0;
  wire bram_bank2_reg_640_703_0_2_n_0;
  wire bram_bank2_reg_640_703_0_2_n_1;
  wire bram_bank2_reg_640_703_0_2_n_2;
  wire bram_bank2_reg_640_703_3_5_n_0;
  wire bram_bank2_reg_640_703_3_5_n_1;
  wire bram_bank2_reg_640_703_3_5_n_2;
  wire bram_bank2_reg_640_703_6_6_n_0;
  wire bram_bank2_reg_640_703_7_7_n_0;
  wire bram_bank2_reg_64_127_0_2_i_1_n_0;
  wire bram_bank2_reg_64_127_0_2_n_0;
  wire bram_bank2_reg_64_127_0_2_n_1;
  wire bram_bank2_reg_64_127_0_2_n_2;
  wire bram_bank2_reg_64_127_3_5_n_0;
  wire bram_bank2_reg_64_127_3_5_n_1;
  wire bram_bank2_reg_64_127_3_5_n_2;
  wire bram_bank2_reg_64_127_6_6_n_0;
  wire bram_bank2_reg_64_127_7_7_n_0;
  wire bram_bank2_reg_704_767_0_2_i_1_n_0;
  wire bram_bank2_reg_704_767_0_2_n_0;
  wire bram_bank2_reg_704_767_0_2_n_1;
  wire bram_bank2_reg_704_767_0_2_n_2;
  wire bram_bank2_reg_704_767_3_5_n_0;
  wire bram_bank2_reg_704_767_3_5_n_1;
  wire bram_bank2_reg_704_767_3_5_n_2;
  wire bram_bank2_reg_704_767_6_6_n_0;
  wire bram_bank2_reg_704_767_7_7_n_0;
  wire bram_bank2_reg_768_831_0_2_i_1_n_0;
  wire bram_bank2_reg_768_831_0_2_n_0;
  wire bram_bank2_reg_768_831_0_2_n_1;
  wire bram_bank2_reg_768_831_0_2_n_2;
  wire bram_bank2_reg_768_831_3_5_n_0;
  wire bram_bank2_reg_768_831_3_5_n_1;
  wire bram_bank2_reg_768_831_3_5_n_2;
  wire bram_bank2_reg_768_831_6_6_n_0;
  wire bram_bank2_reg_768_831_7_7_n_0;
  wire bram_bank2_reg_832_895_0_2_i_1_n_0;
  wire bram_bank2_reg_832_895_0_2_n_0;
  wire bram_bank2_reg_832_895_0_2_n_1;
  wire bram_bank2_reg_832_895_0_2_n_2;
  wire bram_bank2_reg_832_895_3_5_n_0;
  wire bram_bank2_reg_832_895_3_5_n_1;
  wire bram_bank2_reg_832_895_3_5_n_2;
  wire bram_bank2_reg_832_895_6_6_n_0;
  wire bram_bank2_reg_832_895_7_7_n_0;
  wire bram_bank2_reg_896_959_0_2_i_1_n_0;
  wire bram_bank2_reg_896_959_0_2_n_0;
  wire bram_bank2_reg_896_959_0_2_n_1;
  wire bram_bank2_reg_896_959_0_2_n_2;
  wire bram_bank2_reg_896_959_3_5_n_0;
  wire bram_bank2_reg_896_959_3_5_n_1;
  wire bram_bank2_reg_896_959_3_5_n_2;
  wire bram_bank2_reg_896_959_6_6_n_0;
  wire bram_bank2_reg_896_959_7_7_n_0;
  wire bram_bank2_reg_960_1023_0_2_i_1_n_0;
  wire bram_bank2_reg_960_1023_0_2_n_0;
  wire bram_bank2_reg_960_1023_0_2_n_1;
  wire bram_bank2_reg_960_1023_0_2_n_2;
  wire bram_bank2_reg_960_1023_3_5_n_0;
  wire bram_bank2_reg_960_1023_3_5_n_1;
  wire bram_bank2_reg_960_1023_3_5_n_2;
  wire bram_bank2_reg_960_1023_6_6_n_0;
  wire bram_bank2_reg_960_1023_7_7_n_0;
  wire bram_bank30_out;
  wire bram_bank3_reg_0_63_0_2_i_1_n_0;
  wire bram_bank3_reg_0_63_0_2_n_0;
  wire bram_bank3_reg_0_63_0_2_n_1;
  wire bram_bank3_reg_0_63_0_2_n_2;
  wire bram_bank3_reg_0_63_3_5_n_0;
  wire bram_bank3_reg_0_63_3_5_n_1;
  wire bram_bank3_reg_0_63_3_5_n_2;
  wire bram_bank3_reg_0_63_6_6_n_0;
  wire bram_bank3_reg_0_63_7_7_n_0;
  wire bram_bank3_reg_1024_1087_0_2_i_1_n_0;
  wire bram_bank3_reg_1024_1087_0_2_n_0;
  wire bram_bank3_reg_1024_1087_0_2_n_1;
  wire bram_bank3_reg_1024_1087_0_2_n_2;
  wire bram_bank3_reg_1024_1087_3_5_n_0;
  wire bram_bank3_reg_1024_1087_3_5_n_1;
  wire bram_bank3_reg_1024_1087_3_5_n_2;
  wire bram_bank3_reg_1024_1087_6_6_n_0;
  wire bram_bank3_reg_1024_1087_7_7_n_0;
  wire bram_bank3_reg_1088_1151_0_2_i_1_n_0;
  wire bram_bank3_reg_1088_1151_0_2_n_0;
  wire bram_bank3_reg_1088_1151_0_2_n_1;
  wire bram_bank3_reg_1088_1151_0_2_n_2;
  wire bram_bank3_reg_1088_1151_3_5_n_0;
  wire bram_bank3_reg_1088_1151_3_5_n_1;
  wire bram_bank3_reg_1088_1151_3_5_n_2;
  wire bram_bank3_reg_1088_1151_6_6_n_0;
  wire bram_bank3_reg_1088_1151_7_7_n_0;
  wire bram_bank3_reg_1152_1215_0_2_i_1_n_0;
  wire bram_bank3_reg_1152_1215_0_2_n_0;
  wire bram_bank3_reg_1152_1215_0_2_n_1;
  wire bram_bank3_reg_1152_1215_0_2_n_2;
  wire bram_bank3_reg_1152_1215_3_5_n_0;
  wire bram_bank3_reg_1152_1215_3_5_n_1;
  wire bram_bank3_reg_1152_1215_3_5_n_2;
  wire bram_bank3_reg_1152_1215_6_6_n_0;
  wire bram_bank3_reg_1152_1215_7_7_n_0;
  wire bram_bank3_reg_1216_1279_0_2_i_1_n_0;
  wire bram_bank3_reg_1216_1279_0_2_n_0;
  wire bram_bank3_reg_1216_1279_0_2_n_1;
  wire bram_bank3_reg_1216_1279_0_2_n_2;
  wire bram_bank3_reg_1216_1279_3_5_n_0;
  wire bram_bank3_reg_1216_1279_3_5_n_1;
  wire bram_bank3_reg_1216_1279_3_5_n_2;
  wire bram_bank3_reg_1216_1279_6_6_n_0;
  wire bram_bank3_reg_1216_1279_7_7_n_0;
  wire bram_bank3_reg_1280_1343_0_2_i_1_n_0;
  wire bram_bank3_reg_1280_1343_0_2_n_0;
  wire bram_bank3_reg_1280_1343_0_2_n_1;
  wire bram_bank3_reg_1280_1343_0_2_n_2;
  wire bram_bank3_reg_1280_1343_3_5_n_0;
  wire bram_bank3_reg_1280_1343_3_5_n_1;
  wire bram_bank3_reg_1280_1343_3_5_n_2;
  wire bram_bank3_reg_1280_1343_6_6_n_0;
  wire bram_bank3_reg_1280_1343_7_7_n_0;
  wire bram_bank3_reg_128_191_0_2_i_1_n_0;
  wire bram_bank3_reg_128_191_0_2_n_0;
  wire bram_bank3_reg_128_191_0_2_n_1;
  wire bram_bank3_reg_128_191_0_2_n_2;
  wire bram_bank3_reg_128_191_3_5_n_0;
  wire bram_bank3_reg_128_191_3_5_n_1;
  wire bram_bank3_reg_128_191_3_5_n_2;
  wire bram_bank3_reg_128_191_6_6_n_0;
  wire bram_bank3_reg_128_191_7_7_n_0;
  wire bram_bank3_reg_1344_1407_0_2_i_1_n_0;
  wire bram_bank3_reg_1344_1407_0_2_n_0;
  wire bram_bank3_reg_1344_1407_0_2_n_1;
  wire bram_bank3_reg_1344_1407_0_2_n_2;
  wire bram_bank3_reg_1344_1407_3_5_n_0;
  wire bram_bank3_reg_1344_1407_3_5_n_1;
  wire bram_bank3_reg_1344_1407_3_5_n_2;
  wire bram_bank3_reg_1344_1407_6_6_n_0;
  wire bram_bank3_reg_1344_1407_7_7_n_0;
  wire bram_bank3_reg_1408_1471_0_2_i_1_n_0;
  wire bram_bank3_reg_1408_1471_0_2_n_0;
  wire bram_bank3_reg_1408_1471_0_2_n_1;
  wire bram_bank3_reg_1408_1471_0_2_n_2;
  wire bram_bank3_reg_1408_1471_3_5_n_0;
  wire bram_bank3_reg_1408_1471_3_5_n_1;
  wire bram_bank3_reg_1408_1471_3_5_n_2;
  wire bram_bank3_reg_1408_1471_6_6_n_0;
  wire bram_bank3_reg_1408_1471_7_7_n_0;
  wire bram_bank3_reg_1472_1535_0_2_i_1_n_0;
  wire bram_bank3_reg_1472_1535_0_2_n_0;
  wire bram_bank3_reg_1472_1535_0_2_n_1;
  wire bram_bank3_reg_1472_1535_0_2_n_2;
  wire bram_bank3_reg_1472_1535_3_5_n_0;
  wire bram_bank3_reg_1472_1535_3_5_n_1;
  wire bram_bank3_reg_1472_1535_3_5_n_2;
  wire bram_bank3_reg_1472_1535_6_6_n_0;
  wire bram_bank3_reg_1472_1535_7_7_n_0;
  wire bram_bank3_reg_1536_1599_0_2_i_1_n_0;
  wire bram_bank3_reg_1536_1599_0_2_n_0;
  wire bram_bank3_reg_1536_1599_0_2_n_1;
  wire bram_bank3_reg_1536_1599_0_2_n_2;
  wire bram_bank3_reg_1536_1599_3_5_n_0;
  wire bram_bank3_reg_1536_1599_3_5_n_1;
  wire bram_bank3_reg_1536_1599_3_5_n_2;
  wire bram_bank3_reg_1536_1599_6_6_n_0;
  wire bram_bank3_reg_1536_1599_7_7_n_0;
  wire bram_bank3_reg_1600_1663_0_2_i_1_n_0;
  wire bram_bank3_reg_1600_1663_0_2_n_0;
  wire bram_bank3_reg_1600_1663_0_2_n_1;
  wire bram_bank3_reg_1600_1663_0_2_n_2;
  wire bram_bank3_reg_1600_1663_3_5_n_0;
  wire bram_bank3_reg_1600_1663_3_5_n_1;
  wire bram_bank3_reg_1600_1663_3_5_n_2;
  wire bram_bank3_reg_1600_1663_6_6_n_0;
  wire bram_bank3_reg_1600_1663_7_7_n_0;
  wire bram_bank3_reg_1664_1727_0_2_i_1_n_0;
  wire bram_bank3_reg_1664_1727_0_2_n_0;
  wire bram_bank3_reg_1664_1727_0_2_n_1;
  wire bram_bank3_reg_1664_1727_0_2_n_2;
  wire bram_bank3_reg_1664_1727_3_5_n_0;
  wire bram_bank3_reg_1664_1727_3_5_n_1;
  wire bram_bank3_reg_1664_1727_3_5_n_2;
  wire bram_bank3_reg_1664_1727_6_6_n_0;
  wire bram_bank3_reg_1664_1727_7_7_n_0;
  wire bram_bank3_reg_1728_1791_0_2_i_1_n_0;
  wire bram_bank3_reg_1728_1791_0_2_n_0;
  wire bram_bank3_reg_1728_1791_0_2_n_1;
  wire bram_bank3_reg_1728_1791_0_2_n_2;
  wire bram_bank3_reg_1728_1791_3_5_n_0;
  wire bram_bank3_reg_1728_1791_3_5_n_1;
  wire bram_bank3_reg_1728_1791_3_5_n_2;
  wire bram_bank3_reg_1728_1791_6_6_n_0;
  wire bram_bank3_reg_1728_1791_7_7_n_0;
  wire bram_bank3_reg_1792_1855_0_2_i_1_n_0;
  wire bram_bank3_reg_1792_1855_0_2_n_0;
  wire bram_bank3_reg_1792_1855_0_2_n_1;
  wire bram_bank3_reg_1792_1855_0_2_n_2;
  wire bram_bank3_reg_1792_1855_3_5_n_0;
  wire bram_bank3_reg_1792_1855_3_5_n_1;
  wire bram_bank3_reg_1792_1855_3_5_n_2;
  wire bram_bank3_reg_1792_1855_6_6_n_0;
  wire bram_bank3_reg_1792_1855_7_7_n_0;
  wire bram_bank3_reg_1856_1919_0_2_i_1_n_0;
  wire bram_bank3_reg_1856_1919_0_2_n_0;
  wire bram_bank3_reg_1856_1919_0_2_n_1;
  wire bram_bank3_reg_1856_1919_0_2_n_2;
  wire bram_bank3_reg_1856_1919_3_5_n_0;
  wire bram_bank3_reg_1856_1919_3_5_n_1;
  wire bram_bank3_reg_1856_1919_3_5_n_2;
  wire bram_bank3_reg_1856_1919_6_6_n_0;
  wire bram_bank3_reg_1856_1919_7_7_n_0;
  wire bram_bank3_reg_1920_1983_0_2_i_1_n_0;
  wire bram_bank3_reg_1920_1983_0_2_n_0;
  wire bram_bank3_reg_1920_1983_0_2_n_1;
  wire bram_bank3_reg_1920_1983_0_2_n_2;
  wire bram_bank3_reg_1920_1983_3_5_n_0;
  wire bram_bank3_reg_1920_1983_3_5_n_1;
  wire bram_bank3_reg_1920_1983_3_5_n_2;
  wire bram_bank3_reg_1920_1983_6_6_n_0;
  wire bram_bank3_reg_1920_1983_7_7_n_0;
  wire bram_bank3_reg_192_255_0_2_i_1_n_0;
  wire bram_bank3_reg_192_255_0_2_n_0;
  wire bram_bank3_reg_192_255_0_2_n_1;
  wire bram_bank3_reg_192_255_0_2_n_2;
  wire bram_bank3_reg_192_255_3_5_n_0;
  wire bram_bank3_reg_192_255_3_5_n_1;
  wire bram_bank3_reg_192_255_3_5_n_2;
  wire bram_bank3_reg_192_255_6_6_n_0;
  wire bram_bank3_reg_192_255_7_7_n_0;
  wire bram_bank3_reg_1984_2047_0_2_i_1_n_0;
  wire bram_bank3_reg_1984_2047_0_2_n_0;
  wire bram_bank3_reg_1984_2047_0_2_n_1;
  wire bram_bank3_reg_1984_2047_0_2_n_2;
  wire bram_bank3_reg_1984_2047_3_5_n_0;
  wire bram_bank3_reg_1984_2047_3_5_n_1;
  wire bram_bank3_reg_1984_2047_3_5_n_2;
  wire bram_bank3_reg_1984_2047_6_6_n_0;
  wire bram_bank3_reg_1984_2047_7_7_n_0;
  wire bram_bank3_reg_2048_2111_0_2_i_1_n_0;
  wire bram_bank3_reg_2048_2111_0_2_n_0;
  wire bram_bank3_reg_2048_2111_0_2_n_1;
  wire bram_bank3_reg_2048_2111_0_2_n_2;
  wire bram_bank3_reg_2048_2111_3_5_n_0;
  wire bram_bank3_reg_2048_2111_3_5_n_1;
  wire bram_bank3_reg_2048_2111_3_5_n_2;
  wire bram_bank3_reg_2048_2111_6_6_n_0;
  wire bram_bank3_reg_2048_2111_7_7_n_0;
  wire bram_bank3_reg_2112_2175_0_2_i_1_n_0;
  wire bram_bank3_reg_2112_2175_0_2_n_0;
  wire bram_bank3_reg_2112_2175_0_2_n_1;
  wire bram_bank3_reg_2112_2175_0_2_n_2;
  wire bram_bank3_reg_2112_2175_3_5_n_0;
  wire bram_bank3_reg_2112_2175_3_5_n_1;
  wire bram_bank3_reg_2112_2175_3_5_n_2;
  wire bram_bank3_reg_2112_2175_6_6_n_0;
  wire bram_bank3_reg_2112_2175_7_7_n_0;
  wire bram_bank3_reg_2176_2239_0_2_i_1_n_0;
  wire bram_bank3_reg_2176_2239_0_2_n_0;
  wire bram_bank3_reg_2176_2239_0_2_n_1;
  wire bram_bank3_reg_2176_2239_0_2_n_2;
  wire bram_bank3_reg_2176_2239_3_5_n_0;
  wire bram_bank3_reg_2176_2239_3_5_n_1;
  wire bram_bank3_reg_2176_2239_3_5_n_2;
  wire bram_bank3_reg_2176_2239_6_6_n_0;
  wire bram_bank3_reg_2176_2239_7_7_n_0;
  wire bram_bank3_reg_2240_2303_0_2_i_1_n_0;
  wire bram_bank3_reg_2240_2303_0_2_i_2_n_0;
  wire bram_bank3_reg_2240_2303_0_2_n_0;
  wire bram_bank3_reg_2240_2303_0_2_n_1;
  wire bram_bank3_reg_2240_2303_0_2_n_2;
  wire bram_bank3_reg_2240_2303_3_5_n_0;
  wire bram_bank3_reg_2240_2303_3_5_n_1;
  wire bram_bank3_reg_2240_2303_3_5_n_2;
  wire bram_bank3_reg_2240_2303_6_6_n_0;
  wire bram_bank3_reg_2240_2303_7_7_n_0;
  wire bram_bank3_reg_2304_2367_0_2_i_1_n_0;
  wire bram_bank3_reg_2304_2367_0_2_n_0;
  wire bram_bank3_reg_2304_2367_0_2_n_1;
  wire bram_bank3_reg_2304_2367_0_2_n_2;
  wire bram_bank3_reg_2304_2367_3_5_n_0;
  wire bram_bank3_reg_2304_2367_3_5_n_1;
  wire bram_bank3_reg_2304_2367_3_5_n_2;
  wire bram_bank3_reg_2304_2367_6_6_n_0;
  wire bram_bank3_reg_2304_2367_7_7_n_0;
  wire bram_bank3_reg_2368_2431_0_2_i_1_n_0;
  wire bram_bank3_reg_2368_2431_0_2_n_0;
  wire bram_bank3_reg_2368_2431_0_2_n_1;
  wire bram_bank3_reg_2368_2431_0_2_n_2;
  wire bram_bank3_reg_2368_2431_3_5_n_0;
  wire bram_bank3_reg_2368_2431_3_5_n_1;
  wire bram_bank3_reg_2368_2431_3_5_n_2;
  wire bram_bank3_reg_2368_2431_6_6_n_0;
  wire bram_bank3_reg_2368_2431_7_7_n_0;
  wire bram_bank3_reg_2432_2495_0_2_i_1_n_0;
  wire bram_bank3_reg_2432_2495_0_2_n_0;
  wire bram_bank3_reg_2432_2495_0_2_n_1;
  wire bram_bank3_reg_2432_2495_0_2_n_2;
  wire bram_bank3_reg_2432_2495_3_5_n_0;
  wire bram_bank3_reg_2432_2495_3_5_n_1;
  wire bram_bank3_reg_2432_2495_3_5_n_2;
  wire bram_bank3_reg_2432_2495_6_6_n_0;
  wire bram_bank3_reg_2432_2495_7_7_n_0;
  wire bram_bank3_reg_2496_2559_0_2_i_1_n_0;
  wire bram_bank3_reg_2496_2559_0_2_n_0;
  wire bram_bank3_reg_2496_2559_0_2_n_1;
  wire bram_bank3_reg_2496_2559_0_2_n_2;
  wire bram_bank3_reg_2496_2559_3_5_n_0;
  wire bram_bank3_reg_2496_2559_3_5_n_1;
  wire bram_bank3_reg_2496_2559_3_5_n_2;
  wire bram_bank3_reg_2496_2559_6_6_n_0;
  wire bram_bank3_reg_2496_2559_7_7_n_0;
  wire bram_bank3_reg_2560_2623_0_2_i_1_n_0;
  wire bram_bank3_reg_2560_2623_0_2_n_0;
  wire bram_bank3_reg_2560_2623_0_2_n_1;
  wire bram_bank3_reg_2560_2623_0_2_n_2;
  wire bram_bank3_reg_2560_2623_3_5_n_0;
  wire bram_bank3_reg_2560_2623_3_5_n_1;
  wire bram_bank3_reg_2560_2623_3_5_n_2;
  wire bram_bank3_reg_2560_2623_6_6_n_0;
  wire bram_bank3_reg_2560_2623_7_7_n_0;
  wire bram_bank3_reg_256_319_0_2_i_1_n_0;
  wire bram_bank3_reg_256_319_0_2_n_0;
  wire bram_bank3_reg_256_319_0_2_n_1;
  wire bram_bank3_reg_256_319_0_2_n_2;
  wire bram_bank3_reg_256_319_3_5_n_0;
  wire bram_bank3_reg_256_319_3_5_n_1;
  wire bram_bank3_reg_256_319_3_5_n_2;
  wire bram_bank3_reg_256_319_6_6_n_0;
  wire bram_bank3_reg_256_319_7_7_n_0;
  wire bram_bank3_reg_2624_2687_0_2_i_1_n_0;
  wire bram_bank3_reg_2624_2687_0_2_n_0;
  wire bram_bank3_reg_2624_2687_0_2_n_1;
  wire bram_bank3_reg_2624_2687_0_2_n_2;
  wire bram_bank3_reg_2624_2687_3_5_n_0;
  wire bram_bank3_reg_2624_2687_3_5_n_1;
  wire bram_bank3_reg_2624_2687_3_5_n_2;
  wire bram_bank3_reg_2624_2687_6_6_n_0;
  wire bram_bank3_reg_2624_2687_7_7_n_0;
  wire bram_bank3_reg_2688_2751_0_2_i_1_n_0;
  wire bram_bank3_reg_2688_2751_0_2_n_0;
  wire bram_bank3_reg_2688_2751_0_2_n_1;
  wire bram_bank3_reg_2688_2751_0_2_n_2;
  wire bram_bank3_reg_2688_2751_3_5_n_0;
  wire bram_bank3_reg_2688_2751_3_5_n_1;
  wire bram_bank3_reg_2688_2751_3_5_n_2;
  wire bram_bank3_reg_2688_2751_6_6_n_0;
  wire bram_bank3_reg_2688_2751_7_7_n_0;
  wire bram_bank3_reg_2752_2815_0_2_i_1_n_0;
  wire bram_bank3_reg_2752_2815_0_2_n_0;
  wire bram_bank3_reg_2752_2815_0_2_n_1;
  wire bram_bank3_reg_2752_2815_0_2_n_2;
  wire bram_bank3_reg_2752_2815_3_5_n_0;
  wire bram_bank3_reg_2752_2815_3_5_n_1;
  wire bram_bank3_reg_2752_2815_3_5_n_2;
  wire bram_bank3_reg_2752_2815_6_6_n_0;
  wire bram_bank3_reg_2752_2815_7_7_n_0;
  wire bram_bank3_reg_2816_2879_0_2_i_1_n_0;
  wire bram_bank3_reg_2816_2879_0_2_n_0;
  wire bram_bank3_reg_2816_2879_0_2_n_1;
  wire bram_bank3_reg_2816_2879_0_2_n_2;
  wire bram_bank3_reg_2816_2879_3_5_n_0;
  wire bram_bank3_reg_2816_2879_3_5_n_1;
  wire bram_bank3_reg_2816_2879_3_5_n_2;
  wire bram_bank3_reg_2816_2879_6_6_n_0;
  wire bram_bank3_reg_2816_2879_7_7_n_0;
  wire bram_bank3_reg_2880_2943_0_2_i_1_n_0;
  wire bram_bank3_reg_2880_2943_0_2_n_0;
  wire bram_bank3_reg_2880_2943_0_2_n_1;
  wire bram_bank3_reg_2880_2943_0_2_n_2;
  wire bram_bank3_reg_2880_2943_3_5_n_0;
  wire bram_bank3_reg_2880_2943_3_5_n_1;
  wire bram_bank3_reg_2880_2943_3_5_n_2;
  wire bram_bank3_reg_2880_2943_6_6_n_0;
  wire bram_bank3_reg_2880_2943_7_7_n_0;
  wire bram_bank3_reg_2944_3007_0_2_i_1_n_0;
  wire bram_bank3_reg_2944_3007_0_2_n_0;
  wire bram_bank3_reg_2944_3007_0_2_n_1;
  wire bram_bank3_reg_2944_3007_0_2_n_2;
  wire bram_bank3_reg_2944_3007_3_5_n_0;
  wire bram_bank3_reg_2944_3007_3_5_n_1;
  wire bram_bank3_reg_2944_3007_3_5_n_2;
  wire bram_bank3_reg_2944_3007_6_6_n_0;
  wire bram_bank3_reg_2944_3007_7_7_n_0;
  wire bram_bank3_reg_3008_3071_0_2_i_1_n_0;
  wire bram_bank3_reg_3008_3071_0_2_n_0;
  wire bram_bank3_reg_3008_3071_0_2_n_1;
  wire bram_bank3_reg_3008_3071_0_2_n_2;
  wire bram_bank3_reg_3008_3071_3_5_n_0;
  wire bram_bank3_reg_3008_3071_3_5_n_1;
  wire bram_bank3_reg_3008_3071_3_5_n_2;
  wire bram_bank3_reg_3008_3071_6_6_n_0;
  wire bram_bank3_reg_3008_3071_7_7_n_0;
  wire bram_bank3_reg_3072_3135_0_2_i_1_n_0;
  wire bram_bank3_reg_3072_3135_0_2_n_0;
  wire bram_bank3_reg_3072_3135_0_2_n_1;
  wire bram_bank3_reg_3072_3135_0_2_n_2;
  wire bram_bank3_reg_3072_3135_3_5_n_0;
  wire bram_bank3_reg_3072_3135_3_5_n_1;
  wire bram_bank3_reg_3072_3135_3_5_n_2;
  wire bram_bank3_reg_3072_3135_6_6_n_0;
  wire bram_bank3_reg_3072_3135_7_7_n_0;
  wire bram_bank3_reg_3136_3199_0_2_i_1_n_0;
  wire bram_bank3_reg_3136_3199_0_2_n_0;
  wire bram_bank3_reg_3136_3199_0_2_n_1;
  wire bram_bank3_reg_3136_3199_0_2_n_2;
  wire bram_bank3_reg_3136_3199_3_5_n_0;
  wire bram_bank3_reg_3136_3199_3_5_n_1;
  wire bram_bank3_reg_3136_3199_3_5_n_2;
  wire bram_bank3_reg_3136_3199_6_6_n_0;
  wire bram_bank3_reg_3136_3199_7_7_n_0;
  wire bram_bank3_reg_3200_3263_0_2_i_1_n_0;
  wire bram_bank3_reg_3200_3263_0_2_n_0;
  wire bram_bank3_reg_3200_3263_0_2_n_1;
  wire bram_bank3_reg_3200_3263_0_2_n_2;
  wire bram_bank3_reg_3200_3263_3_5_n_0;
  wire bram_bank3_reg_3200_3263_3_5_n_1;
  wire bram_bank3_reg_3200_3263_3_5_n_2;
  wire bram_bank3_reg_3200_3263_6_6_n_0;
  wire bram_bank3_reg_3200_3263_7_7_n_0;
  wire bram_bank3_reg_320_383_0_2_i_1_n_0;
  wire bram_bank3_reg_320_383_0_2_n_0;
  wire bram_bank3_reg_320_383_0_2_n_1;
  wire bram_bank3_reg_320_383_0_2_n_2;
  wire bram_bank3_reg_320_383_3_5_n_0;
  wire bram_bank3_reg_320_383_3_5_n_1;
  wire bram_bank3_reg_320_383_3_5_n_2;
  wire bram_bank3_reg_320_383_6_6_n_0;
  wire bram_bank3_reg_320_383_7_7_n_0;
  wire bram_bank3_reg_3264_3327_0_2_i_1_n_0;
  wire bram_bank3_reg_3264_3327_0_2_n_0;
  wire bram_bank3_reg_3264_3327_0_2_n_1;
  wire bram_bank3_reg_3264_3327_0_2_n_2;
  wire bram_bank3_reg_3264_3327_3_5_n_0;
  wire bram_bank3_reg_3264_3327_3_5_n_1;
  wire bram_bank3_reg_3264_3327_3_5_n_2;
  wire bram_bank3_reg_3264_3327_6_6_n_0;
  wire bram_bank3_reg_3264_3327_7_7_n_0;
  wire bram_bank3_reg_3328_3391_0_2_i_1_n_0;
  wire bram_bank3_reg_3328_3391_0_2_n_0;
  wire bram_bank3_reg_3328_3391_0_2_n_1;
  wire bram_bank3_reg_3328_3391_0_2_n_2;
  wire bram_bank3_reg_3328_3391_3_5_n_0;
  wire bram_bank3_reg_3328_3391_3_5_n_1;
  wire bram_bank3_reg_3328_3391_3_5_n_2;
  wire bram_bank3_reg_3328_3391_6_6_n_0;
  wire bram_bank3_reg_3328_3391_7_7_n_0;
  wire bram_bank3_reg_3392_3455_0_2_i_1_n_0;
  wire bram_bank3_reg_3392_3455_0_2_n_0;
  wire bram_bank3_reg_3392_3455_0_2_n_1;
  wire bram_bank3_reg_3392_3455_0_2_n_2;
  wire bram_bank3_reg_3392_3455_3_5_n_0;
  wire bram_bank3_reg_3392_3455_3_5_n_1;
  wire bram_bank3_reg_3392_3455_3_5_n_2;
  wire bram_bank3_reg_3392_3455_6_6_n_0;
  wire bram_bank3_reg_3392_3455_7_7_n_0;
  wire bram_bank3_reg_3456_3519_0_2_i_1_n_0;
  wire bram_bank3_reg_3456_3519_0_2_n_0;
  wire bram_bank3_reg_3456_3519_0_2_n_1;
  wire bram_bank3_reg_3456_3519_0_2_n_2;
  wire bram_bank3_reg_3456_3519_3_5_n_0;
  wire bram_bank3_reg_3456_3519_3_5_n_1;
  wire bram_bank3_reg_3456_3519_3_5_n_2;
  wire bram_bank3_reg_3456_3519_6_6_n_0;
  wire bram_bank3_reg_3456_3519_7_7_n_0;
  wire bram_bank3_reg_3520_3583_0_2_i_1_n_0;
  wire bram_bank3_reg_3520_3583_0_2_n_0;
  wire bram_bank3_reg_3520_3583_0_2_n_1;
  wire bram_bank3_reg_3520_3583_0_2_n_2;
  wire bram_bank3_reg_3520_3583_3_5_n_0;
  wire bram_bank3_reg_3520_3583_3_5_n_1;
  wire bram_bank3_reg_3520_3583_3_5_n_2;
  wire bram_bank3_reg_3520_3583_6_6_n_0;
  wire bram_bank3_reg_3520_3583_7_7_n_0;
  wire bram_bank3_reg_3584_3647_0_2_i_1_n_0;
  wire bram_bank3_reg_3584_3647_0_2_n_0;
  wire bram_bank3_reg_3584_3647_0_2_n_1;
  wire bram_bank3_reg_3584_3647_0_2_n_2;
  wire bram_bank3_reg_3584_3647_3_5_n_0;
  wire bram_bank3_reg_3584_3647_3_5_n_1;
  wire bram_bank3_reg_3584_3647_3_5_n_2;
  wire bram_bank3_reg_3584_3647_6_6_n_0;
  wire bram_bank3_reg_3584_3647_7_7_n_0;
  wire bram_bank3_reg_3648_3711_0_2_i_1_n_0;
  wire bram_bank3_reg_3648_3711_0_2_n_0;
  wire bram_bank3_reg_3648_3711_0_2_n_1;
  wire bram_bank3_reg_3648_3711_0_2_n_2;
  wire bram_bank3_reg_3648_3711_3_5_n_0;
  wire bram_bank3_reg_3648_3711_3_5_n_1;
  wire bram_bank3_reg_3648_3711_3_5_n_2;
  wire bram_bank3_reg_3648_3711_6_6_n_0;
  wire bram_bank3_reg_3648_3711_7_7_n_0;
  wire bram_bank3_reg_3712_3775_0_2_i_1_n_0;
  wire bram_bank3_reg_3712_3775_0_2_n_0;
  wire bram_bank3_reg_3712_3775_0_2_n_1;
  wire bram_bank3_reg_3712_3775_0_2_n_2;
  wire bram_bank3_reg_3712_3775_3_5_n_0;
  wire bram_bank3_reg_3712_3775_3_5_n_1;
  wire bram_bank3_reg_3712_3775_3_5_n_2;
  wire bram_bank3_reg_3712_3775_6_6_n_0;
  wire bram_bank3_reg_3712_3775_7_7_n_0;
  wire bram_bank3_reg_3776_3839_0_2_i_1_n_0;
  wire bram_bank3_reg_3776_3839_0_2_n_0;
  wire bram_bank3_reg_3776_3839_0_2_n_1;
  wire bram_bank3_reg_3776_3839_0_2_n_2;
  wire bram_bank3_reg_3776_3839_3_5_n_0;
  wire bram_bank3_reg_3776_3839_3_5_n_1;
  wire bram_bank3_reg_3776_3839_3_5_n_2;
  wire bram_bank3_reg_3776_3839_6_6_n_0;
  wire bram_bank3_reg_3776_3839_7_7_n_0;
  wire bram_bank3_reg_3840_3903_0_2_i_1_n_0;
  wire bram_bank3_reg_3840_3903_0_2_n_0;
  wire bram_bank3_reg_3840_3903_0_2_n_1;
  wire bram_bank3_reg_3840_3903_0_2_n_2;
  wire bram_bank3_reg_3840_3903_3_5_n_0;
  wire bram_bank3_reg_3840_3903_3_5_n_1;
  wire bram_bank3_reg_3840_3903_3_5_n_2;
  wire bram_bank3_reg_3840_3903_6_6_n_0;
  wire bram_bank3_reg_3840_3903_7_7_n_0;
  wire bram_bank3_reg_384_447_0_2_i_1_n_0;
  wire bram_bank3_reg_384_447_0_2_n_0;
  wire bram_bank3_reg_384_447_0_2_n_1;
  wire bram_bank3_reg_384_447_0_2_n_2;
  wire bram_bank3_reg_384_447_3_5_n_0;
  wire bram_bank3_reg_384_447_3_5_n_1;
  wire bram_bank3_reg_384_447_3_5_n_2;
  wire bram_bank3_reg_384_447_6_6_n_0;
  wire bram_bank3_reg_384_447_7_7_n_0;
  wire bram_bank3_reg_3904_3967_0_2_i_1_n_0;
  wire bram_bank3_reg_3904_3967_0_2_n_0;
  wire bram_bank3_reg_3904_3967_0_2_n_1;
  wire bram_bank3_reg_3904_3967_0_2_n_2;
  wire bram_bank3_reg_3904_3967_3_5_n_0;
  wire bram_bank3_reg_3904_3967_3_5_n_1;
  wire bram_bank3_reg_3904_3967_3_5_n_2;
  wire bram_bank3_reg_3904_3967_6_6_n_0;
  wire bram_bank3_reg_3904_3967_7_7_n_0;
  wire bram_bank3_reg_3968_4031_0_2_i_1_n_0;
  wire bram_bank3_reg_3968_4031_0_2_n_0;
  wire bram_bank3_reg_3968_4031_0_2_n_1;
  wire bram_bank3_reg_3968_4031_0_2_n_2;
  wire bram_bank3_reg_3968_4031_3_5_n_0;
  wire bram_bank3_reg_3968_4031_3_5_n_1;
  wire bram_bank3_reg_3968_4031_3_5_n_2;
  wire bram_bank3_reg_3968_4031_6_6_n_0;
  wire bram_bank3_reg_3968_4031_7_7_n_0;
  wire bram_bank3_reg_4032_4095_0_2_i_1_n_0;
  wire bram_bank3_reg_4032_4095_0_2_n_0;
  wire bram_bank3_reg_4032_4095_0_2_n_1;
  wire bram_bank3_reg_4032_4095_0_2_n_2;
  wire bram_bank3_reg_4032_4095_3_5_n_0;
  wire bram_bank3_reg_4032_4095_3_5_n_1;
  wire bram_bank3_reg_4032_4095_3_5_n_2;
  wire bram_bank3_reg_4032_4095_6_6_n_0;
  wire bram_bank3_reg_4032_4095_7_7_n_0;
  wire bram_bank3_reg_448_511_0_2_i_1_n_0;
  wire bram_bank3_reg_448_511_0_2_n_0;
  wire bram_bank3_reg_448_511_0_2_n_1;
  wire bram_bank3_reg_448_511_0_2_n_2;
  wire bram_bank3_reg_448_511_3_5_n_0;
  wire bram_bank3_reg_448_511_3_5_n_1;
  wire bram_bank3_reg_448_511_3_5_n_2;
  wire bram_bank3_reg_448_511_6_6_n_0;
  wire bram_bank3_reg_448_511_7_7_n_0;
  wire bram_bank3_reg_512_575_0_2_i_1_n_0;
  wire bram_bank3_reg_512_575_0_2_n_0;
  wire bram_bank3_reg_512_575_0_2_n_1;
  wire bram_bank3_reg_512_575_0_2_n_2;
  wire bram_bank3_reg_512_575_3_5_n_0;
  wire bram_bank3_reg_512_575_3_5_n_1;
  wire bram_bank3_reg_512_575_3_5_n_2;
  wire bram_bank3_reg_512_575_6_6_n_0;
  wire bram_bank3_reg_512_575_7_7_n_0;
  wire bram_bank3_reg_576_639_0_2_i_1_n_0;
  wire bram_bank3_reg_576_639_0_2_n_0;
  wire bram_bank3_reg_576_639_0_2_n_1;
  wire bram_bank3_reg_576_639_0_2_n_2;
  wire bram_bank3_reg_576_639_3_5_n_0;
  wire bram_bank3_reg_576_639_3_5_n_1;
  wire bram_bank3_reg_576_639_3_5_n_2;
  wire bram_bank3_reg_576_639_6_6_n_0;
  wire bram_bank3_reg_576_639_7_7_n_0;
  wire bram_bank3_reg_640_703_0_2_i_1_n_0;
  wire bram_bank3_reg_640_703_0_2_n_0;
  wire bram_bank3_reg_640_703_0_2_n_1;
  wire bram_bank3_reg_640_703_0_2_n_2;
  wire bram_bank3_reg_640_703_3_5_n_0;
  wire bram_bank3_reg_640_703_3_5_n_1;
  wire bram_bank3_reg_640_703_3_5_n_2;
  wire bram_bank3_reg_640_703_6_6_n_0;
  wire bram_bank3_reg_640_703_7_7_n_0;
  wire bram_bank3_reg_64_127_0_2_i_1_n_0;
  wire bram_bank3_reg_64_127_0_2_n_0;
  wire bram_bank3_reg_64_127_0_2_n_1;
  wire bram_bank3_reg_64_127_0_2_n_2;
  wire bram_bank3_reg_64_127_3_5_n_0;
  wire bram_bank3_reg_64_127_3_5_n_1;
  wire bram_bank3_reg_64_127_3_5_n_2;
  wire bram_bank3_reg_64_127_6_6_n_0;
  wire bram_bank3_reg_64_127_7_7_n_0;
  wire bram_bank3_reg_704_767_0_2_i_1_n_0;
  wire bram_bank3_reg_704_767_0_2_n_0;
  wire bram_bank3_reg_704_767_0_2_n_1;
  wire bram_bank3_reg_704_767_0_2_n_2;
  wire bram_bank3_reg_704_767_3_5_n_0;
  wire bram_bank3_reg_704_767_3_5_n_1;
  wire bram_bank3_reg_704_767_3_5_n_2;
  wire bram_bank3_reg_704_767_6_6_n_0;
  wire bram_bank3_reg_704_767_7_7_n_0;
  wire bram_bank3_reg_768_831_0_2_i_1_n_0;
  wire bram_bank3_reg_768_831_0_2_n_0;
  wire bram_bank3_reg_768_831_0_2_n_1;
  wire bram_bank3_reg_768_831_0_2_n_2;
  wire bram_bank3_reg_768_831_3_5_n_0;
  wire bram_bank3_reg_768_831_3_5_n_1;
  wire bram_bank3_reg_768_831_3_5_n_2;
  wire bram_bank3_reg_768_831_6_6_n_0;
  wire bram_bank3_reg_768_831_7_7_n_0;
  wire bram_bank3_reg_832_895_0_2_i_1_n_0;
  wire bram_bank3_reg_832_895_0_2_n_0;
  wire bram_bank3_reg_832_895_0_2_n_1;
  wire bram_bank3_reg_832_895_0_2_n_2;
  wire bram_bank3_reg_832_895_3_5_n_0;
  wire bram_bank3_reg_832_895_3_5_n_1;
  wire bram_bank3_reg_832_895_3_5_n_2;
  wire bram_bank3_reg_832_895_6_6_n_0;
  wire bram_bank3_reg_832_895_7_7_n_0;
  wire bram_bank3_reg_896_959_0_2_i_1_n_0;
  wire bram_bank3_reg_896_959_0_2_n_0;
  wire bram_bank3_reg_896_959_0_2_n_1;
  wire bram_bank3_reg_896_959_0_2_n_2;
  wire bram_bank3_reg_896_959_3_5_n_0;
  wire bram_bank3_reg_896_959_3_5_n_1;
  wire bram_bank3_reg_896_959_3_5_n_2;
  wire bram_bank3_reg_896_959_6_6_n_0;
  wire bram_bank3_reg_896_959_7_7_n_0;
  wire bram_bank3_reg_960_1023_0_2_i_1_n_0;
  wire bram_bank3_reg_960_1023_0_2_n_0;
  wire bram_bank3_reg_960_1023_0_2_n_1;
  wire bram_bank3_reg_960_1023_0_2_n_2;
  wire bram_bank3_reg_960_1023_3_5_n_0;
  wire bram_bank3_reg_960_1023_3_5_n_1;
  wire bram_bank3_reg_960_1023_3_5_n_2;
  wire bram_bank3_reg_960_1023_6_6_n_0;
  wire bram_bank3_reg_960_1023_7_7_n_0;
  wire [15:0]calc_addr1;
  wire calc_addr1_carry__0_i_1_n_0;
  wire calc_addr1_carry__0_i_2_n_0;
  wire calc_addr1_carry__0_i_3_n_0;
  wire calc_addr1_carry__0_i_4_n_0;
  wire calc_addr1_carry__0_n_0;
  wire calc_addr1_carry__0_n_1;
  wire calc_addr1_carry__0_n_2;
  wire calc_addr1_carry__0_n_3;
  wire calc_addr1_carry__1_i_1_n_0;
  wire calc_addr1_carry__1_i_2_n_0;
  wire calc_addr1_carry__1_i_3_n_0;
  wire calc_addr1_carry__1_i_4_n_0;
  wire calc_addr1_carry__1_n_0;
  wire calc_addr1_carry__1_n_1;
  wire calc_addr1_carry__1_n_2;
  wire calc_addr1_carry__1_n_3;
  wire calc_addr1_carry__2_i_1_n_0;
  wire calc_addr1_carry__2_i_2_n_0;
  wire calc_addr1_carry__2_i_3_n_0;
  wire calc_addr1_carry__2_i_4_n_0;
  wire calc_addr1_carry__2_n_0;
  wire calc_addr1_carry__2_n_1;
  wire calc_addr1_carry__2_n_2;
  wire calc_addr1_carry__2_n_3;
  wire calc_addr1_carry_i_1_n_0;
  wire calc_addr1_carry_i_2_n_0;
  wire calc_addr1_carry_i_3_n_0;
  wire calc_addr1_carry_i_4_n_0;
  wire calc_addr1_carry_n_0;
  wire calc_addr1_carry_n_1;
  wire calc_addr1_carry_n_2;
  wire calc_addr1_carry_n_3;
  wire [15:0]calc_addr2;
  wire calc_addr2_carry__0_i_1_n_0;
  wire calc_addr2_carry__0_i_2_n_0;
  wire calc_addr2_carry__0_i_3_n_0;
  wire calc_addr2_carry__0_i_4_n_0;
  wire calc_addr2_carry__0_n_0;
  wire calc_addr2_carry__0_n_1;
  wire calc_addr2_carry__0_n_2;
  wire calc_addr2_carry__0_n_3;
  wire calc_addr2_carry__1_i_1_n_0;
  wire calc_addr2_carry__1_i_2_n_0;
  wire calc_addr2_carry__1_i_3_n_0;
  wire calc_addr2_carry__1_i_4_n_0;
  wire calc_addr2_carry__1_n_0;
  wire calc_addr2_carry__1_n_1;
  wire calc_addr2_carry__1_n_2;
  wire calc_addr2_carry__1_n_3;
  wire calc_addr2_carry__2_i_1_n_0;
  wire calc_addr2_carry__2_i_2_n_0;
  wire calc_addr2_carry__2_i_3_n_0;
  wire calc_addr2_carry__2_i_4_n_0;
  wire calc_addr2_carry__2_n_0;
  wire calc_addr2_carry__2_n_1;
  wire calc_addr2_carry__2_n_2;
  wire calc_addr2_carry__2_n_3;
  wire calc_addr2_carry_i_1_n_0;
  wire calc_addr2_carry_i_2_n_0;
  wire calc_addr2_carry_i_3_n_0;
  wire calc_addr2_carry_i_4_n_0;
  wire calc_addr2_carry_n_0;
  wire calc_addr2_carry_n_1;
  wire calc_addr2_carry_n_2;
  wire calc_addr2_carry_n_3;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire [1:0]i_mode;
  wire [15:0]img_height;
  wire [15:0]img_width;
  wire [15:1]in_x0;
  wire \in_x[0]_i_1_n_0 ;
  wire \in_x[10]_i_1_n_0 ;
  wire \in_x[11]_i_1_n_0 ;
  wire \in_x[12]_i_1_n_0 ;
  wire \in_x[13]_i_1_n_0 ;
  wire \in_x[14]_i_1_n_0 ;
  wire \in_x[15]_i_1_n_0 ;
  wire \in_x[15]_i_2_n_0 ;
  wire \in_x[1]_i_1_n_0 ;
  wire \in_x[2]_i_1_n_0 ;
  wire \in_x[3]_i_1_n_0 ;
  wire \in_x[4]_i_1_n_0 ;
  wire \in_x[5]_i_1_n_0 ;
  wire \in_x[6]_i_1_n_0 ;
  wire \in_x[7]_i_1_n_0 ;
  wire \in_x[8]_i_1_n_0 ;
  wire \in_x[9]_i_1_n_0 ;
  wire \in_x_reg[12]_i_2_n_0 ;
  wire \in_x_reg[12]_i_2_n_1 ;
  wire \in_x_reg[12]_i_2_n_2 ;
  wire \in_x_reg[12]_i_2_n_3 ;
  wire \in_x_reg[15]_i_3_n_2 ;
  wire \in_x_reg[15]_i_3_n_3 ;
  wire \in_x_reg[4]_i_2_n_0 ;
  wire \in_x_reg[4]_i_2_n_1 ;
  wire \in_x_reg[4]_i_2_n_2 ;
  wire \in_x_reg[4]_i_2_n_3 ;
  wire \in_x_reg[8]_i_2_n_0 ;
  wire \in_x_reg[8]_i_2_n_1 ;
  wire \in_x_reg[8]_i_2_n_2 ;
  wire \in_x_reg[8]_i_2_n_3 ;
  wire \in_x_reg_n_0_[0] ;
  wire \in_x_reg_n_0_[10] ;
  wire \in_x_reg_n_0_[11] ;
  wire \in_x_reg_n_0_[12] ;
  wire \in_x_reg_n_0_[13] ;
  wire \in_x_reg_n_0_[14] ;
  wire \in_x_reg_n_0_[15] ;
  wire \in_x_reg_n_0_[1] ;
  wire \in_x_reg_n_0_[2] ;
  wire \in_x_reg_n_0_[3] ;
  wire \in_x_reg_n_0_[4] ;
  wire \in_x_reg_n_0_[5] ;
  wire \in_x_reg_n_0_[6] ;
  wire \in_x_reg_n_0_[7] ;
  wire \in_x_reg_n_0_[8] ;
  wire \in_x_reg_n_0_[9] ;
  wire [15:1]in_y0;
  wire \in_y[15]_i_1_n_0 ;
  wire \in_y_reg[12]_i_2_n_0 ;
  wire \in_y_reg[12]_i_2_n_1 ;
  wire \in_y_reg[12]_i_2_n_2 ;
  wire \in_y_reg[12]_i_2_n_3 ;
  wire \in_y_reg[15]_i_3_n_2 ;
  wire \in_y_reg[15]_i_3_n_3 ;
  wire \in_y_reg[4]_i_2_n_0 ;
  wire \in_y_reg[4]_i_2_n_1 ;
  wire \in_y_reg[4]_i_2_n_2 ;
  wire \in_y_reg[4]_i_2_n_3 ;
  wire \in_y_reg[8]_i_2_n_0 ;
  wire \in_y_reg[8]_i_2_n_1 ;
  wire \in_y_reg[8]_i_2_n_2 ;
  wire \in_y_reg[8]_i_2_n_3 ;
  wire \in_y_reg_n_0_[0] ;
  wire \in_y_reg_n_0_[10] ;
  wire \in_y_reg_n_0_[11] ;
  wire \in_y_reg_n_0_[12] ;
  wire \in_y_reg_n_0_[13] ;
  wire \in_y_reg_n_0_[14] ;
  wire \in_y_reg_n_0_[15] ;
  wire \in_y_reg_n_0_[1] ;
  wire \in_y_reg_n_0_[2] ;
  wire \in_y_reg_n_0_[3] ;
  wire \in_y_reg_n_0_[4] ;
  wire \in_y_reg_n_0_[5] ;
  wire \in_y_reg_n_0_[6] ;
  wire \in_y_reg_n_0_[7] ;
  wire \in_y_reg_n_0_[8] ;
  wire \in_y_reg_n_0_[9] ;
  wire [7:0]m_axis_tdata;
  wire \m_axis_tdata[0]_i_100_n_0 ;
  wire \m_axis_tdata[0]_i_101_n_0 ;
  wire \m_axis_tdata[0]_i_102_n_0 ;
  wire \m_axis_tdata[0]_i_103_n_0 ;
  wire \m_axis_tdata[0]_i_104_n_0 ;
  wire \m_axis_tdata[0]_i_105_n_0 ;
  wire \m_axis_tdata[0]_i_106_n_0 ;
  wire \m_axis_tdata[0]_i_107_n_0 ;
  wire \m_axis_tdata[0]_i_108_n_0 ;
  wire \m_axis_tdata[0]_i_109_n_0 ;
  wire \m_axis_tdata[0]_i_110_n_0 ;
  wire \m_axis_tdata[0]_i_111_n_0 ;
  wire \m_axis_tdata[0]_i_112_n_0 ;
  wire \m_axis_tdata[0]_i_113_n_0 ;
  wire \m_axis_tdata[0]_i_114_n_0 ;
  wire \m_axis_tdata[0]_i_115_n_0 ;
  wire \m_axis_tdata[0]_i_116_n_0 ;
  wire \m_axis_tdata[0]_i_117_n_0 ;
  wire \m_axis_tdata[0]_i_2_n_0 ;
  wire \m_axis_tdata[0]_i_4_n_0 ;
  wire \m_axis_tdata[0]_i_54_n_0 ;
  wire \m_axis_tdata[0]_i_55_n_0 ;
  wire \m_axis_tdata[0]_i_56_n_0 ;
  wire \m_axis_tdata[0]_i_57_n_0 ;
  wire \m_axis_tdata[0]_i_58_n_0 ;
  wire \m_axis_tdata[0]_i_59_n_0 ;
  wire \m_axis_tdata[0]_i_5_n_0 ;
  wire \m_axis_tdata[0]_i_60_n_0 ;
  wire \m_axis_tdata[0]_i_61_n_0 ;
  wire \m_axis_tdata[0]_i_62_n_0 ;
  wire \m_axis_tdata[0]_i_63_n_0 ;
  wire \m_axis_tdata[0]_i_64_n_0 ;
  wire \m_axis_tdata[0]_i_65_n_0 ;
  wire \m_axis_tdata[0]_i_66_n_0 ;
  wire \m_axis_tdata[0]_i_67_n_0 ;
  wire \m_axis_tdata[0]_i_68_n_0 ;
  wire \m_axis_tdata[0]_i_69_n_0 ;
  wire \m_axis_tdata[0]_i_70_n_0 ;
  wire \m_axis_tdata[0]_i_71_n_0 ;
  wire \m_axis_tdata[0]_i_72_n_0 ;
  wire \m_axis_tdata[0]_i_73_n_0 ;
  wire \m_axis_tdata[0]_i_74_n_0 ;
  wire \m_axis_tdata[0]_i_75_n_0 ;
  wire \m_axis_tdata[0]_i_76_n_0 ;
  wire \m_axis_tdata[0]_i_77_n_0 ;
  wire \m_axis_tdata[0]_i_78_n_0 ;
  wire \m_axis_tdata[0]_i_79_n_0 ;
  wire \m_axis_tdata[0]_i_80_n_0 ;
  wire \m_axis_tdata[0]_i_81_n_0 ;
  wire \m_axis_tdata[0]_i_82_n_0 ;
  wire \m_axis_tdata[0]_i_83_n_0 ;
  wire \m_axis_tdata[0]_i_84_n_0 ;
  wire \m_axis_tdata[0]_i_85_n_0 ;
  wire \m_axis_tdata[0]_i_86_n_0 ;
  wire \m_axis_tdata[0]_i_87_n_0 ;
  wire \m_axis_tdata[0]_i_88_n_0 ;
  wire \m_axis_tdata[0]_i_89_n_0 ;
  wire \m_axis_tdata[0]_i_90_n_0 ;
  wire \m_axis_tdata[0]_i_91_n_0 ;
  wire \m_axis_tdata[0]_i_92_n_0 ;
  wire \m_axis_tdata[0]_i_93_n_0 ;
  wire \m_axis_tdata[0]_i_94_n_0 ;
  wire \m_axis_tdata[0]_i_95_n_0 ;
  wire \m_axis_tdata[0]_i_96_n_0 ;
  wire \m_axis_tdata[0]_i_97_n_0 ;
  wire \m_axis_tdata[0]_i_98_n_0 ;
  wire \m_axis_tdata[0]_i_99_n_0 ;
  wire \m_axis_tdata[1]_i_100_n_0 ;
  wire \m_axis_tdata[1]_i_101_n_0 ;
  wire \m_axis_tdata[1]_i_102_n_0 ;
  wire \m_axis_tdata[1]_i_103_n_0 ;
  wire \m_axis_tdata[1]_i_104_n_0 ;
  wire \m_axis_tdata[1]_i_105_n_0 ;
  wire \m_axis_tdata[1]_i_106_n_0 ;
  wire \m_axis_tdata[1]_i_107_n_0 ;
  wire \m_axis_tdata[1]_i_108_n_0 ;
  wire \m_axis_tdata[1]_i_109_n_0 ;
  wire \m_axis_tdata[1]_i_110_n_0 ;
  wire \m_axis_tdata[1]_i_111_n_0 ;
  wire \m_axis_tdata[1]_i_112_n_0 ;
  wire \m_axis_tdata[1]_i_113_n_0 ;
  wire \m_axis_tdata[1]_i_114_n_0 ;
  wire \m_axis_tdata[1]_i_115_n_0 ;
  wire \m_axis_tdata[1]_i_116_n_0 ;
  wire \m_axis_tdata[1]_i_117_n_0 ;
  wire \m_axis_tdata[1]_i_2_n_0 ;
  wire \m_axis_tdata[1]_i_4_n_0 ;
  wire \m_axis_tdata[1]_i_54_n_0 ;
  wire \m_axis_tdata[1]_i_55_n_0 ;
  wire \m_axis_tdata[1]_i_56_n_0 ;
  wire \m_axis_tdata[1]_i_57_n_0 ;
  wire \m_axis_tdata[1]_i_58_n_0 ;
  wire \m_axis_tdata[1]_i_59_n_0 ;
  wire \m_axis_tdata[1]_i_5_n_0 ;
  wire \m_axis_tdata[1]_i_60_n_0 ;
  wire \m_axis_tdata[1]_i_61_n_0 ;
  wire \m_axis_tdata[1]_i_62_n_0 ;
  wire \m_axis_tdata[1]_i_63_n_0 ;
  wire \m_axis_tdata[1]_i_64_n_0 ;
  wire \m_axis_tdata[1]_i_65_n_0 ;
  wire \m_axis_tdata[1]_i_66_n_0 ;
  wire \m_axis_tdata[1]_i_67_n_0 ;
  wire \m_axis_tdata[1]_i_68_n_0 ;
  wire \m_axis_tdata[1]_i_69_n_0 ;
  wire \m_axis_tdata[1]_i_70_n_0 ;
  wire \m_axis_tdata[1]_i_71_n_0 ;
  wire \m_axis_tdata[1]_i_72_n_0 ;
  wire \m_axis_tdata[1]_i_73_n_0 ;
  wire \m_axis_tdata[1]_i_74_n_0 ;
  wire \m_axis_tdata[1]_i_75_n_0 ;
  wire \m_axis_tdata[1]_i_76_n_0 ;
  wire \m_axis_tdata[1]_i_77_n_0 ;
  wire \m_axis_tdata[1]_i_78_n_0 ;
  wire \m_axis_tdata[1]_i_79_n_0 ;
  wire \m_axis_tdata[1]_i_80_n_0 ;
  wire \m_axis_tdata[1]_i_81_n_0 ;
  wire \m_axis_tdata[1]_i_82_n_0 ;
  wire \m_axis_tdata[1]_i_83_n_0 ;
  wire \m_axis_tdata[1]_i_84_n_0 ;
  wire \m_axis_tdata[1]_i_85_n_0 ;
  wire \m_axis_tdata[1]_i_86_n_0 ;
  wire \m_axis_tdata[1]_i_87_n_0 ;
  wire \m_axis_tdata[1]_i_88_n_0 ;
  wire \m_axis_tdata[1]_i_89_n_0 ;
  wire \m_axis_tdata[1]_i_90_n_0 ;
  wire \m_axis_tdata[1]_i_91_n_0 ;
  wire \m_axis_tdata[1]_i_92_n_0 ;
  wire \m_axis_tdata[1]_i_93_n_0 ;
  wire \m_axis_tdata[1]_i_94_n_0 ;
  wire \m_axis_tdata[1]_i_95_n_0 ;
  wire \m_axis_tdata[1]_i_96_n_0 ;
  wire \m_axis_tdata[1]_i_97_n_0 ;
  wire \m_axis_tdata[1]_i_98_n_0 ;
  wire \m_axis_tdata[1]_i_99_n_0 ;
  wire \m_axis_tdata[2]_i_100_n_0 ;
  wire \m_axis_tdata[2]_i_101_n_0 ;
  wire \m_axis_tdata[2]_i_102_n_0 ;
  wire \m_axis_tdata[2]_i_103_n_0 ;
  wire \m_axis_tdata[2]_i_104_n_0 ;
  wire \m_axis_tdata[2]_i_105_n_0 ;
  wire \m_axis_tdata[2]_i_106_n_0 ;
  wire \m_axis_tdata[2]_i_107_n_0 ;
  wire \m_axis_tdata[2]_i_108_n_0 ;
  wire \m_axis_tdata[2]_i_109_n_0 ;
  wire \m_axis_tdata[2]_i_110_n_0 ;
  wire \m_axis_tdata[2]_i_111_n_0 ;
  wire \m_axis_tdata[2]_i_112_n_0 ;
  wire \m_axis_tdata[2]_i_113_n_0 ;
  wire \m_axis_tdata[2]_i_114_n_0 ;
  wire \m_axis_tdata[2]_i_115_n_0 ;
  wire \m_axis_tdata[2]_i_116_n_0 ;
  wire \m_axis_tdata[2]_i_117_n_0 ;
  wire \m_axis_tdata[2]_i_2_n_0 ;
  wire \m_axis_tdata[2]_i_4_n_0 ;
  wire \m_axis_tdata[2]_i_54_n_0 ;
  wire \m_axis_tdata[2]_i_55_n_0 ;
  wire \m_axis_tdata[2]_i_56_n_0 ;
  wire \m_axis_tdata[2]_i_57_n_0 ;
  wire \m_axis_tdata[2]_i_58_n_0 ;
  wire \m_axis_tdata[2]_i_59_n_0 ;
  wire \m_axis_tdata[2]_i_5_n_0 ;
  wire \m_axis_tdata[2]_i_60_n_0 ;
  wire \m_axis_tdata[2]_i_61_n_0 ;
  wire \m_axis_tdata[2]_i_62_n_0 ;
  wire \m_axis_tdata[2]_i_63_n_0 ;
  wire \m_axis_tdata[2]_i_64_n_0 ;
  wire \m_axis_tdata[2]_i_65_n_0 ;
  wire \m_axis_tdata[2]_i_66_n_0 ;
  wire \m_axis_tdata[2]_i_67_n_0 ;
  wire \m_axis_tdata[2]_i_68_n_0 ;
  wire \m_axis_tdata[2]_i_69_n_0 ;
  wire \m_axis_tdata[2]_i_70_n_0 ;
  wire \m_axis_tdata[2]_i_71_n_0 ;
  wire \m_axis_tdata[2]_i_72_n_0 ;
  wire \m_axis_tdata[2]_i_73_n_0 ;
  wire \m_axis_tdata[2]_i_74_n_0 ;
  wire \m_axis_tdata[2]_i_75_n_0 ;
  wire \m_axis_tdata[2]_i_76_n_0 ;
  wire \m_axis_tdata[2]_i_77_n_0 ;
  wire \m_axis_tdata[2]_i_78_n_0 ;
  wire \m_axis_tdata[2]_i_79_n_0 ;
  wire \m_axis_tdata[2]_i_80_n_0 ;
  wire \m_axis_tdata[2]_i_81_n_0 ;
  wire \m_axis_tdata[2]_i_82_n_0 ;
  wire \m_axis_tdata[2]_i_83_n_0 ;
  wire \m_axis_tdata[2]_i_84_n_0 ;
  wire \m_axis_tdata[2]_i_85_n_0 ;
  wire \m_axis_tdata[2]_i_86_n_0 ;
  wire \m_axis_tdata[2]_i_87_n_0 ;
  wire \m_axis_tdata[2]_i_88_n_0 ;
  wire \m_axis_tdata[2]_i_89_n_0 ;
  wire \m_axis_tdata[2]_i_90_n_0 ;
  wire \m_axis_tdata[2]_i_91_n_0 ;
  wire \m_axis_tdata[2]_i_92_n_0 ;
  wire \m_axis_tdata[2]_i_93_n_0 ;
  wire \m_axis_tdata[2]_i_94_n_0 ;
  wire \m_axis_tdata[2]_i_95_n_0 ;
  wire \m_axis_tdata[2]_i_96_n_0 ;
  wire \m_axis_tdata[2]_i_97_n_0 ;
  wire \m_axis_tdata[2]_i_98_n_0 ;
  wire \m_axis_tdata[2]_i_99_n_0 ;
  wire \m_axis_tdata[3]_i_100_n_0 ;
  wire \m_axis_tdata[3]_i_101_n_0 ;
  wire \m_axis_tdata[3]_i_102_n_0 ;
  wire \m_axis_tdata[3]_i_103_n_0 ;
  wire \m_axis_tdata[3]_i_104_n_0 ;
  wire \m_axis_tdata[3]_i_105_n_0 ;
  wire \m_axis_tdata[3]_i_106_n_0 ;
  wire \m_axis_tdata[3]_i_107_n_0 ;
  wire \m_axis_tdata[3]_i_108_n_0 ;
  wire \m_axis_tdata[3]_i_109_n_0 ;
  wire \m_axis_tdata[3]_i_110_n_0 ;
  wire \m_axis_tdata[3]_i_111_n_0 ;
  wire \m_axis_tdata[3]_i_112_n_0 ;
  wire \m_axis_tdata[3]_i_113_n_0 ;
  wire \m_axis_tdata[3]_i_114_n_0 ;
  wire \m_axis_tdata[3]_i_115_n_0 ;
  wire \m_axis_tdata[3]_i_116_n_0 ;
  wire \m_axis_tdata[3]_i_117_n_0 ;
  wire \m_axis_tdata[3]_i_2_n_0 ;
  wire \m_axis_tdata[3]_i_4_n_0 ;
  wire \m_axis_tdata[3]_i_54_n_0 ;
  wire \m_axis_tdata[3]_i_55_n_0 ;
  wire \m_axis_tdata[3]_i_56_n_0 ;
  wire \m_axis_tdata[3]_i_57_n_0 ;
  wire \m_axis_tdata[3]_i_58_n_0 ;
  wire \m_axis_tdata[3]_i_59_n_0 ;
  wire \m_axis_tdata[3]_i_5_n_0 ;
  wire \m_axis_tdata[3]_i_60_n_0 ;
  wire \m_axis_tdata[3]_i_61_n_0 ;
  wire \m_axis_tdata[3]_i_62_n_0 ;
  wire \m_axis_tdata[3]_i_63_n_0 ;
  wire \m_axis_tdata[3]_i_64_n_0 ;
  wire \m_axis_tdata[3]_i_65_n_0 ;
  wire \m_axis_tdata[3]_i_66_n_0 ;
  wire \m_axis_tdata[3]_i_67_n_0 ;
  wire \m_axis_tdata[3]_i_68_n_0 ;
  wire \m_axis_tdata[3]_i_69_n_0 ;
  wire \m_axis_tdata[3]_i_70_n_0 ;
  wire \m_axis_tdata[3]_i_71_n_0 ;
  wire \m_axis_tdata[3]_i_72_n_0 ;
  wire \m_axis_tdata[3]_i_73_n_0 ;
  wire \m_axis_tdata[3]_i_74_n_0 ;
  wire \m_axis_tdata[3]_i_75_n_0 ;
  wire \m_axis_tdata[3]_i_76_n_0 ;
  wire \m_axis_tdata[3]_i_77_n_0 ;
  wire \m_axis_tdata[3]_i_78_n_0 ;
  wire \m_axis_tdata[3]_i_79_n_0 ;
  wire \m_axis_tdata[3]_i_80_n_0 ;
  wire \m_axis_tdata[3]_i_81_n_0 ;
  wire \m_axis_tdata[3]_i_82_n_0 ;
  wire \m_axis_tdata[3]_i_83_n_0 ;
  wire \m_axis_tdata[3]_i_84_n_0 ;
  wire \m_axis_tdata[3]_i_85_n_0 ;
  wire \m_axis_tdata[3]_i_86_n_0 ;
  wire \m_axis_tdata[3]_i_87_n_0 ;
  wire \m_axis_tdata[3]_i_88_n_0 ;
  wire \m_axis_tdata[3]_i_89_n_0 ;
  wire \m_axis_tdata[3]_i_90_n_0 ;
  wire \m_axis_tdata[3]_i_91_n_0 ;
  wire \m_axis_tdata[3]_i_92_n_0 ;
  wire \m_axis_tdata[3]_i_93_n_0 ;
  wire \m_axis_tdata[3]_i_94_n_0 ;
  wire \m_axis_tdata[3]_i_95_n_0 ;
  wire \m_axis_tdata[3]_i_96_n_0 ;
  wire \m_axis_tdata[3]_i_97_n_0 ;
  wire \m_axis_tdata[3]_i_98_n_0 ;
  wire \m_axis_tdata[3]_i_99_n_0 ;
  wire \m_axis_tdata[4]_i_100_n_0 ;
  wire \m_axis_tdata[4]_i_101_n_0 ;
  wire \m_axis_tdata[4]_i_102_n_0 ;
  wire \m_axis_tdata[4]_i_103_n_0 ;
  wire \m_axis_tdata[4]_i_104_n_0 ;
  wire \m_axis_tdata[4]_i_105_n_0 ;
  wire \m_axis_tdata[4]_i_106_n_0 ;
  wire \m_axis_tdata[4]_i_107_n_0 ;
  wire \m_axis_tdata[4]_i_108_n_0 ;
  wire \m_axis_tdata[4]_i_109_n_0 ;
  wire \m_axis_tdata[4]_i_110_n_0 ;
  wire \m_axis_tdata[4]_i_111_n_0 ;
  wire \m_axis_tdata[4]_i_112_n_0 ;
  wire \m_axis_tdata[4]_i_113_n_0 ;
  wire \m_axis_tdata[4]_i_114_n_0 ;
  wire \m_axis_tdata[4]_i_115_n_0 ;
  wire \m_axis_tdata[4]_i_116_n_0 ;
  wire \m_axis_tdata[4]_i_117_n_0 ;
  wire \m_axis_tdata[4]_i_2_n_0 ;
  wire \m_axis_tdata[4]_i_4_n_0 ;
  wire \m_axis_tdata[4]_i_54_n_0 ;
  wire \m_axis_tdata[4]_i_55_n_0 ;
  wire \m_axis_tdata[4]_i_56_n_0 ;
  wire \m_axis_tdata[4]_i_57_n_0 ;
  wire \m_axis_tdata[4]_i_58_n_0 ;
  wire \m_axis_tdata[4]_i_59_n_0 ;
  wire \m_axis_tdata[4]_i_5_n_0 ;
  wire \m_axis_tdata[4]_i_60_n_0 ;
  wire \m_axis_tdata[4]_i_61_n_0 ;
  wire \m_axis_tdata[4]_i_62_n_0 ;
  wire \m_axis_tdata[4]_i_63_n_0 ;
  wire \m_axis_tdata[4]_i_64_n_0 ;
  wire \m_axis_tdata[4]_i_65_n_0 ;
  wire \m_axis_tdata[4]_i_66_n_0 ;
  wire \m_axis_tdata[4]_i_67_n_0 ;
  wire \m_axis_tdata[4]_i_68_n_0 ;
  wire \m_axis_tdata[4]_i_69_n_0 ;
  wire \m_axis_tdata[4]_i_70_n_0 ;
  wire \m_axis_tdata[4]_i_71_n_0 ;
  wire \m_axis_tdata[4]_i_72_n_0 ;
  wire \m_axis_tdata[4]_i_73_n_0 ;
  wire \m_axis_tdata[4]_i_74_n_0 ;
  wire \m_axis_tdata[4]_i_75_n_0 ;
  wire \m_axis_tdata[4]_i_76_n_0 ;
  wire \m_axis_tdata[4]_i_77_n_0 ;
  wire \m_axis_tdata[4]_i_78_n_0 ;
  wire \m_axis_tdata[4]_i_79_n_0 ;
  wire \m_axis_tdata[4]_i_80_n_0 ;
  wire \m_axis_tdata[4]_i_81_n_0 ;
  wire \m_axis_tdata[4]_i_82_n_0 ;
  wire \m_axis_tdata[4]_i_83_n_0 ;
  wire \m_axis_tdata[4]_i_84_n_0 ;
  wire \m_axis_tdata[4]_i_85_n_0 ;
  wire \m_axis_tdata[4]_i_86_n_0 ;
  wire \m_axis_tdata[4]_i_87_n_0 ;
  wire \m_axis_tdata[4]_i_88_n_0 ;
  wire \m_axis_tdata[4]_i_89_n_0 ;
  wire \m_axis_tdata[4]_i_90_n_0 ;
  wire \m_axis_tdata[4]_i_91_n_0 ;
  wire \m_axis_tdata[4]_i_92_n_0 ;
  wire \m_axis_tdata[4]_i_93_n_0 ;
  wire \m_axis_tdata[4]_i_94_n_0 ;
  wire \m_axis_tdata[4]_i_95_n_0 ;
  wire \m_axis_tdata[4]_i_96_n_0 ;
  wire \m_axis_tdata[4]_i_97_n_0 ;
  wire \m_axis_tdata[4]_i_98_n_0 ;
  wire \m_axis_tdata[4]_i_99_n_0 ;
  wire \m_axis_tdata[5]_i_100_n_0 ;
  wire \m_axis_tdata[5]_i_101_n_0 ;
  wire \m_axis_tdata[5]_i_102_n_0 ;
  wire \m_axis_tdata[5]_i_103_n_0 ;
  wire \m_axis_tdata[5]_i_104_n_0 ;
  wire \m_axis_tdata[5]_i_105_n_0 ;
  wire \m_axis_tdata[5]_i_106_n_0 ;
  wire \m_axis_tdata[5]_i_107_n_0 ;
  wire \m_axis_tdata[5]_i_108_n_0 ;
  wire \m_axis_tdata[5]_i_109_n_0 ;
  wire \m_axis_tdata[5]_i_110_n_0 ;
  wire \m_axis_tdata[5]_i_111_n_0 ;
  wire \m_axis_tdata[5]_i_112_n_0 ;
  wire \m_axis_tdata[5]_i_113_n_0 ;
  wire \m_axis_tdata[5]_i_114_n_0 ;
  wire \m_axis_tdata[5]_i_115_n_0 ;
  wire \m_axis_tdata[5]_i_116_n_0 ;
  wire \m_axis_tdata[5]_i_117_n_0 ;
  wire \m_axis_tdata[5]_i_2_n_0 ;
  wire \m_axis_tdata[5]_i_4_n_0 ;
  wire \m_axis_tdata[5]_i_54_n_0 ;
  wire \m_axis_tdata[5]_i_55_n_0 ;
  wire \m_axis_tdata[5]_i_56_n_0 ;
  wire \m_axis_tdata[5]_i_57_n_0 ;
  wire \m_axis_tdata[5]_i_58_n_0 ;
  wire \m_axis_tdata[5]_i_59_n_0 ;
  wire \m_axis_tdata[5]_i_5_n_0 ;
  wire \m_axis_tdata[5]_i_60_n_0 ;
  wire \m_axis_tdata[5]_i_61_n_0 ;
  wire \m_axis_tdata[5]_i_62_n_0 ;
  wire \m_axis_tdata[5]_i_63_n_0 ;
  wire \m_axis_tdata[5]_i_64_n_0 ;
  wire \m_axis_tdata[5]_i_65_n_0 ;
  wire \m_axis_tdata[5]_i_66_n_0 ;
  wire \m_axis_tdata[5]_i_67_n_0 ;
  wire \m_axis_tdata[5]_i_68_n_0 ;
  wire \m_axis_tdata[5]_i_69_n_0 ;
  wire \m_axis_tdata[5]_i_70_n_0 ;
  wire \m_axis_tdata[5]_i_71_n_0 ;
  wire \m_axis_tdata[5]_i_72_n_0 ;
  wire \m_axis_tdata[5]_i_73_n_0 ;
  wire \m_axis_tdata[5]_i_74_n_0 ;
  wire \m_axis_tdata[5]_i_75_n_0 ;
  wire \m_axis_tdata[5]_i_76_n_0 ;
  wire \m_axis_tdata[5]_i_77_n_0 ;
  wire \m_axis_tdata[5]_i_78_n_0 ;
  wire \m_axis_tdata[5]_i_79_n_0 ;
  wire \m_axis_tdata[5]_i_80_n_0 ;
  wire \m_axis_tdata[5]_i_81_n_0 ;
  wire \m_axis_tdata[5]_i_82_n_0 ;
  wire \m_axis_tdata[5]_i_83_n_0 ;
  wire \m_axis_tdata[5]_i_84_n_0 ;
  wire \m_axis_tdata[5]_i_85_n_0 ;
  wire \m_axis_tdata[5]_i_86_n_0 ;
  wire \m_axis_tdata[5]_i_87_n_0 ;
  wire \m_axis_tdata[5]_i_88_n_0 ;
  wire \m_axis_tdata[5]_i_89_n_0 ;
  wire \m_axis_tdata[5]_i_90_n_0 ;
  wire \m_axis_tdata[5]_i_91_n_0 ;
  wire \m_axis_tdata[5]_i_92_n_0 ;
  wire \m_axis_tdata[5]_i_93_n_0 ;
  wire \m_axis_tdata[5]_i_94_n_0 ;
  wire \m_axis_tdata[5]_i_95_n_0 ;
  wire \m_axis_tdata[5]_i_96_n_0 ;
  wire \m_axis_tdata[5]_i_97_n_0 ;
  wire \m_axis_tdata[5]_i_98_n_0 ;
  wire \m_axis_tdata[5]_i_99_n_0 ;
  wire \m_axis_tdata[6]_i_100_n_0 ;
  wire \m_axis_tdata[6]_i_101_n_0 ;
  wire \m_axis_tdata[6]_i_102_n_0 ;
  wire \m_axis_tdata[6]_i_103_n_0 ;
  wire \m_axis_tdata[6]_i_104_n_0 ;
  wire \m_axis_tdata[6]_i_105_n_0 ;
  wire \m_axis_tdata[6]_i_106_n_0 ;
  wire \m_axis_tdata[6]_i_107_n_0 ;
  wire \m_axis_tdata[6]_i_108_n_0 ;
  wire \m_axis_tdata[6]_i_109_n_0 ;
  wire \m_axis_tdata[6]_i_110_n_0 ;
  wire \m_axis_tdata[6]_i_111_n_0 ;
  wire \m_axis_tdata[6]_i_112_n_0 ;
  wire \m_axis_tdata[6]_i_113_n_0 ;
  wire \m_axis_tdata[6]_i_114_n_0 ;
  wire \m_axis_tdata[6]_i_115_n_0 ;
  wire \m_axis_tdata[6]_i_116_n_0 ;
  wire \m_axis_tdata[6]_i_117_n_0 ;
  wire \m_axis_tdata[6]_i_2_n_0 ;
  wire \m_axis_tdata[6]_i_4_n_0 ;
  wire \m_axis_tdata[6]_i_54_n_0 ;
  wire \m_axis_tdata[6]_i_55_n_0 ;
  wire \m_axis_tdata[6]_i_56_n_0 ;
  wire \m_axis_tdata[6]_i_57_n_0 ;
  wire \m_axis_tdata[6]_i_58_n_0 ;
  wire \m_axis_tdata[6]_i_59_n_0 ;
  wire \m_axis_tdata[6]_i_5_n_0 ;
  wire \m_axis_tdata[6]_i_60_n_0 ;
  wire \m_axis_tdata[6]_i_61_n_0 ;
  wire \m_axis_tdata[6]_i_62_n_0 ;
  wire \m_axis_tdata[6]_i_63_n_0 ;
  wire \m_axis_tdata[6]_i_64_n_0 ;
  wire \m_axis_tdata[6]_i_65_n_0 ;
  wire \m_axis_tdata[6]_i_66_n_0 ;
  wire \m_axis_tdata[6]_i_67_n_0 ;
  wire \m_axis_tdata[6]_i_68_n_0 ;
  wire \m_axis_tdata[6]_i_69_n_0 ;
  wire \m_axis_tdata[6]_i_70_n_0 ;
  wire \m_axis_tdata[6]_i_71_n_0 ;
  wire \m_axis_tdata[6]_i_72_n_0 ;
  wire \m_axis_tdata[6]_i_73_n_0 ;
  wire \m_axis_tdata[6]_i_74_n_0 ;
  wire \m_axis_tdata[6]_i_75_n_0 ;
  wire \m_axis_tdata[6]_i_76_n_0 ;
  wire \m_axis_tdata[6]_i_77_n_0 ;
  wire \m_axis_tdata[6]_i_78_n_0 ;
  wire \m_axis_tdata[6]_i_79_n_0 ;
  wire \m_axis_tdata[6]_i_80_n_0 ;
  wire \m_axis_tdata[6]_i_81_n_0 ;
  wire \m_axis_tdata[6]_i_82_n_0 ;
  wire \m_axis_tdata[6]_i_83_n_0 ;
  wire \m_axis_tdata[6]_i_84_n_0 ;
  wire \m_axis_tdata[6]_i_85_n_0 ;
  wire \m_axis_tdata[6]_i_86_n_0 ;
  wire \m_axis_tdata[6]_i_87_n_0 ;
  wire \m_axis_tdata[6]_i_88_n_0 ;
  wire \m_axis_tdata[6]_i_89_n_0 ;
  wire \m_axis_tdata[6]_i_90_n_0 ;
  wire \m_axis_tdata[6]_i_91_n_0 ;
  wire \m_axis_tdata[6]_i_92_n_0 ;
  wire \m_axis_tdata[6]_i_93_n_0 ;
  wire \m_axis_tdata[6]_i_94_n_0 ;
  wire \m_axis_tdata[6]_i_95_n_0 ;
  wire \m_axis_tdata[6]_i_96_n_0 ;
  wire \m_axis_tdata[6]_i_97_n_0 ;
  wire \m_axis_tdata[6]_i_98_n_0 ;
  wire \m_axis_tdata[6]_i_99_n_0 ;
  wire \m_axis_tdata[7]_i_100_n_0 ;
  wire \m_axis_tdata[7]_i_101_n_0 ;
  wire \m_axis_tdata[7]_i_102_n_0 ;
  wire \m_axis_tdata[7]_i_103_n_0 ;
  wire \m_axis_tdata[7]_i_104_n_0 ;
  wire \m_axis_tdata[7]_i_105_n_0 ;
  wire \m_axis_tdata[7]_i_106_n_0 ;
  wire \m_axis_tdata[7]_i_107_n_0 ;
  wire \m_axis_tdata[7]_i_108_n_0 ;
  wire \m_axis_tdata[7]_i_109_n_0 ;
  wire \m_axis_tdata[7]_i_110_n_0 ;
  wire \m_axis_tdata[7]_i_111_n_0 ;
  wire \m_axis_tdata[7]_i_112_n_0 ;
  wire \m_axis_tdata[7]_i_113_n_0 ;
  wire \m_axis_tdata[7]_i_114_n_0 ;
  wire \m_axis_tdata[7]_i_115_n_0 ;
  wire \m_axis_tdata[7]_i_116_n_0 ;
  wire \m_axis_tdata[7]_i_117_n_0 ;
  wire \m_axis_tdata[7]_i_118_n_0 ;
  wire \m_axis_tdata[7]_i_1_n_0 ;
  wire \m_axis_tdata[7]_i_3_n_0 ;
  wire \m_axis_tdata[7]_i_55_n_0 ;
  wire \m_axis_tdata[7]_i_56_n_0 ;
  wire \m_axis_tdata[7]_i_57_n_0 ;
  wire \m_axis_tdata[7]_i_58_n_0 ;
  wire \m_axis_tdata[7]_i_59_n_0 ;
  wire \m_axis_tdata[7]_i_5_n_0 ;
  wire \m_axis_tdata[7]_i_60_n_0 ;
  wire \m_axis_tdata[7]_i_61_n_0 ;
  wire \m_axis_tdata[7]_i_62_n_0 ;
  wire \m_axis_tdata[7]_i_63_n_0 ;
  wire \m_axis_tdata[7]_i_64_n_0 ;
  wire \m_axis_tdata[7]_i_65_n_0 ;
  wire \m_axis_tdata[7]_i_66_n_0 ;
  wire \m_axis_tdata[7]_i_67_n_0 ;
  wire \m_axis_tdata[7]_i_68_n_0 ;
  wire \m_axis_tdata[7]_i_69_n_0 ;
  wire \m_axis_tdata[7]_i_6_n_0 ;
  wire \m_axis_tdata[7]_i_70_n_0 ;
  wire \m_axis_tdata[7]_i_71_n_0 ;
  wire \m_axis_tdata[7]_i_72_n_0 ;
  wire \m_axis_tdata[7]_i_73_n_0 ;
  wire \m_axis_tdata[7]_i_74_n_0 ;
  wire \m_axis_tdata[7]_i_75_n_0 ;
  wire \m_axis_tdata[7]_i_76_n_0 ;
  wire \m_axis_tdata[7]_i_77_n_0 ;
  wire \m_axis_tdata[7]_i_78_n_0 ;
  wire \m_axis_tdata[7]_i_79_n_0 ;
  wire \m_axis_tdata[7]_i_80_n_0 ;
  wire \m_axis_tdata[7]_i_81_n_0 ;
  wire \m_axis_tdata[7]_i_82_n_0 ;
  wire \m_axis_tdata[7]_i_83_n_0 ;
  wire \m_axis_tdata[7]_i_84_n_0 ;
  wire \m_axis_tdata[7]_i_85_n_0 ;
  wire \m_axis_tdata[7]_i_86_n_0 ;
  wire \m_axis_tdata[7]_i_87_n_0 ;
  wire \m_axis_tdata[7]_i_88_n_0 ;
  wire \m_axis_tdata[7]_i_89_n_0 ;
  wire \m_axis_tdata[7]_i_90_n_0 ;
  wire \m_axis_tdata[7]_i_91_n_0 ;
  wire \m_axis_tdata[7]_i_92_n_0 ;
  wire \m_axis_tdata[7]_i_93_n_0 ;
  wire \m_axis_tdata[7]_i_94_n_0 ;
  wire \m_axis_tdata[7]_i_95_n_0 ;
  wire \m_axis_tdata[7]_i_96_n_0 ;
  wire \m_axis_tdata[7]_i_97_n_0 ;
  wire \m_axis_tdata[7]_i_98_n_0 ;
  wire \m_axis_tdata[7]_i_99_n_0 ;
  wire \m_axis_tdata_reg[0]_i_10_n_0 ;
  wire \m_axis_tdata_reg[0]_i_11_n_0 ;
  wire \m_axis_tdata_reg[0]_i_12_n_0 ;
  wire \m_axis_tdata_reg[0]_i_13_n_0 ;
  wire \m_axis_tdata_reg[0]_i_14_n_0 ;
  wire \m_axis_tdata_reg[0]_i_15_n_0 ;
  wire \m_axis_tdata_reg[0]_i_16_n_0 ;
  wire \m_axis_tdata_reg[0]_i_17_n_0 ;
  wire \m_axis_tdata_reg[0]_i_18_n_0 ;
  wire \m_axis_tdata_reg[0]_i_19_n_0 ;
  wire \m_axis_tdata_reg[0]_i_20_n_0 ;
  wire \m_axis_tdata_reg[0]_i_21_n_0 ;
  wire \m_axis_tdata_reg[0]_i_22_n_0 ;
  wire \m_axis_tdata_reg[0]_i_23_n_0 ;
  wire \m_axis_tdata_reg[0]_i_24_n_0 ;
  wire \m_axis_tdata_reg[0]_i_25_n_0 ;
  wire \m_axis_tdata_reg[0]_i_26_n_0 ;
  wire \m_axis_tdata_reg[0]_i_27_n_0 ;
  wire \m_axis_tdata_reg[0]_i_28_n_0 ;
  wire \m_axis_tdata_reg[0]_i_29_n_0 ;
  wire \m_axis_tdata_reg[0]_i_30_n_0 ;
  wire \m_axis_tdata_reg[0]_i_31_n_0 ;
  wire \m_axis_tdata_reg[0]_i_32_n_0 ;
  wire \m_axis_tdata_reg[0]_i_33_n_0 ;
  wire \m_axis_tdata_reg[0]_i_34_n_0 ;
  wire \m_axis_tdata_reg[0]_i_35_n_0 ;
  wire \m_axis_tdata_reg[0]_i_36_n_0 ;
  wire \m_axis_tdata_reg[0]_i_37_n_0 ;
  wire \m_axis_tdata_reg[0]_i_38_n_0 ;
  wire \m_axis_tdata_reg[0]_i_39_n_0 ;
  wire \m_axis_tdata_reg[0]_i_40_n_0 ;
  wire \m_axis_tdata_reg[0]_i_41_n_0 ;
  wire \m_axis_tdata_reg[0]_i_42_n_0 ;
  wire \m_axis_tdata_reg[0]_i_43_n_0 ;
  wire \m_axis_tdata_reg[0]_i_44_n_0 ;
  wire \m_axis_tdata_reg[0]_i_45_n_0 ;
  wire \m_axis_tdata_reg[0]_i_46_n_0 ;
  wire \m_axis_tdata_reg[0]_i_47_n_0 ;
  wire \m_axis_tdata_reg[0]_i_48_n_0 ;
  wire \m_axis_tdata_reg[0]_i_49_n_0 ;
  wire \m_axis_tdata_reg[0]_i_50_n_0 ;
  wire \m_axis_tdata_reg[0]_i_51_n_0 ;
  wire \m_axis_tdata_reg[0]_i_52_n_0 ;
  wire \m_axis_tdata_reg[0]_i_53_n_0 ;
  wire \m_axis_tdata_reg[0]_i_6_n_0 ;
  wire \m_axis_tdata_reg[0]_i_7_n_0 ;
  wire \m_axis_tdata_reg[0]_i_8_n_0 ;
  wire \m_axis_tdata_reg[0]_i_9_n_0 ;
  wire \m_axis_tdata_reg[1]_i_10_n_0 ;
  wire \m_axis_tdata_reg[1]_i_11_n_0 ;
  wire \m_axis_tdata_reg[1]_i_12_n_0 ;
  wire \m_axis_tdata_reg[1]_i_13_n_0 ;
  wire \m_axis_tdata_reg[1]_i_14_n_0 ;
  wire \m_axis_tdata_reg[1]_i_15_n_0 ;
  wire \m_axis_tdata_reg[1]_i_16_n_0 ;
  wire \m_axis_tdata_reg[1]_i_17_n_0 ;
  wire \m_axis_tdata_reg[1]_i_18_n_0 ;
  wire \m_axis_tdata_reg[1]_i_19_n_0 ;
  wire \m_axis_tdata_reg[1]_i_20_n_0 ;
  wire \m_axis_tdata_reg[1]_i_21_n_0 ;
  wire \m_axis_tdata_reg[1]_i_22_n_0 ;
  wire \m_axis_tdata_reg[1]_i_23_n_0 ;
  wire \m_axis_tdata_reg[1]_i_24_n_0 ;
  wire \m_axis_tdata_reg[1]_i_25_n_0 ;
  wire \m_axis_tdata_reg[1]_i_26_n_0 ;
  wire \m_axis_tdata_reg[1]_i_27_n_0 ;
  wire \m_axis_tdata_reg[1]_i_28_n_0 ;
  wire \m_axis_tdata_reg[1]_i_29_n_0 ;
  wire \m_axis_tdata_reg[1]_i_30_n_0 ;
  wire \m_axis_tdata_reg[1]_i_31_n_0 ;
  wire \m_axis_tdata_reg[1]_i_32_n_0 ;
  wire \m_axis_tdata_reg[1]_i_33_n_0 ;
  wire \m_axis_tdata_reg[1]_i_34_n_0 ;
  wire \m_axis_tdata_reg[1]_i_35_n_0 ;
  wire \m_axis_tdata_reg[1]_i_36_n_0 ;
  wire \m_axis_tdata_reg[1]_i_37_n_0 ;
  wire \m_axis_tdata_reg[1]_i_38_n_0 ;
  wire \m_axis_tdata_reg[1]_i_39_n_0 ;
  wire \m_axis_tdata_reg[1]_i_40_n_0 ;
  wire \m_axis_tdata_reg[1]_i_41_n_0 ;
  wire \m_axis_tdata_reg[1]_i_42_n_0 ;
  wire \m_axis_tdata_reg[1]_i_43_n_0 ;
  wire \m_axis_tdata_reg[1]_i_44_n_0 ;
  wire \m_axis_tdata_reg[1]_i_45_n_0 ;
  wire \m_axis_tdata_reg[1]_i_46_n_0 ;
  wire \m_axis_tdata_reg[1]_i_47_n_0 ;
  wire \m_axis_tdata_reg[1]_i_48_n_0 ;
  wire \m_axis_tdata_reg[1]_i_49_n_0 ;
  wire \m_axis_tdata_reg[1]_i_50_n_0 ;
  wire \m_axis_tdata_reg[1]_i_51_n_0 ;
  wire \m_axis_tdata_reg[1]_i_52_n_0 ;
  wire \m_axis_tdata_reg[1]_i_53_n_0 ;
  wire \m_axis_tdata_reg[1]_i_6_n_0 ;
  wire \m_axis_tdata_reg[1]_i_7_n_0 ;
  wire \m_axis_tdata_reg[1]_i_8_n_0 ;
  wire \m_axis_tdata_reg[1]_i_9_n_0 ;
  wire \m_axis_tdata_reg[2]_i_10_n_0 ;
  wire \m_axis_tdata_reg[2]_i_11_n_0 ;
  wire \m_axis_tdata_reg[2]_i_12_n_0 ;
  wire \m_axis_tdata_reg[2]_i_13_n_0 ;
  wire \m_axis_tdata_reg[2]_i_14_n_0 ;
  wire \m_axis_tdata_reg[2]_i_15_n_0 ;
  wire \m_axis_tdata_reg[2]_i_16_n_0 ;
  wire \m_axis_tdata_reg[2]_i_17_n_0 ;
  wire \m_axis_tdata_reg[2]_i_18_n_0 ;
  wire \m_axis_tdata_reg[2]_i_19_n_0 ;
  wire \m_axis_tdata_reg[2]_i_20_n_0 ;
  wire \m_axis_tdata_reg[2]_i_21_n_0 ;
  wire \m_axis_tdata_reg[2]_i_22_n_0 ;
  wire \m_axis_tdata_reg[2]_i_23_n_0 ;
  wire \m_axis_tdata_reg[2]_i_24_n_0 ;
  wire \m_axis_tdata_reg[2]_i_25_n_0 ;
  wire \m_axis_tdata_reg[2]_i_26_n_0 ;
  wire \m_axis_tdata_reg[2]_i_27_n_0 ;
  wire \m_axis_tdata_reg[2]_i_28_n_0 ;
  wire \m_axis_tdata_reg[2]_i_29_n_0 ;
  wire \m_axis_tdata_reg[2]_i_30_n_0 ;
  wire \m_axis_tdata_reg[2]_i_31_n_0 ;
  wire \m_axis_tdata_reg[2]_i_32_n_0 ;
  wire \m_axis_tdata_reg[2]_i_33_n_0 ;
  wire \m_axis_tdata_reg[2]_i_34_n_0 ;
  wire \m_axis_tdata_reg[2]_i_35_n_0 ;
  wire \m_axis_tdata_reg[2]_i_36_n_0 ;
  wire \m_axis_tdata_reg[2]_i_37_n_0 ;
  wire \m_axis_tdata_reg[2]_i_38_n_0 ;
  wire \m_axis_tdata_reg[2]_i_39_n_0 ;
  wire \m_axis_tdata_reg[2]_i_40_n_0 ;
  wire \m_axis_tdata_reg[2]_i_41_n_0 ;
  wire \m_axis_tdata_reg[2]_i_42_n_0 ;
  wire \m_axis_tdata_reg[2]_i_43_n_0 ;
  wire \m_axis_tdata_reg[2]_i_44_n_0 ;
  wire \m_axis_tdata_reg[2]_i_45_n_0 ;
  wire \m_axis_tdata_reg[2]_i_46_n_0 ;
  wire \m_axis_tdata_reg[2]_i_47_n_0 ;
  wire \m_axis_tdata_reg[2]_i_48_n_0 ;
  wire \m_axis_tdata_reg[2]_i_49_n_0 ;
  wire \m_axis_tdata_reg[2]_i_50_n_0 ;
  wire \m_axis_tdata_reg[2]_i_51_n_0 ;
  wire \m_axis_tdata_reg[2]_i_52_n_0 ;
  wire \m_axis_tdata_reg[2]_i_53_n_0 ;
  wire \m_axis_tdata_reg[2]_i_6_n_0 ;
  wire \m_axis_tdata_reg[2]_i_7_n_0 ;
  wire \m_axis_tdata_reg[2]_i_8_n_0 ;
  wire \m_axis_tdata_reg[2]_i_9_n_0 ;
  wire \m_axis_tdata_reg[3]_i_10_n_0 ;
  wire \m_axis_tdata_reg[3]_i_11_n_0 ;
  wire \m_axis_tdata_reg[3]_i_12_n_0 ;
  wire \m_axis_tdata_reg[3]_i_13_n_0 ;
  wire \m_axis_tdata_reg[3]_i_14_n_0 ;
  wire \m_axis_tdata_reg[3]_i_15_n_0 ;
  wire \m_axis_tdata_reg[3]_i_16_n_0 ;
  wire \m_axis_tdata_reg[3]_i_17_n_0 ;
  wire \m_axis_tdata_reg[3]_i_18_n_0 ;
  wire \m_axis_tdata_reg[3]_i_19_n_0 ;
  wire \m_axis_tdata_reg[3]_i_20_n_0 ;
  wire \m_axis_tdata_reg[3]_i_21_n_0 ;
  wire \m_axis_tdata_reg[3]_i_22_n_0 ;
  wire \m_axis_tdata_reg[3]_i_23_n_0 ;
  wire \m_axis_tdata_reg[3]_i_24_n_0 ;
  wire \m_axis_tdata_reg[3]_i_25_n_0 ;
  wire \m_axis_tdata_reg[3]_i_26_n_0 ;
  wire \m_axis_tdata_reg[3]_i_27_n_0 ;
  wire \m_axis_tdata_reg[3]_i_28_n_0 ;
  wire \m_axis_tdata_reg[3]_i_29_n_0 ;
  wire \m_axis_tdata_reg[3]_i_30_n_0 ;
  wire \m_axis_tdata_reg[3]_i_31_n_0 ;
  wire \m_axis_tdata_reg[3]_i_32_n_0 ;
  wire \m_axis_tdata_reg[3]_i_33_n_0 ;
  wire \m_axis_tdata_reg[3]_i_34_n_0 ;
  wire \m_axis_tdata_reg[3]_i_35_n_0 ;
  wire \m_axis_tdata_reg[3]_i_36_n_0 ;
  wire \m_axis_tdata_reg[3]_i_37_n_0 ;
  wire \m_axis_tdata_reg[3]_i_38_n_0 ;
  wire \m_axis_tdata_reg[3]_i_39_n_0 ;
  wire \m_axis_tdata_reg[3]_i_40_n_0 ;
  wire \m_axis_tdata_reg[3]_i_41_n_0 ;
  wire \m_axis_tdata_reg[3]_i_42_n_0 ;
  wire \m_axis_tdata_reg[3]_i_43_n_0 ;
  wire \m_axis_tdata_reg[3]_i_44_n_0 ;
  wire \m_axis_tdata_reg[3]_i_45_n_0 ;
  wire \m_axis_tdata_reg[3]_i_46_n_0 ;
  wire \m_axis_tdata_reg[3]_i_47_n_0 ;
  wire \m_axis_tdata_reg[3]_i_48_n_0 ;
  wire \m_axis_tdata_reg[3]_i_49_n_0 ;
  wire \m_axis_tdata_reg[3]_i_50_n_0 ;
  wire \m_axis_tdata_reg[3]_i_51_n_0 ;
  wire \m_axis_tdata_reg[3]_i_52_n_0 ;
  wire \m_axis_tdata_reg[3]_i_53_n_0 ;
  wire \m_axis_tdata_reg[3]_i_6_n_0 ;
  wire \m_axis_tdata_reg[3]_i_7_n_0 ;
  wire \m_axis_tdata_reg[3]_i_8_n_0 ;
  wire \m_axis_tdata_reg[3]_i_9_n_0 ;
  wire \m_axis_tdata_reg[4]_i_10_n_0 ;
  wire \m_axis_tdata_reg[4]_i_11_n_0 ;
  wire \m_axis_tdata_reg[4]_i_12_n_0 ;
  wire \m_axis_tdata_reg[4]_i_13_n_0 ;
  wire \m_axis_tdata_reg[4]_i_14_n_0 ;
  wire \m_axis_tdata_reg[4]_i_15_n_0 ;
  wire \m_axis_tdata_reg[4]_i_16_n_0 ;
  wire \m_axis_tdata_reg[4]_i_17_n_0 ;
  wire \m_axis_tdata_reg[4]_i_18_n_0 ;
  wire \m_axis_tdata_reg[4]_i_19_n_0 ;
  wire \m_axis_tdata_reg[4]_i_20_n_0 ;
  wire \m_axis_tdata_reg[4]_i_21_n_0 ;
  wire \m_axis_tdata_reg[4]_i_22_n_0 ;
  wire \m_axis_tdata_reg[4]_i_23_n_0 ;
  wire \m_axis_tdata_reg[4]_i_24_n_0 ;
  wire \m_axis_tdata_reg[4]_i_25_n_0 ;
  wire \m_axis_tdata_reg[4]_i_26_n_0 ;
  wire \m_axis_tdata_reg[4]_i_27_n_0 ;
  wire \m_axis_tdata_reg[4]_i_28_n_0 ;
  wire \m_axis_tdata_reg[4]_i_29_n_0 ;
  wire \m_axis_tdata_reg[4]_i_30_n_0 ;
  wire \m_axis_tdata_reg[4]_i_31_n_0 ;
  wire \m_axis_tdata_reg[4]_i_32_n_0 ;
  wire \m_axis_tdata_reg[4]_i_33_n_0 ;
  wire \m_axis_tdata_reg[4]_i_34_n_0 ;
  wire \m_axis_tdata_reg[4]_i_35_n_0 ;
  wire \m_axis_tdata_reg[4]_i_36_n_0 ;
  wire \m_axis_tdata_reg[4]_i_37_n_0 ;
  wire \m_axis_tdata_reg[4]_i_38_n_0 ;
  wire \m_axis_tdata_reg[4]_i_39_n_0 ;
  wire \m_axis_tdata_reg[4]_i_40_n_0 ;
  wire \m_axis_tdata_reg[4]_i_41_n_0 ;
  wire \m_axis_tdata_reg[4]_i_42_n_0 ;
  wire \m_axis_tdata_reg[4]_i_43_n_0 ;
  wire \m_axis_tdata_reg[4]_i_44_n_0 ;
  wire \m_axis_tdata_reg[4]_i_45_n_0 ;
  wire \m_axis_tdata_reg[4]_i_46_n_0 ;
  wire \m_axis_tdata_reg[4]_i_47_n_0 ;
  wire \m_axis_tdata_reg[4]_i_48_n_0 ;
  wire \m_axis_tdata_reg[4]_i_49_n_0 ;
  wire \m_axis_tdata_reg[4]_i_50_n_0 ;
  wire \m_axis_tdata_reg[4]_i_51_n_0 ;
  wire \m_axis_tdata_reg[4]_i_52_n_0 ;
  wire \m_axis_tdata_reg[4]_i_53_n_0 ;
  wire \m_axis_tdata_reg[4]_i_6_n_0 ;
  wire \m_axis_tdata_reg[4]_i_7_n_0 ;
  wire \m_axis_tdata_reg[4]_i_8_n_0 ;
  wire \m_axis_tdata_reg[4]_i_9_n_0 ;
  wire \m_axis_tdata_reg[5]_i_10_n_0 ;
  wire \m_axis_tdata_reg[5]_i_11_n_0 ;
  wire \m_axis_tdata_reg[5]_i_12_n_0 ;
  wire \m_axis_tdata_reg[5]_i_13_n_0 ;
  wire \m_axis_tdata_reg[5]_i_14_n_0 ;
  wire \m_axis_tdata_reg[5]_i_15_n_0 ;
  wire \m_axis_tdata_reg[5]_i_16_n_0 ;
  wire \m_axis_tdata_reg[5]_i_17_n_0 ;
  wire \m_axis_tdata_reg[5]_i_18_n_0 ;
  wire \m_axis_tdata_reg[5]_i_19_n_0 ;
  wire \m_axis_tdata_reg[5]_i_20_n_0 ;
  wire \m_axis_tdata_reg[5]_i_21_n_0 ;
  wire \m_axis_tdata_reg[5]_i_22_n_0 ;
  wire \m_axis_tdata_reg[5]_i_23_n_0 ;
  wire \m_axis_tdata_reg[5]_i_24_n_0 ;
  wire \m_axis_tdata_reg[5]_i_25_n_0 ;
  wire \m_axis_tdata_reg[5]_i_26_n_0 ;
  wire \m_axis_tdata_reg[5]_i_27_n_0 ;
  wire \m_axis_tdata_reg[5]_i_28_n_0 ;
  wire \m_axis_tdata_reg[5]_i_29_n_0 ;
  wire \m_axis_tdata_reg[5]_i_30_n_0 ;
  wire \m_axis_tdata_reg[5]_i_31_n_0 ;
  wire \m_axis_tdata_reg[5]_i_32_n_0 ;
  wire \m_axis_tdata_reg[5]_i_33_n_0 ;
  wire \m_axis_tdata_reg[5]_i_34_n_0 ;
  wire \m_axis_tdata_reg[5]_i_35_n_0 ;
  wire \m_axis_tdata_reg[5]_i_36_n_0 ;
  wire \m_axis_tdata_reg[5]_i_37_n_0 ;
  wire \m_axis_tdata_reg[5]_i_38_n_0 ;
  wire \m_axis_tdata_reg[5]_i_39_n_0 ;
  wire \m_axis_tdata_reg[5]_i_40_n_0 ;
  wire \m_axis_tdata_reg[5]_i_41_n_0 ;
  wire \m_axis_tdata_reg[5]_i_42_n_0 ;
  wire \m_axis_tdata_reg[5]_i_43_n_0 ;
  wire \m_axis_tdata_reg[5]_i_44_n_0 ;
  wire \m_axis_tdata_reg[5]_i_45_n_0 ;
  wire \m_axis_tdata_reg[5]_i_46_n_0 ;
  wire \m_axis_tdata_reg[5]_i_47_n_0 ;
  wire \m_axis_tdata_reg[5]_i_48_n_0 ;
  wire \m_axis_tdata_reg[5]_i_49_n_0 ;
  wire \m_axis_tdata_reg[5]_i_50_n_0 ;
  wire \m_axis_tdata_reg[5]_i_51_n_0 ;
  wire \m_axis_tdata_reg[5]_i_52_n_0 ;
  wire \m_axis_tdata_reg[5]_i_53_n_0 ;
  wire \m_axis_tdata_reg[5]_i_6_n_0 ;
  wire \m_axis_tdata_reg[5]_i_7_n_0 ;
  wire \m_axis_tdata_reg[5]_i_8_n_0 ;
  wire \m_axis_tdata_reg[5]_i_9_n_0 ;
  wire \m_axis_tdata_reg[6]_i_10_n_0 ;
  wire \m_axis_tdata_reg[6]_i_11_n_0 ;
  wire \m_axis_tdata_reg[6]_i_12_n_0 ;
  wire \m_axis_tdata_reg[6]_i_13_n_0 ;
  wire \m_axis_tdata_reg[6]_i_14_n_0 ;
  wire \m_axis_tdata_reg[6]_i_15_n_0 ;
  wire \m_axis_tdata_reg[6]_i_16_n_0 ;
  wire \m_axis_tdata_reg[6]_i_17_n_0 ;
  wire \m_axis_tdata_reg[6]_i_18_n_0 ;
  wire \m_axis_tdata_reg[6]_i_19_n_0 ;
  wire \m_axis_tdata_reg[6]_i_20_n_0 ;
  wire \m_axis_tdata_reg[6]_i_21_n_0 ;
  wire \m_axis_tdata_reg[6]_i_22_n_0 ;
  wire \m_axis_tdata_reg[6]_i_23_n_0 ;
  wire \m_axis_tdata_reg[6]_i_24_n_0 ;
  wire \m_axis_tdata_reg[6]_i_25_n_0 ;
  wire \m_axis_tdata_reg[6]_i_26_n_0 ;
  wire \m_axis_tdata_reg[6]_i_27_n_0 ;
  wire \m_axis_tdata_reg[6]_i_28_n_0 ;
  wire \m_axis_tdata_reg[6]_i_29_n_0 ;
  wire \m_axis_tdata_reg[6]_i_30_n_0 ;
  wire \m_axis_tdata_reg[6]_i_31_n_0 ;
  wire \m_axis_tdata_reg[6]_i_32_n_0 ;
  wire \m_axis_tdata_reg[6]_i_33_n_0 ;
  wire \m_axis_tdata_reg[6]_i_34_n_0 ;
  wire \m_axis_tdata_reg[6]_i_35_n_0 ;
  wire \m_axis_tdata_reg[6]_i_36_n_0 ;
  wire \m_axis_tdata_reg[6]_i_37_n_0 ;
  wire \m_axis_tdata_reg[6]_i_38_n_0 ;
  wire \m_axis_tdata_reg[6]_i_39_n_0 ;
  wire \m_axis_tdata_reg[6]_i_40_n_0 ;
  wire \m_axis_tdata_reg[6]_i_41_n_0 ;
  wire \m_axis_tdata_reg[6]_i_42_n_0 ;
  wire \m_axis_tdata_reg[6]_i_43_n_0 ;
  wire \m_axis_tdata_reg[6]_i_44_n_0 ;
  wire \m_axis_tdata_reg[6]_i_45_n_0 ;
  wire \m_axis_tdata_reg[6]_i_46_n_0 ;
  wire \m_axis_tdata_reg[6]_i_47_n_0 ;
  wire \m_axis_tdata_reg[6]_i_48_n_0 ;
  wire \m_axis_tdata_reg[6]_i_49_n_0 ;
  wire \m_axis_tdata_reg[6]_i_50_n_0 ;
  wire \m_axis_tdata_reg[6]_i_51_n_0 ;
  wire \m_axis_tdata_reg[6]_i_52_n_0 ;
  wire \m_axis_tdata_reg[6]_i_53_n_0 ;
  wire \m_axis_tdata_reg[6]_i_6_n_0 ;
  wire \m_axis_tdata_reg[6]_i_7_n_0 ;
  wire \m_axis_tdata_reg[6]_i_8_n_0 ;
  wire \m_axis_tdata_reg[6]_i_9_n_0 ;
  wire \m_axis_tdata_reg[7]_i_10_n_0 ;
  wire \m_axis_tdata_reg[7]_i_11_n_0 ;
  wire \m_axis_tdata_reg[7]_i_12_n_0 ;
  wire \m_axis_tdata_reg[7]_i_13_n_0 ;
  wire \m_axis_tdata_reg[7]_i_14_n_0 ;
  wire \m_axis_tdata_reg[7]_i_15_n_0 ;
  wire \m_axis_tdata_reg[7]_i_16_n_0 ;
  wire \m_axis_tdata_reg[7]_i_17_n_0 ;
  wire \m_axis_tdata_reg[7]_i_18_n_0 ;
  wire \m_axis_tdata_reg[7]_i_19_n_0 ;
  wire \m_axis_tdata_reg[7]_i_20_n_0 ;
  wire \m_axis_tdata_reg[7]_i_21_n_0 ;
  wire \m_axis_tdata_reg[7]_i_22_n_0 ;
  wire \m_axis_tdata_reg[7]_i_23_n_0 ;
  wire \m_axis_tdata_reg[7]_i_24_n_0 ;
  wire \m_axis_tdata_reg[7]_i_25_n_0 ;
  wire \m_axis_tdata_reg[7]_i_26_n_0 ;
  wire \m_axis_tdata_reg[7]_i_27_n_0 ;
  wire \m_axis_tdata_reg[7]_i_28_n_0 ;
  wire \m_axis_tdata_reg[7]_i_29_n_0 ;
  wire \m_axis_tdata_reg[7]_i_30_n_0 ;
  wire \m_axis_tdata_reg[7]_i_31_n_0 ;
  wire \m_axis_tdata_reg[7]_i_32_n_0 ;
  wire \m_axis_tdata_reg[7]_i_33_n_0 ;
  wire \m_axis_tdata_reg[7]_i_34_n_0 ;
  wire \m_axis_tdata_reg[7]_i_35_n_0 ;
  wire \m_axis_tdata_reg[7]_i_36_n_0 ;
  wire \m_axis_tdata_reg[7]_i_37_n_0 ;
  wire \m_axis_tdata_reg[7]_i_38_n_0 ;
  wire \m_axis_tdata_reg[7]_i_39_n_0 ;
  wire \m_axis_tdata_reg[7]_i_40_n_0 ;
  wire \m_axis_tdata_reg[7]_i_41_n_0 ;
  wire \m_axis_tdata_reg[7]_i_42_n_0 ;
  wire \m_axis_tdata_reg[7]_i_43_n_0 ;
  wire \m_axis_tdata_reg[7]_i_44_n_0 ;
  wire \m_axis_tdata_reg[7]_i_45_n_0 ;
  wire \m_axis_tdata_reg[7]_i_46_n_0 ;
  wire \m_axis_tdata_reg[7]_i_47_n_0 ;
  wire \m_axis_tdata_reg[7]_i_48_n_0 ;
  wire \m_axis_tdata_reg[7]_i_49_n_0 ;
  wire \m_axis_tdata_reg[7]_i_50_n_0 ;
  wire \m_axis_tdata_reg[7]_i_51_n_0 ;
  wire \m_axis_tdata_reg[7]_i_52_n_0 ;
  wire \m_axis_tdata_reg[7]_i_53_n_0 ;
  wire \m_axis_tdata_reg[7]_i_54_n_0 ;
  wire \m_axis_tdata_reg[7]_i_7_n_0 ;
  wire \m_axis_tdata_reg[7]_i_8_n_0 ;
  wire \m_axis_tdata_reg[7]_i_9_n_0 ;
  wire m_axis_tlast;
  wire m_axis_tlast_i_1_n_0;
  wire m_axis_tready;
  wire m_axis_tvalid;
  wire m_axis_tvalid_i_1_n_0;
  wire [0:0]new_height;
  wire [0:0]new_width;
  wire [15:0]p_1_in;
  wire [7:0]read_data_reg;
  wire [7:0]read_data_reg0;
  wire [7:0]s_axis_tdata;
  wire s_axis_tlast;
  wire s_axis_tready_i_1_n_0;
  wire s_axis_tready_i_2_n_0;
  wire s_axis_tready_reg_0;
  wire s_axis_tvalid;
  wire state1;
  wire state11_out;
  wire state13_out;
  wire state1_carry__0_i_1_n_0;
  wire state1_carry__0_i_2_n_0;
  wire state1_carry__0_i_3_n_0;
  wire state1_carry__0_i_4_n_0;
  wire state1_carry__0_n_0;
  wire state1_carry__0_n_1;
  wire state1_carry__0_n_2;
  wire state1_carry__0_n_3;
  wire state1_carry__1_i_1_n_0;
  wire state1_carry__1_i_2_n_0;
  wire state1_carry__1_i_3_n_0;
  wire state1_carry__1_n_2;
  wire state1_carry__1_n_3;
  wire state1_carry_i_1_n_0;
  wire state1_carry_i_2_n_0;
  wire state1_carry_i_3_n_0;
  wire state1_carry_i_4_n_0;
  wire state1_carry_n_0;
  wire state1_carry_n_1;
  wire state1_carry_n_2;
  wire state1_carry_n_3;
  wire \state1_inferred__1/i__carry__0_n_0 ;
  wire \state1_inferred__1/i__carry__0_n_1 ;
  wire \state1_inferred__1/i__carry__0_n_2 ;
  wire \state1_inferred__1/i__carry__0_n_3 ;
  wire \state1_inferred__1/i__carry__1_n_2 ;
  wire \state1_inferred__1/i__carry__1_n_3 ;
  wire \state1_inferred__1/i__carry_n_0 ;
  wire \state1_inferred__1/i__carry_n_1 ;
  wire \state1_inferred__1/i__carry_n_2 ;
  wire \state1_inferred__1/i__carry_n_3 ;
  wire \state1_inferred__2/i__carry__0_n_0 ;
  wire \state1_inferred__2/i__carry__0_n_1 ;
  wire \state1_inferred__2/i__carry__0_n_2 ;
  wire \state1_inferred__2/i__carry__0_n_3 ;
  wire \state1_inferred__2/i__carry__1_n_2 ;
  wire \state1_inferred__2/i__carry__1_n_3 ;
  wire \state1_inferred__2/i__carry_n_0 ;
  wire \state1_inferred__2/i__carry_n_1 ;
  wire \state1_inferred__2/i__carry_n_2 ;
  wire \state1_inferred__2/i__carry_n_3 ;
  wire [15:1]state20_in;
  wire [15:1]state2__0;
  wire state2_carry__0_i_1_n_0;
  wire state2_carry__0_i_2_n_0;
  wire state2_carry__0_i_3_n_0;
  wire state2_carry__0_i_4_n_0;
  wire state2_carry__0_n_0;
  wire state2_carry__0_n_1;
  wire state2_carry__0_n_2;
  wire state2_carry__0_n_3;
  wire state2_carry__1_i_1_n_0;
  wire state2_carry__1_i_2_n_0;
  wire state2_carry__1_i_3_n_0;
  wire state2_carry__1_i_4_n_0;
  wire state2_carry__1_n_0;
  wire state2_carry__1_n_1;
  wire state2_carry__1_n_2;
  wire state2_carry__1_n_3;
  wire state2_carry__2_i_1_n_0;
  wire state2_carry__2_i_2_n_0;
  wire state2_carry__2_i_3_n_0;
  wire state2_carry__2_n_0;
  wire state2_carry__2_n_2;
  wire state2_carry__2_n_3;
  wire state2_carry_i_2_n_0;
  wire state2_carry_i_3_n_0;
  wire state2_carry_i_4_n_0;
  wire state2_carry_i_5_n_0;
  wire state2_carry_n_0;
  wire state2_carry_n_1;
  wire state2_carry_n_2;
  wire state2_carry_n_3;
  wire \state2_inferred__0/i__carry__0_n_0 ;
  wire \state2_inferred__0/i__carry__0_n_1 ;
  wire \state2_inferred__0/i__carry__0_n_2 ;
  wire \state2_inferred__0/i__carry__0_n_3 ;
  wire \state2_inferred__0/i__carry__1_n_0 ;
  wire \state2_inferred__0/i__carry__1_n_1 ;
  wire \state2_inferred__0/i__carry__1_n_2 ;
  wire \state2_inferred__0/i__carry__1_n_3 ;
  wire \state2_inferred__0/i__carry__2_n_0 ;
  wire \state2_inferred__0/i__carry__2_n_2 ;
  wire \state2_inferred__0/i__carry__2_n_3 ;
  wire \state2_inferred__0/i__carry_n_0 ;
  wire \state2_inferred__0/i__carry_n_1 ;
  wire \state2_inferred__0/i__carry_n_2 ;
  wire \state2_inferred__0/i__carry_n_3 ;
  wire state2_n_100;
  wire state2_n_101;
  wire state2_n_102;
  wire state2_n_103;
  wire state2_n_104;
  wire state2_n_105;
  wire state2_n_74;
  wire state2_n_75;
  wire state2_n_76;
  wire state2_n_77;
  wire state2_n_78;
  wire state2_n_79;
  wire state2_n_80;
  wire state2_n_81;
  wire state2_n_82;
  wire state2_n_83;
  wire state2_n_84;
  wire state2_n_85;
  wire state2_n_86;
  wire state2_n_87;
  wire state2_n_88;
  wire state2_n_89;
  wire state2_n_90;
  wire state2_n_91;
  wire state2_n_92;
  wire state2_n_93;
  wire state2_n_94;
  wire state2_n_95;
  wire state2_n_96;
  wire state2_n_97;
  wire state2_n_98;
  wire state2_n_99;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [1:0]wr_bank_sel;
  wire [31:1]wr_ptr0;
  wire wr_ptr0_carry__0_n_0;
  wire wr_ptr0_carry__0_n_1;
  wire wr_ptr0_carry__0_n_2;
  wire wr_ptr0_carry__0_n_3;
  wire wr_ptr0_carry__1_n_0;
  wire wr_ptr0_carry__1_n_1;
  wire wr_ptr0_carry__1_n_2;
  wire wr_ptr0_carry__1_n_3;
  wire wr_ptr0_carry__2_n_0;
  wire wr_ptr0_carry__2_n_1;
  wire wr_ptr0_carry__2_n_2;
  wire wr_ptr0_carry__2_n_3;
  wire wr_ptr0_carry__3_n_0;
  wire wr_ptr0_carry__3_n_1;
  wire wr_ptr0_carry__3_n_2;
  wire wr_ptr0_carry__3_n_3;
  wire wr_ptr0_carry__4_n_0;
  wire wr_ptr0_carry__4_n_1;
  wire wr_ptr0_carry__4_n_2;
  wire wr_ptr0_carry__4_n_3;
  wire wr_ptr0_carry__5_n_0;
  wire wr_ptr0_carry__5_n_1;
  wire wr_ptr0_carry__5_n_2;
  wire wr_ptr0_carry__5_n_3;
  wire wr_ptr0_carry__6_n_2;
  wire wr_ptr0_carry__6_n_3;
  wire wr_ptr0_carry_n_0;
  wire wr_ptr0_carry_n_1;
  wire wr_ptr0_carry_n_2;
  wire wr_ptr0_carry_n_3;
  wire \wr_ptr[0]_i_1_n_0 ;
  wire \wr_ptr[0]_rep_i_1__0_n_0 ;
  wire \wr_ptr[0]_rep_i_1__1_n_0 ;
  wire \wr_ptr[0]_rep_i_1__2_n_0 ;
  wire \wr_ptr[0]_rep_i_1__3_n_0 ;
  wire \wr_ptr[0]_rep_i_1__4_n_0 ;
  wire \wr_ptr[0]_rep_i_1__5_n_0 ;
  wire \wr_ptr[0]_rep_i_1__6_n_0 ;
  wire \wr_ptr[0]_rep_i_1__7_n_0 ;
  wire \wr_ptr[0]_rep_i_1_n_0 ;
  wire \wr_ptr[10]_i_1_n_0 ;
  wire \wr_ptr[10]_rep_i_1_n_0 ;
  wire \wr_ptr[11]_i_1_n_0 ;
  wire \wr_ptr[12]_i_1_n_0 ;
  wire \wr_ptr[13]_i_1_n_0 ;
  wire \wr_ptr[14]_i_1_n_0 ;
  wire \wr_ptr[15]_i_1_n_0 ;
  wire \wr_ptr[16]_i_1_n_0 ;
  wire \wr_ptr[17]_i_1_n_0 ;
  wire \wr_ptr[18]_i_1_n_0 ;
  wire \wr_ptr[19]_i_1_n_0 ;
  wire \wr_ptr[1]_i_1_n_0 ;
  wire \wr_ptr[20]_i_1_n_0 ;
  wire \wr_ptr[21]_i_1_n_0 ;
  wire \wr_ptr[22]_i_1_n_0 ;
  wire \wr_ptr[23]_i_1_n_0 ;
  wire \wr_ptr[24]_i_1_n_0 ;
  wire \wr_ptr[25]_i_1_n_0 ;
  wire \wr_ptr[26]_i_1_n_0 ;
  wire \wr_ptr[27]_i_1_n_0 ;
  wire \wr_ptr[28]_i_1_n_0 ;
  wire \wr_ptr[29]_i_1_n_0 ;
  wire \wr_ptr[2]_i_1_n_0 ;
  wire \wr_ptr[30]_i_1_n_0 ;
  wire \wr_ptr[31]_i_1_n_0 ;
  wire \wr_ptr[31]_i_2_n_0 ;
  wire \wr_ptr[3]_i_1_n_0 ;
  wire \wr_ptr[4]_i_1_n_0 ;
  wire \wr_ptr[5]_i_1_n_0 ;
  wire \wr_ptr[5]_rep_i_1__0_n_0 ;
  wire \wr_ptr[5]_rep_i_1__1_n_0 ;
  wire \wr_ptr[5]_rep_i_1__2_n_0 ;
  wire \wr_ptr[5]_rep_i_1__3_n_0 ;
  wire \wr_ptr[5]_rep_i_1__4_n_0 ;
  wire \wr_ptr[5]_rep_i_1__5_n_0 ;
  wire \wr_ptr[5]_rep_i_1__6_n_0 ;
  wire \wr_ptr[5]_rep_i_1__7_n_0 ;
  wire \wr_ptr[5]_rep_i_1__8_n_0 ;
  wire \wr_ptr[5]_rep_i_1_n_0 ;
  wire \wr_ptr[6]_i_1_n_0 ;
  wire \wr_ptr[7]_i_1_n_0 ;
  wire \wr_ptr[8]_i_1_n_0 ;
  wire \wr_ptr[9]_i_1_n_0 ;
  wire \wr_ptr[9]_rep_i_1_n_0 ;
  wire \wr_ptr_reg[0]_rep__0_n_0 ;
  wire \wr_ptr_reg[0]_rep__1_n_0 ;
  wire \wr_ptr_reg[0]_rep__2_n_0 ;
  wire \wr_ptr_reg[0]_rep__3_n_0 ;
  wire \wr_ptr_reg[0]_rep__4_n_0 ;
  wire \wr_ptr_reg[0]_rep__5_n_0 ;
  wire \wr_ptr_reg[0]_rep__6_n_0 ;
  wire \wr_ptr_reg[0]_rep__7_n_0 ;
  wire \wr_ptr_reg[0]_rep_n_0 ;
  wire \wr_ptr_reg[10]_rep_n_0 ;
  wire \wr_ptr_reg[5]_rep__0_n_0 ;
  wire \wr_ptr_reg[5]_rep__1_n_0 ;
  wire \wr_ptr_reg[5]_rep__2_n_0 ;
  wire \wr_ptr_reg[5]_rep__3_n_0 ;
  wire \wr_ptr_reg[5]_rep__4_n_0 ;
  wire \wr_ptr_reg[5]_rep__5_n_0 ;
  wire \wr_ptr_reg[5]_rep__6_n_0 ;
  wire \wr_ptr_reg[5]_rep__7_n_0 ;
  wire \wr_ptr_reg[5]_rep__8_n_0 ;
  wire \wr_ptr_reg[5]_rep_n_0 ;
  wire \wr_ptr_reg[9]_rep_n_0 ;
  wire \wr_ptr_reg_n_0_[0] ;
  wire \wr_ptr_reg_n_0_[10] ;
  wire \wr_ptr_reg_n_0_[11] ;
  wire \wr_ptr_reg_n_0_[12] ;
  wire \wr_ptr_reg_n_0_[13] ;
  wire \wr_ptr_reg_n_0_[14] ;
  wire \wr_ptr_reg_n_0_[15] ;
  wire \wr_ptr_reg_n_0_[16] ;
  wire \wr_ptr_reg_n_0_[17] ;
  wire \wr_ptr_reg_n_0_[18] ;
  wire \wr_ptr_reg_n_0_[19] ;
  wire \wr_ptr_reg_n_0_[1] ;
  wire \wr_ptr_reg_n_0_[20] ;
  wire \wr_ptr_reg_n_0_[21] ;
  wire \wr_ptr_reg_n_0_[22] ;
  wire \wr_ptr_reg_n_0_[23] ;
  wire \wr_ptr_reg_n_0_[24] ;
  wire \wr_ptr_reg_n_0_[25] ;
  wire \wr_ptr_reg_n_0_[26] ;
  wire \wr_ptr_reg_n_0_[27] ;
  wire \wr_ptr_reg_n_0_[28] ;
  wire \wr_ptr_reg_n_0_[29] ;
  wire \wr_ptr_reg_n_0_[2] ;
  wire \wr_ptr_reg_n_0_[3] ;
  wire \wr_ptr_reg_n_0_[4] ;
  wire \wr_ptr_reg_n_0_[5] ;
  wire \wr_ptr_reg_n_0_[6] ;
  wire \wr_ptr_reg_n_0_[7] ;
  wire \wr_ptr_reg_n_0_[8] ;
  wire \wr_ptr_reg_n_0_[9] ;
  wire NLW___0_CARRYCASCOUT_UNCONNECTED;
  wire NLW___0_MULTSIGNOUT_UNCONNECTED;
  wire NLW___0_OVERFLOW_UNCONNECTED;
  wire NLW___0_PATTERNBDETECT_UNCONNECTED;
  wire NLW___0_PATTERNDETECT_UNCONNECTED;
  wire NLW___0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW___0_ACOUT_UNCONNECTED;
  wire [17:0]NLW___0_BCOUT_UNCONNECTED;
  wire [3:0]NLW___0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW___0_PCOUT_UNCONNECTED;
  wire [3:1]NLW__i_18_CO_UNCONNECTED;
  wire [3:0]NLW__i_18_O_UNCONNECTED;
  wire [3:1]NLW__i_19_CO_UNCONNECTED;
  wire [3:0]NLW__i_19_O_UNCONNECTED;
  wire [3:0]\NLW__inferred__4/i__carry__2_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__4/i__carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__4/i__carry__4_O_UNCONNECTED ;
  wire [3:0]\NLW__inferred__4/i__carry__5_O_UNCONNECTED ;
  wire [3:3]\NLW__inferred__4/i__carry__6_CO_UNCONNECTED ;
  wire [1:0]\NLW__inferred__4/i__carry__6_O_UNCONNECTED ;
  wire NLW_bram_bank0_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1024_1087_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1024_1087_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1088_1151_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1088_1151_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1152_1215_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1152_1215_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1216_1279_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1216_1279_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1280_1343_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1280_1343_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1344_1407_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1344_1407_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1408_1471_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1408_1471_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1472_1535_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1472_1535_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1536_1599_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1536_1599_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1600_1663_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1600_1663_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1664_1727_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1664_1727_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1728_1791_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1728_1791_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1792_1855_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1792_1855_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1856_1919_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1856_1919_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1920_1983_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1920_1983_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_1984_2047_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_1984_2047_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2048_2111_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2048_2111_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2112_2175_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2112_2175_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2176_2239_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2176_2239_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2240_2303_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2240_2303_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2304_2367_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2304_2367_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2368_2431_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2368_2431_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2432_2495_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2432_2495_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2496_2559_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2496_2559_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2560_2623_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2560_2623_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2624_2687_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2624_2687_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2688_2751_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2688_2751_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2752_2815_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2752_2815_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2816_2879_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2816_2879_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2880_2943_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2880_2943_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_2944_3007_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_2944_3007_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3008_3071_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3008_3071_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3072_3135_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3072_3135_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3136_3199_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3136_3199_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3200_3263_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3200_3263_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3264_3327_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3264_3327_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3328_3391_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3328_3391_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3392_3455_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3392_3455_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3456_3519_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3456_3519_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3520_3583_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3520_3583_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3584_3647_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3584_3647_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3648_3711_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3648_3711_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3712_3775_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3712_3775_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3776_3839_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3776_3839_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3840_3903_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3840_3903_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3904_3967_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3904_3967_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_3968_4031_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_3968_4031_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_4032_4095_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_4032_4095_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_704_767_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_704_767_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_768_831_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_768_831_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_832_895_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_832_895_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_896_959_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_896_959_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank0_reg_960_1023_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank0_reg_960_1023_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1024_1087_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1024_1087_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1088_1151_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1088_1151_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1152_1215_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1152_1215_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1216_1279_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1216_1279_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1280_1343_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1280_1343_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1344_1407_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1344_1407_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1408_1471_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1408_1471_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1472_1535_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1472_1535_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1536_1599_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1536_1599_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1600_1663_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1600_1663_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1664_1727_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1664_1727_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1728_1791_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1728_1791_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1792_1855_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1792_1855_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1856_1919_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1856_1919_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1920_1983_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1920_1983_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_1984_2047_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_1984_2047_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2048_2111_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2048_2111_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2112_2175_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2112_2175_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2176_2239_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2176_2239_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2240_2303_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2240_2303_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2304_2367_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2304_2367_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2368_2431_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2368_2431_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2432_2495_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2432_2495_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2496_2559_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2496_2559_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2560_2623_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2560_2623_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2624_2687_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2624_2687_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2688_2751_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2688_2751_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2752_2815_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2752_2815_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2816_2879_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2816_2879_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2880_2943_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2880_2943_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_2944_3007_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_2944_3007_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3008_3071_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3008_3071_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3072_3135_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3072_3135_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3136_3199_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3136_3199_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3200_3263_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3200_3263_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3264_3327_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3264_3327_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3328_3391_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3328_3391_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3392_3455_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3392_3455_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3456_3519_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3456_3519_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3520_3583_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3520_3583_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3584_3647_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3584_3647_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3648_3711_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3648_3711_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3712_3775_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3712_3775_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3776_3839_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3776_3839_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3840_3903_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3840_3903_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3904_3967_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3904_3967_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_3968_4031_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_3968_4031_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_4032_4095_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_4032_4095_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_704_767_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_704_767_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_768_831_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_768_831_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_832_895_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_832_895_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_896_959_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_896_959_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank1_reg_960_1023_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank1_reg_960_1023_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1024_1087_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1024_1087_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1088_1151_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1088_1151_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1152_1215_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1152_1215_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1216_1279_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1216_1279_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1280_1343_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1280_1343_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1344_1407_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1344_1407_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1408_1471_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1408_1471_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1472_1535_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1472_1535_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1536_1599_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1536_1599_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1600_1663_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1600_1663_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1664_1727_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1664_1727_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1728_1791_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1728_1791_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1792_1855_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1792_1855_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1856_1919_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1856_1919_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1920_1983_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1920_1983_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_1984_2047_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_1984_2047_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2048_2111_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2048_2111_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2112_2175_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2112_2175_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2176_2239_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2176_2239_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2240_2303_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2240_2303_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2304_2367_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2304_2367_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2368_2431_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2368_2431_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2432_2495_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2432_2495_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2496_2559_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2496_2559_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2560_2623_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2560_2623_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2624_2687_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2624_2687_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2688_2751_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2688_2751_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2752_2815_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2752_2815_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2816_2879_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2816_2879_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2880_2943_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2880_2943_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_2944_3007_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_2944_3007_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3008_3071_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3008_3071_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3072_3135_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3072_3135_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3136_3199_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3136_3199_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3200_3263_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3200_3263_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3264_3327_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3264_3327_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3328_3391_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3328_3391_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3392_3455_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3392_3455_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3456_3519_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3456_3519_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3520_3583_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3520_3583_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3584_3647_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3584_3647_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3648_3711_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3648_3711_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3712_3775_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3712_3775_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3776_3839_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3776_3839_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3840_3903_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3840_3903_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3904_3967_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3904_3967_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_3968_4031_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_3968_4031_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_4032_4095_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_4032_4095_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_704_767_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_704_767_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_768_831_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_768_831_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_832_895_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_832_895_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_896_959_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_896_959_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank2_reg_960_1023_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank2_reg_960_1023_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_0_63_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_0_63_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1024_1087_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1024_1087_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1088_1151_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1088_1151_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1152_1215_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1152_1215_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1216_1279_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1216_1279_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1280_1343_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1280_1343_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_128_191_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_128_191_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1344_1407_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1344_1407_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1408_1471_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1408_1471_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1472_1535_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1472_1535_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1536_1599_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1536_1599_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1600_1663_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1600_1663_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1664_1727_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1664_1727_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1728_1791_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1728_1791_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1792_1855_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1792_1855_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1856_1919_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1856_1919_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1920_1983_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1920_1983_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_192_255_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_192_255_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_1984_2047_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_1984_2047_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2048_2111_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2048_2111_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2048_2111_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2048_2111_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2112_2175_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2112_2175_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2112_2175_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2112_2175_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2176_2239_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2176_2239_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2176_2239_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2176_2239_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2240_2303_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2240_2303_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2240_2303_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2240_2303_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2304_2367_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2304_2367_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2304_2367_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2304_2367_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2368_2431_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2368_2431_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2368_2431_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2368_2431_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2432_2495_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2432_2495_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2432_2495_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2432_2495_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2496_2559_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2496_2559_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2496_2559_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2496_2559_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2560_2623_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2560_2623_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2560_2623_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2560_2623_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_256_319_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_256_319_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2624_2687_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2624_2687_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2624_2687_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2624_2687_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2688_2751_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2688_2751_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2688_2751_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2688_2751_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2752_2815_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2752_2815_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2752_2815_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2752_2815_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2816_2879_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2816_2879_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2816_2879_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2816_2879_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2880_2943_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2880_2943_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2880_2943_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2880_2943_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2944_3007_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2944_3007_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_2944_3007_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_2944_3007_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3008_3071_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3008_3071_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3008_3071_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3008_3071_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3072_3135_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3072_3135_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3072_3135_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3072_3135_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3136_3199_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3136_3199_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3136_3199_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3136_3199_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3200_3263_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3200_3263_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3200_3263_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3200_3263_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_320_383_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_320_383_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3264_3327_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3264_3327_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3264_3327_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3264_3327_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3328_3391_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3328_3391_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3328_3391_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3328_3391_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3392_3455_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3392_3455_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3392_3455_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3392_3455_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3456_3519_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3456_3519_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3456_3519_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3456_3519_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3520_3583_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3520_3583_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3520_3583_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3520_3583_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3584_3647_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3584_3647_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3584_3647_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3584_3647_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3648_3711_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3648_3711_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3648_3711_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3648_3711_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3712_3775_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3712_3775_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3712_3775_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3712_3775_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3776_3839_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3776_3839_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3776_3839_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3776_3839_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3840_3903_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3840_3903_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3840_3903_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3840_3903_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_384_447_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_384_447_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3904_3967_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3904_3967_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3904_3967_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3904_3967_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3968_4031_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3968_4031_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_3968_4031_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_3968_4031_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_4032_4095_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_4032_4095_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_4032_4095_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_4032_4095_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_448_511_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_448_511_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_512_575_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_512_575_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_576_639_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_576_639_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_640_703_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_640_703_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_64_127_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_64_127_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_704_767_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_704_767_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_768_831_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_768_831_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_832_895_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_832_895_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_896_959_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_896_959_7_7_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_bram_bank3_reg_960_1023_6_6_SPO_UNCONNECTED;
  wire NLW_bram_bank3_reg_960_1023_7_7_SPO_UNCONNECTED;
  wire [3:2]\NLW_in_x_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_x_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_in_y_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_in_y_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_state1_carry_O_UNCONNECTED;
  wire [3:0]NLW_state1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_state1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_state1_carry__1_O_UNCONNECTED;
  wire [3:0]\NLW_state1_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_state1_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_state1_inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_state1_inferred__2/i__carry__1_O_UNCONNECTED ;
  wire NLW_state2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_state2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_state2_OVERFLOW_UNCONNECTED;
  wire NLW_state2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_state2_PATTERNDETECT_UNCONNECTED;
  wire NLW_state2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_state2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_state2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_state2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_state2_P_UNCONNECTED;
  wire [47:0]NLW_state2_PCOUT_UNCONNECTED;
  wire [2:2]NLW_state2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_state2_carry__2_O_UNCONNECTED;
  wire [2:2]\NLW_state2_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_state2_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [3:2]NLW_wr_ptr0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_wr_ptr0_carry__6_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    __0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_width}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW___0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW___0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW___0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW___0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW___0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW___0_OVERFLOW_UNCONNECTED),
        .P({__0_n_58,__0_n_59,__0_n_60,__0_n_61,__0_n_62,__0_n_63,__0_n_64,__0_n_65,__0_n_66,__0_n_67,__0_n_68,__0_n_69,__0_n_70,__0_n_71,__0_n_72,__0_n_73,__0_n_74,__0_n_75,__0_n_76,__0_n_77,__0_n_78,__0_n_79,__0_n_80,__0_n_81,__0_n_82,__0_n_83,__0_n_84,__0_n_85,__0_n_86,__0_n_87,__0_n_88,__0_n_89,__0_n_90,__0_n_91,__0_n_92,__0_n_93,__0_n_94,__0_n_95,__0_n_96,__0_n_97,__0_n_98,__0_n_99,__0_n_100,__0_n_101,__0_n_102,__0_n_103,__0_n_104,__0_n_105}),
        .PATTERNBDETECT(NLW___0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW___0_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW___0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW___0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h4403)) 
    _i_1
       (.I0(_i_18_n_3),
        .I1(i_mode[0]),
        .I2(_i_19_n_3),
        .I3(i_mode[1]),
        .O(B));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_10
       (.I0(calc_addr1[7]),
        .I1(\in_y_reg_n_0_[7] ),
        .I2(\in_x_reg_n_0_[7] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[7]),
        .I5(i_mode[0]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_11
       (.I0(calc_addr1[6]),
        .I1(\in_y_reg_n_0_[6] ),
        .I2(\in_x_reg_n_0_[6] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[6]),
        .I5(i_mode[0]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_12
       (.I0(calc_addr1[5]),
        .I1(\in_y_reg_n_0_[5] ),
        .I2(\in_x_reg_n_0_[5] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[5]),
        .I5(i_mode[0]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_13
       (.I0(calc_addr1[4]),
        .I1(\in_y_reg_n_0_[4] ),
        .I2(\in_x_reg_n_0_[4] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[4]),
        .I5(i_mode[0]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_14
       (.I0(calc_addr1[3]),
        .I1(\in_y_reg_n_0_[3] ),
        .I2(\in_x_reg_n_0_[3] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[3]),
        .I5(i_mode[0]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_15
       (.I0(calc_addr1[2]),
        .I1(\in_y_reg_n_0_[2] ),
        .I2(\in_x_reg_n_0_[2] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[2]),
        .I5(i_mode[0]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_16
       (.I0(calc_addr1[1]),
        .I1(\in_y_reg_n_0_[1] ),
        .I2(\in_x_reg_n_0_[1] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[1]),
        .I5(i_mode[0]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_17
       (.I0(calc_addr1[0]),
        .I1(\in_y_reg_n_0_[0] ),
        .I2(\in_x_reg_n_0_[0] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[0]),
        .I5(i_mode[0]),
        .O(A[0]));
  CARRY4 _i_18
       (.CI(calc_addr1_carry__2_n_0),
        .CO({NLW__i_18_CO_UNCONNECTED[3:1],_i_18_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__i_18_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 _i_19
       (.CI(calc_addr2_carry__2_n_0),
        .CO({NLW__i_19_CO_UNCONNECTED[3:1],_i_19_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW__i_19_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_2
       (.I0(calc_addr1[15]),
        .I1(\in_y_reg_n_0_[15] ),
        .I2(\in_x_reg_n_0_[15] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[15]),
        .I5(i_mode[0]),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_3
       (.I0(calc_addr1[14]),
        .I1(\in_y_reg_n_0_[14] ),
        .I2(\in_x_reg_n_0_[14] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[14]),
        .I5(i_mode[0]),
        .O(A[14]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_4
       (.I0(calc_addr1[13]),
        .I1(\in_y_reg_n_0_[13] ),
        .I2(\in_x_reg_n_0_[13] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[13]),
        .I5(i_mode[0]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_5
       (.I0(calc_addr1[12]),
        .I1(\in_y_reg_n_0_[12] ),
        .I2(\in_x_reg_n_0_[12] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[12]),
        .I5(i_mode[0]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_6
       (.I0(calc_addr1[11]),
        .I1(\in_y_reg_n_0_[11] ),
        .I2(\in_x_reg_n_0_[11] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[11]),
        .I5(i_mode[0]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_7
       (.I0(calc_addr1[10]),
        .I1(\in_y_reg_n_0_[10] ),
        .I2(\in_x_reg_n_0_[10] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[10]),
        .I5(i_mode[0]),
        .O(A[10]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_8
       (.I0(calc_addr1[9]),
        .I1(\in_y_reg_n_0_[9] ),
        .I2(\in_x_reg_n_0_[9] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[9]),
        .I5(i_mode[0]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    _i_9
       (.I0(calc_addr1[8]),
        .I1(\in_y_reg_n_0_[8] ),
        .I2(\in_x_reg_n_0_[8] ),
        .I3(i_mode[1]),
        .I4(calc_addr2[8]),
        .I5(i_mode[0]),
        .O(A[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__4/i__carry_n_0 ,\_inferred__4/i__carry_n_1 ,\_inferred__4/i__carry_n_2 ,\_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(I13[3:0]),
        .O({\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .S({i__carry_i_1__2_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__0 
       (.CI(\_inferred__4/i__carry_n_0 ),
        .CO({\_inferred__4/i__carry__0_n_0 ,\_inferred__4/i__carry__0_n_1 ,\_inferred__4/i__carry__0_n_2 ,\_inferred__4/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(I13[7:4]),
        .O({\_inferred__4/i__carry__0_n_4 ,\_inferred__4/i__carry__0_n_5 ,\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__1 
       (.CI(\_inferred__4/i__carry__0_n_0 ),
        .CO({\_inferred__4/i__carry__1_n_0 ,\_inferred__4/i__carry__1_n_1 ,\_inferred__4/i__carry__1_n_2 ,\_inferred__4/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(I13[11:8]),
        .O({\_inferred__4/i__carry__1_n_4 ,\_inferred__4/i__carry__1_n_5 ,\_inferred__4/i__carry__1_n_6 ,\_inferred__4/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__2 
       (.CI(\_inferred__4/i__carry__1_n_0 ),
        .CO({\_inferred__4/i__carry__2_n_0 ,\_inferred__4/i__carry__2_n_1 ,\_inferred__4/i__carry__2_n_2 ,\_inferred__4/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(I13[15:12]),
        .O(\NLW__inferred__4/i__carry__2_O_UNCONNECTED [3:0]),
        .S({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__3 
       (.CI(\_inferred__4/i__carry__2_n_0 ),
        .CO({\_inferred__4/i__carry__3_n_0 ,\_inferred__4/i__carry__3_n_1 ,\_inferred__4/i__carry__3_n_2 ,\_inferred__4/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({__0_n_103,__0_n_104,__0_n_105,I13[16]}),
        .O(\NLW__inferred__4/i__carry__3_O_UNCONNECTED [3:0]),
        .S({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__4 
       (.CI(\_inferred__4/i__carry__3_n_0 ),
        .CO({\_inferred__4/i__carry__4_n_0 ,\_inferred__4/i__carry__4_n_1 ,\_inferred__4/i__carry__4_n_2 ,\_inferred__4/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({__0_n_99,__0_n_100,__0_n_101,__0_n_102}),
        .O(\NLW__inferred__4/i__carry__4_O_UNCONNECTED [3:0]),
        .S({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__5 
       (.CI(\_inferred__4/i__carry__4_n_0 ),
        .CO({\_inferred__4/i__carry__5_n_0 ,\_inferred__4/i__carry__5_n_1 ,\_inferred__4/i__carry__5_n_2 ,\_inferred__4/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({__0_n_95,__0_n_96,__0_n_97,__0_n_98}),
        .O(\NLW__inferred__4/i__carry__5_O_UNCONNECTED [3:0]),
        .S({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__4/i__carry__6 
       (.CI(\_inferred__4/i__carry__5_n_0 ),
        .CO({\NLW__inferred__4/i__carry__6_CO_UNCONNECTED [3],\_inferred__4/i__carry__6_n_1 ,\_inferred__4/i__carry__6_n_2 ,\_inferred__4/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,__0_n_92,__0_n_93,__0_n_94}),
        .O({\_inferred__4/i__carry__6_n_4 ,\_inferred__4/i__carry__6_n_5 ,\NLW__inferred__4/i__carry__6_O_UNCONNECTED [1:0]}),
        .S({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_0_63_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_0_63_0_2_n_0),
        .DOB(bram_bank0_reg_0_63_0_2_n_1),
        .DOC(bram_bank0_reg_0_63_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0010)) 
    bram_bank0_reg_0_63_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank0_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    bram_bank0_reg_0_63_0_2_i_2
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(s_axis_tvalid),
        .I3(s_axis_tready_reg_0),
        .I4(wr_bank_sel[0]),
        .I5(wr_bank_sel[1]),
        .O(bram_bank00_out));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    bram_bank0_reg_0_63_0_2_i_3
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .O(bram_bank0_reg_0_63_0_2_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_0_63_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_0_63_3_5_n_0),
        .DOB(bram_bank0_reg_0_63_3_5_n_1),
        .DOC(bram_bank0_reg_0_63_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_0_63_6_6
       (.A0(\wr_ptr_reg[0]_rep__5_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_0_63_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_0_63_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_0_63_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1024_1087_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1024_1087_0_2_n_0),
        .DOB(bram_bank0_reg_1024_1087_0_2_n_1),
        .DOC(bram_bank0_reg_1024_1087_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1024_1087_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank0_reg_1024_1087_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank0_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1024_1087_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1024_1087_3_5_n_0),
        .DOB(bram_bank0_reg_1024_1087_3_5_n_1),
        .DOC(bram_bank0_reg_1024_1087_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1024_1087_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1024_1087_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1024_1087_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1024_1087_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1024_1087_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1024_1087_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1088_1151_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1088_1151_0_2_n_0),
        .DOB(bram_bank0_reg_1088_1151_0_2_n_1),
        .DOC(bram_bank0_reg_1088_1151_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank0_reg_1088_1151_0_2_i_1
       (.I0(bram_bank0_reg_1088_1151_0_2_i_2_n_0),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank0_reg_1088_1151_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    bram_bank0_reg_1088_1151_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .O(bram_bank0_reg_1088_1151_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1088_1151_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1088_1151_3_5_n_0),
        .DOB(bram_bank0_reg_1088_1151_3_5_n_1),
        .DOC(bram_bank0_reg_1088_1151_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1088_1151_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1088_1151_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1088_1151_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1088_1151_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1088_1151_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1088_1151_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1152_1215_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1152_1215_0_2_n_0),
        .DOB(bram_bank0_reg_1152_1215_0_2_n_1),
        .DOC(bram_bank0_reg_1152_1215_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank0_reg_1152_1215_0_2_i_1
       (.I0(bram_bank0_reg_1152_1215_0_2_i_2_n_0),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank0_reg_1152_1215_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    bram_bank0_reg_1152_1215_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .O(bram_bank0_reg_1152_1215_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1152_1215_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1152_1215_3_5_n_0),
        .DOB(bram_bank0_reg_1152_1215_3_5_n_1),
        .DOC(bram_bank0_reg_1152_1215_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1152_1215_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1152_1215_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1152_1215_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1152_1215_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1152_1215_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1152_1215_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1216_1279_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1216_1279_0_2_n_0),
        .DOB(bram_bank0_reg_1216_1279_0_2_n_1),
        .DOC(bram_bank0_reg_1216_1279_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_1216_1279_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1216_1279_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1216_1279_3_5_n_0),
        .DOB(bram_bank0_reg_1216_1279_3_5_n_1),
        .DOC(bram_bank0_reg_1216_1279_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1216_1279_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1216_1279_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1216_1279_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1216_1279_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1216_1279_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1216_1279_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1280_1343_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1280_1343_0_2_n_0),
        .DOB(bram_bank0_reg_1280_1343_0_2_n_1),
        .DOC(bram_bank0_reg_1280_1343_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank0_reg_1280_1343_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank0_reg_1280_1343_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h1)) 
    bram_bank0_reg_1280_1343_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .O(bram_bank0_reg_1280_1343_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1280_1343_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1280_1343_3_5_n_0),
        .DOB(bram_bank0_reg_1280_1343_3_5_n_1),
        .DOC(bram_bank0_reg_1280_1343_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1280_1343_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1280_1343_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1280_1343_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1280_1343_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1280_1343_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1280_1343_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_128_191_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_128_191_0_2_n_0),
        .DOB(bram_bank0_reg_128_191_0_2_n_1),
        .DOC(bram_bank0_reg_128_191_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_128_191_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank0_reg_128_191_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank0_reg_128_191_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    bram_bank0_reg_128_191_0_2_i_2
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank0_reg_128_191_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_128_191_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_128_191_3_5_n_0),
        .DOB(bram_bank0_reg_128_191_3_5_n_1),
        .DOC(bram_bank0_reg_128_191_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_128_191_6_6
       (.A0(\wr_ptr_reg[0]_rep__5_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_128_191_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_128_191_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_128_191_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1344_1407_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1344_1407_0_2_n_0),
        .DOB(bram_bank0_reg_1344_1407_0_2_n_1),
        .DOC(bram_bank0_reg_1344_1407_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_1344_1407_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1344_1407_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1344_1407_3_5_n_0),
        .DOB(bram_bank0_reg_1344_1407_3_5_n_1),
        .DOC(bram_bank0_reg_1344_1407_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1344_1407_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1344_1407_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1344_1407_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1344_1407_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1344_1407_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1344_1407_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1408_1471_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1408_1471_0_2_n_0),
        .DOB(bram_bank0_reg_1408_1471_0_2_n_1),
        .DOC(bram_bank0_reg_1408_1471_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_1408_1471_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1408_1471_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1408_1471_3_5_n_0),
        .DOB(bram_bank0_reg_1408_1471_3_5_n_1),
        .DOC(bram_bank0_reg_1408_1471_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1408_1471_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1408_1471_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1408_1471_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1408_1471_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1408_1471_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1408_1471_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1472_1535_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1472_1535_0_2_n_0),
        .DOB(bram_bank0_reg_1472_1535_0_2_n_1),
        .DOC(bram_bank0_reg_1472_1535_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_1472_1535_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[9] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1472_1535_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1472_1535_3_5_n_0),
        .DOB(bram_bank0_reg_1472_1535_3_5_n_1),
        .DOC(bram_bank0_reg_1472_1535_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1472_1535_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1472_1535_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1472_1535_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1472_1535_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1472_1535_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1472_1535_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1536_1599_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1536_1599_0_2_n_0),
        .DOB(bram_bank0_reg_1536_1599_0_2_n_1),
        .DOC(bram_bank0_reg_1536_1599_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank0_reg_1536_1599_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank0_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1536_1599_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1536_1599_3_5_n_0),
        .DOB(bram_bank0_reg_1536_1599_3_5_n_1),
        .DOC(bram_bank0_reg_1536_1599_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1536_1599_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1536_1599_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1536_1599_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1536_1599_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1536_1599_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1536_1599_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1600_1663_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1600_1663_0_2_n_0),
        .DOB(bram_bank0_reg_1600_1663_0_2_n_1),
        .DOC(bram_bank0_reg_1600_1663_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_1600_1663_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1600_1663_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1600_1663_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_1600_1663_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank0_reg_1600_1663_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1600_1663_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1600_1663_3_5_n_0),
        .DOB(bram_bank0_reg_1600_1663_3_5_n_1),
        .DOC(bram_bank0_reg_1600_1663_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1600_1663_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1600_1663_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1600_1663_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1600_1663_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1600_1663_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1600_1663_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1664_1727_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1664_1727_0_2_n_0),
        .DOB(bram_bank0_reg_1664_1727_0_2_n_1),
        .DOC(bram_bank0_reg_1664_1727_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_1664_1727_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1664_1727_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1664_1727_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_1664_1727_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank0_reg_1664_1727_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1664_1727_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1664_1727_3_5_n_0),
        .DOB(bram_bank0_reg_1664_1727_3_5_n_1),
        .DOC(bram_bank0_reg_1664_1727_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1664_1727_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1664_1727_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1664_1727_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1664_1727_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1664_1727_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1664_1727_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1728_1791_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1728_1791_0_2_n_0),
        .DOB(bram_bank0_reg_1728_1791_0_2_n_1),
        .DOC(bram_bank0_reg_1728_1791_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_1728_1791_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1728_1791_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1728_1791_3_5_n_0),
        .DOB(bram_bank0_reg_1728_1791_3_5_n_1),
        .DOC(bram_bank0_reg_1728_1791_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1728_1791_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1728_1791_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1728_1791_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1728_1791_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1728_1791_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1728_1791_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1792_1855_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1792_1855_0_2_n_0),
        .DOB(bram_bank0_reg_1792_1855_0_2_n_1),
        .DOC(bram_bank0_reg_1792_1855_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_1792_1855_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1792_1855_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_1792_1855_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank0_reg_1792_1855_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1792_1855_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1792_1855_3_5_n_0),
        .DOB(bram_bank0_reg_1792_1855_3_5_n_1),
        .DOC(bram_bank0_reg_1792_1855_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1792_1855_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1792_1855_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1792_1855_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1792_1855_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1792_1855_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1792_1855_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1856_1919_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1856_1919_0_2_n_0),
        .DOB(bram_bank0_reg_1856_1919_0_2_n_1),
        .DOC(bram_bank0_reg_1856_1919_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_1856_1919_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1856_1919_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1856_1919_3_5_n_0),
        .DOB(bram_bank0_reg_1856_1919_3_5_n_1),
        .DOC(bram_bank0_reg_1856_1919_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1856_1919_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1856_1919_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1856_1919_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1856_1919_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1856_1919_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1856_1919_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1920_1983_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1920_1983_0_2_n_0),
        .DOB(bram_bank0_reg_1920_1983_0_2_n_1),
        .DOC(bram_bank0_reg_1920_1983_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_1920_1983_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1920_1983_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1920_1983_3_5_n_0),
        .DOB(bram_bank0_reg_1920_1983_3_5_n_1),
        .DOC(bram_bank0_reg_1920_1983_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1920_1983_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1920_1983_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1920_1983_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1920_1983_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1920_1983_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1920_1983_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_192_255_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_192_255_0_2_n_0),
        .DOB(bram_bank0_reg_192_255_0_2_n_1),
        .DOC(bram_bank0_reg_192_255_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank0_reg_192_255_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank00_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank0_reg_192_255_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h1)) 
    bram_bank0_reg_192_255_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .O(bram_bank0_reg_192_255_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_192_255_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_192_255_3_5_n_0),
        .DOB(bram_bank0_reg_192_255_3_5_n_1),
        .DOC(bram_bank0_reg_192_255_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_192_255_6_6
       (.A0(\wr_ptr_reg[0]_rep__5_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_192_255_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_192_255_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_192_255_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_1984_2047_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1984_2047_0_2_n_0),
        .DOB(bram_bank0_reg_1984_2047_0_2_n_1),
        .DOC(bram_bank0_reg_1984_2047_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    bram_bank0_reg_1984_2047_0_2_i_1
       (.I0(bram_bank00_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank0_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_1984_2047_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_1984_2047_3_5_n_0),
        .DOB(bram_bank0_reg_1984_2047_3_5_n_1),
        .DOC(bram_bank0_reg_1984_2047_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_1984_2047_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_1984_2047_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1984_2047_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_1984_2047_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_1984_2047_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_1984_2047_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2048_2111_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2048_2111_0_2_n_0),
        .DOB(bram_bank0_reg_2048_2111_0_2_n_1),
        .DOC(bram_bank0_reg_2048_2111_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2048_2111_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank0_reg_2048_2111_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank0_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2048_2111_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2048_2111_3_5_n_0),
        .DOB(bram_bank0_reg_2048_2111_3_5_n_1),
        .DOC(bram_bank0_reg_2048_2111_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2048_2111_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2048_2111_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2048_2111_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2048_2111_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2048_2111_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2048_2111_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2112_2175_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2112_2175_0_2_n_0),
        .DOB(bram_bank0_reg_2112_2175_0_2_n_1),
        .DOC(bram_bank0_reg_2112_2175_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2112_2175_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank0_reg_2112_2175_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank0_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2112_2175_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2112_2175_3_5_n_0),
        .DOB(bram_bank0_reg_2112_2175_3_5_n_1),
        .DOC(bram_bank0_reg_2112_2175_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2112_2175_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2112_2175_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2112_2175_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2112_2175_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2112_2175_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2112_2175_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2176_2239_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2176_2239_0_2_n_0),
        .DOB(bram_bank0_reg_2176_2239_0_2_n_1),
        .DOC(bram_bank0_reg_2176_2239_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2176_2239_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank0_reg_2176_2239_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank0_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2176_2239_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2176_2239_3_5_n_0),
        .DOB(bram_bank0_reg_2176_2239_3_5_n_1),
        .DOC(bram_bank0_reg_2176_2239_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2176_2239_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2176_2239_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2176_2239_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2176_2239_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2176_2239_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2176_2239_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2240_2303_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2240_2303_0_2_n_0),
        .DOB(bram_bank0_reg_2240_2303_0_2_n_1),
        .DOC(bram_bank0_reg_2240_2303_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2240_2303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_2240_2303_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_2240_2303_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_2240_2303_0_2_i_2
       (.I0(bram_bank00_out),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_2240_2303_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2240_2303_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2240_2303_3_5_n_0),
        .DOB(bram_bank0_reg_2240_2303_3_5_n_1),
        .DOC(bram_bank0_reg_2240_2303_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2240_2303_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2240_2303_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2240_2303_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2240_2303_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2240_2303_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2240_2303_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2304_2367_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2304_2367_0_2_n_0),
        .DOB(bram_bank0_reg_2304_2367_0_2_n_1),
        .DOC(bram_bank0_reg_2304_2367_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2304_2367_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank0_reg_2304_2367_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank0_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2304_2367_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2304_2367_3_5_n_0),
        .DOB(bram_bank0_reg_2304_2367_3_5_n_1),
        .DOC(bram_bank0_reg_2304_2367_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2304_2367_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2304_2367_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2304_2367_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2304_2367_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2304_2367_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2304_2367_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2368_2431_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2368_2431_0_2_n_0),
        .DOB(bram_bank0_reg_2368_2431_0_2_n_1),
        .DOC(bram_bank0_reg_2368_2431_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2368_2431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_2368_2431_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2368_2431_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2368_2431_3_5_n_0),
        .DOB(bram_bank0_reg_2368_2431_3_5_n_1),
        .DOC(bram_bank0_reg_2368_2431_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2368_2431_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2368_2431_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2368_2431_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2368_2431_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2368_2431_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2368_2431_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2432_2495_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2432_2495_0_2_n_0),
        .DOB(bram_bank0_reg_2432_2495_0_2_n_1),
        .DOC(bram_bank0_reg_2432_2495_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2432_2495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_2432_2495_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2432_2495_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2432_2495_3_5_n_0),
        .DOB(bram_bank0_reg_2432_2495_3_5_n_1),
        .DOC(bram_bank0_reg_2432_2495_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2432_2495_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2432_2495_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2432_2495_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2432_2495_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2432_2495_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2432_2495_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2496_2559_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2496_2559_0_2_n_0),
        .DOB(bram_bank0_reg_2496_2559_0_2_n_1),
        .DOC(bram_bank0_reg_2496_2559_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2496_2559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_2496_2559_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2496_2559_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2496_2559_3_5_n_0),
        .DOB(bram_bank0_reg_2496_2559_3_5_n_1),
        .DOC(bram_bank0_reg_2496_2559_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2496_2559_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2496_2559_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2496_2559_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2496_2559_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2496_2559_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2496_2559_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2560_2623_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2560_2623_0_2_n_0),
        .DOB(bram_bank0_reg_2560_2623_0_2_n_1),
        .DOC(bram_bank0_reg_2560_2623_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2560_2623_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank0_reg_2560_2623_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank0_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2560_2623_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2560_2623_3_5_n_0),
        .DOB(bram_bank0_reg_2560_2623_3_5_n_1),
        .DOC(bram_bank0_reg_2560_2623_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2560_2623_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2560_2623_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2560_2623_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2560_2623_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2560_2623_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2560_2623_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_256_319_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_256_319_0_2_n_0),
        .DOB(bram_bank0_reg_256_319_0_2_n_1),
        .DOC(bram_bank0_reg_256_319_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_256_319_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank0_reg_256_319_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank0_reg_256_319_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    bram_bank0_reg_256_319_0_2_i_2
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .O(bram_bank0_reg_256_319_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_256_319_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_256_319_3_5_n_0),
        .DOB(bram_bank0_reg_256_319_3_5_n_1),
        .DOC(bram_bank0_reg_256_319_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_256_319_6_6
       (.A0(\wr_ptr_reg[0]_rep__5_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_256_319_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_256_319_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_256_319_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2624_2687_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2624_2687_0_2_n_0),
        .DOB(bram_bank0_reg_2624_2687_0_2_n_1),
        .DOC(bram_bank0_reg_2624_2687_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2624_2687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_2624_2687_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2624_2687_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2624_2687_3_5_n_0),
        .DOB(bram_bank0_reg_2624_2687_3_5_n_1),
        .DOC(bram_bank0_reg_2624_2687_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2624_2687_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2624_2687_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2624_2687_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2624_2687_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2624_2687_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2624_2687_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2688_2751_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2688_2751_0_2_n_0),
        .DOB(bram_bank0_reg_2688_2751_0_2_n_1),
        .DOC(bram_bank0_reg_2688_2751_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2688_2751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_2688_2751_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2688_2751_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2688_2751_3_5_n_0),
        .DOB(bram_bank0_reg_2688_2751_3_5_n_1),
        .DOC(bram_bank0_reg_2688_2751_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2688_2751_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2688_2751_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2688_2751_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2688_2751_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2688_2751_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2688_2751_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2752_2815_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2752_2815_0_2_n_0),
        .DOB(bram_bank0_reg_2752_2815_0_2_n_1),
        .DOC(bram_bank0_reg_2752_2815_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2752_2815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_2752_2815_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2752_2815_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2752_2815_3_5_n_0),
        .DOB(bram_bank0_reg_2752_2815_3_5_n_1),
        .DOC(bram_bank0_reg_2752_2815_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2752_2815_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2752_2815_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2752_2815_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2752_2815_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2752_2815_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2752_2815_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2816_2879_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2816_2879_0_2_n_0),
        .DOB(bram_bank0_reg_2816_2879_0_2_n_1),
        .DOC(bram_bank0_reg_2816_2879_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2816_2879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_2816_2879_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2816_2879_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2816_2879_3_5_n_0),
        .DOB(bram_bank0_reg_2816_2879_3_5_n_1),
        .DOC(bram_bank0_reg_2816_2879_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2816_2879_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2816_2879_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2816_2879_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2816_2879_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2816_2879_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2816_2879_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2880_2943_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2880_2943_0_2_n_0),
        .DOB(bram_bank0_reg_2880_2943_0_2_n_1),
        .DOC(bram_bank0_reg_2880_2943_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2880_2943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_2880_2943_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2880_2943_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2880_2943_3_5_n_0),
        .DOB(bram_bank0_reg_2880_2943_3_5_n_1),
        .DOC(bram_bank0_reg_2880_2943_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2880_2943_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2880_2943_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2880_2943_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2880_2943_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2880_2943_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2880_2943_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_2944_3007_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2944_3007_0_2_n_0),
        .DOB(bram_bank0_reg_2944_3007_0_2_n_1),
        .DOC(bram_bank0_reg_2944_3007_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2944_3007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_2944_3007_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_2944_3007_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_2944_3007_3_5_n_0),
        .DOB(bram_bank0_reg_2944_3007_3_5_n_1),
        .DOC(bram_bank0_reg_2944_3007_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_2944_3007_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_2944_3007_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2944_3007_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_2944_3007_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_2944_3007_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_2944_3007_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3008_3071_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3008_3071_0_2_n_0),
        .DOB(bram_bank0_reg_3008_3071_0_2_n_1),
        .DOC(bram_bank0_reg_3008_3071_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3008_3071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank0_reg_3008_3071_0_2_i_1
       (.I0(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank0_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3008_3071_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3008_3071_3_5_n_0),
        .DOB(bram_bank0_reg_3008_3071_3_5_n_1),
        .DOC(bram_bank0_reg_3008_3071_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3008_3071_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3008_3071_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3008_3071_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3008_3071_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3008_3071_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3008_3071_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3072_3135_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3072_3135_0_2_n_0),
        .DOB(bram_bank0_reg_3072_3135_0_2_n_1),
        .DOC(bram_bank0_reg_3072_3135_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3072_3135_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank0_reg_3072_3135_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank0_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3072_3135_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3072_3135_3_5_n_0),
        .DOB(bram_bank0_reg_3072_3135_3_5_n_1),
        .DOC(bram_bank0_reg_3072_3135_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3072_3135_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3072_3135_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3072_3135_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3072_3135_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3072_3135_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3072_3135_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3136_3199_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3136_3199_0_2_n_0),
        .DOB(bram_bank0_reg_3136_3199_0_2_n_1),
        .DOC(bram_bank0_reg_3136_3199_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3136_3199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_3136_3199_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3136_3199_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3136_3199_3_5_n_0),
        .DOB(bram_bank0_reg_3136_3199_3_5_n_1),
        .DOC(bram_bank0_reg_3136_3199_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3136_3199_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3136_3199_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3136_3199_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3136_3199_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3136_3199_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3136_3199_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3200_3263_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3200_3263_0_2_n_0),
        .DOB(bram_bank0_reg_3200_3263_0_2_n_1),
        .DOC(bram_bank0_reg_3200_3263_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3200_3263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_3200_3263_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3200_3263_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3200_3263_3_5_n_0),
        .DOB(bram_bank0_reg_3200_3263_3_5_n_1),
        .DOC(bram_bank0_reg_3200_3263_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3200_3263_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3200_3263_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3200_3263_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3200_3263_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3200_3263_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3200_3263_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_320_383_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_320_383_0_2_n_0),
        .DOB(bram_bank0_reg_320_383_0_2_n_1),
        .DOC(bram_bank0_reg_320_383_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank0_reg_320_383_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank00_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank0_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_320_383_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_320_383_3_5_n_0),
        .DOB(bram_bank0_reg_320_383_3_5_n_1),
        .DOC(bram_bank0_reg_320_383_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_320_383_6_6
       (.A0(\wr_ptr_reg[0]_rep__5_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_320_383_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_320_383_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_320_383_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3264_3327_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3264_3327_0_2_n_0),
        .DOB(bram_bank0_reg_3264_3327_0_2_n_1),
        .DOC(bram_bank0_reg_3264_3327_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3264_3327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_3264_3327_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3264_3327_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3264_3327_3_5_n_0),
        .DOB(bram_bank0_reg_3264_3327_3_5_n_1),
        .DOC(bram_bank0_reg_3264_3327_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3264_3327_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3264_3327_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3264_3327_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3264_3327_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3264_3327_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3264_3327_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3328_3391_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3328_3391_0_2_n_0),
        .DOB(bram_bank0_reg_3328_3391_0_2_n_1),
        .DOC(bram_bank0_reg_3328_3391_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3328_3391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_3328_3391_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3328_3391_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3328_3391_3_5_n_0),
        .DOB(bram_bank0_reg_3328_3391_3_5_n_1),
        .DOC(bram_bank0_reg_3328_3391_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3328_3391_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3328_3391_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3328_3391_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3328_3391_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3328_3391_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3328_3391_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3392_3455_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3392_3455_0_2_n_0),
        .DOB(bram_bank0_reg_3392_3455_0_2_n_1),
        .DOC(bram_bank0_reg_3392_3455_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3392_3455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_3392_3455_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3392_3455_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3392_3455_3_5_n_0),
        .DOB(bram_bank0_reg_3392_3455_3_5_n_1),
        .DOC(bram_bank0_reg_3392_3455_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3392_3455_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3392_3455_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3392_3455_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3392_3455_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3392_3455_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3392_3455_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3456_3519_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3456_3519_0_2_n_0),
        .DOB(bram_bank0_reg_3456_3519_0_2_n_1),
        .DOC(bram_bank0_reg_3456_3519_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3456_3519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_3456_3519_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3456_3519_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3456_3519_3_5_n_0),
        .DOB(bram_bank0_reg_3456_3519_3_5_n_1),
        .DOC(bram_bank0_reg_3456_3519_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3456_3519_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3456_3519_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3456_3519_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3456_3519_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3456_3519_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3456_3519_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3520_3583_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3520_3583_0_2_n_0),
        .DOB(bram_bank0_reg_3520_3583_0_2_n_1),
        .DOC(bram_bank0_reg_3520_3583_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3520_3583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank0_reg_3520_3583_0_2_i_1
       (.I0(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3520_3583_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3520_3583_3_5_n_0),
        .DOB(bram_bank0_reg_3520_3583_3_5_n_1),
        .DOC(bram_bank0_reg_3520_3583_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3520_3583_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3520_3583_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3520_3583_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3520_3583_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3520_3583_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3520_3583_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3584_3647_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3584_3647_0_2_n_0),
        .DOB(bram_bank0_reg_3584_3647_0_2_n_1),
        .DOC(bram_bank0_reg_3584_3647_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3584_3647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank0_reg_3584_3647_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[9] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank0_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3584_3647_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3584_3647_3_5_n_0),
        .DOB(bram_bank0_reg_3584_3647_3_5_n_1),
        .DOC(bram_bank0_reg_3584_3647_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3584_3647_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3584_3647_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3584_3647_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3584_3647_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3584_3647_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3584_3647_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3648_3711_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3648_3711_0_2_n_0),
        .DOB(bram_bank0_reg_3648_3711_0_2_n_1),
        .DOC(bram_bank0_reg_3648_3711_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3648_3711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank0_reg_3648_3711_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank0_reg_3648_3711_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_3648_3711_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_3648_3711_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3648_3711_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3648_3711_3_5_n_0),
        .DOB(bram_bank0_reg_3648_3711_3_5_n_1),
        .DOC(bram_bank0_reg_3648_3711_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3648_3711_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3648_3711_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3648_3711_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3648_3711_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3648_3711_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3648_3711_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3712_3775_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3712_3775_0_2_n_0),
        .DOB(bram_bank0_reg_3712_3775_0_2_n_1),
        .DOC(bram_bank0_reg_3712_3775_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3712_3775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank0_reg_3712_3775_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank0_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3712_3775_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3712_3775_3_5_n_0),
        .DOB(bram_bank0_reg_3712_3775_3_5_n_1),
        .DOC(bram_bank0_reg_3712_3775_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3712_3775_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3712_3775_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3712_3775_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3712_3775_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3712_3775_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3712_3775_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3776_3839_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3776_3839_0_2_n_0),
        .DOB(bram_bank0_reg_3776_3839_0_2_n_1),
        .DOC(bram_bank0_reg_3776_3839_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3776_3839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank0_reg_3776_3839_0_2_i_1
       (.I0(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3776_3839_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3776_3839_3_5_n_0),
        .DOB(bram_bank0_reg_3776_3839_3_5_n_1),
        .DOC(bram_bank0_reg_3776_3839_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3776_3839_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3776_3839_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3776_3839_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3776_3839_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3776_3839_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3776_3839_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3840_3903_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3840_3903_0_2_n_0),
        .DOB(bram_bank0_reg_3840_3903_0_2_n_1),
        .DOC(bram_bank0_reg_3840_3903_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3840_3903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_3840_3903_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank0_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3840_3903_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3840_3903_3_5_n_0),
        .DOB(bram_bank0_reg_3840_3903_3_5_n_1),
        .DOC(bram_bank0_reg_3840_3903_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3840_3903_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3840_3903_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3840_3903_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3840_3903_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3840_3903_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3840_3903_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_384_447_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_384_447_0_2_n_0),
        .DOB(bram_bank0_reg_384_447_0_2_n_1),
        .DOC(bram_bank0_reg_384_447_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank0_reg_384_447_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank00_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank0_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_384_447_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_384_447_3_5_n_0),
        .DOB(bram_bank0_reg_384_447_3_5_n_1),
        .DOC(bram_bank0_reg_384_447_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_384_447_6_6
       (.A0(\wr_ptr_reg[0]_rep__5_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_384_447_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_384_447_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_384_447_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3904_3967_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3904_3967_0_2_n_0),
        .DOB(bram_bank0_reg_3904_3967_0_2_n_1),
        .DOC(bram_bank0_reg_3904_3967_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3904_3967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank0_reg_3904_3967_0_2_i_1
       (.I0(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3904_3967_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3904_3967_3_5_n_0),
        .DOB(bram_bank0_reg_3904_3967_3_5_n_1),
        .DOC(bram_bank0_reg_3904_3967_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3904_3967_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3904_3967_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3904_3967_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3904_3967_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3904_3967_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3904_3967_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_3968_4031_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3968_4031_0_2_n_0),
        .DOB(bram_bank0_reg_3968_4031_0_2_n_1),
        .DOC(bram_bank0_reg_3968_4031_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3968_4031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank0_reg_3968_4031_0_2_i_1
       (.I0(bram_bank0_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank0_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_3968_4031_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_3968_4031_3_5_n_0),
        .DOB(bram_bank0_reg_3968_4031_3_5_n_1),
        .DOC(bram_bank0_reg_3968_4031_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_3968_4031_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_3968_4031_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3968_4031_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_3968_4031_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_3968_4031_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_3968_4031_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_4032_4095_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_4032_4095_0_2_n_0),
        .DOB(bram_bank0_reg_4032_4095_0_2_n_1),
        .DOC(bram_bank0_reg_4032_4095_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_4032_4095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    bram_bank0_reg_4032_4095_0_2_i_1
       (.I0(bram_bank00_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank0_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_4032_4095_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_4032_4095_3_5_n_0),
        .DOB(bram_bank0_reg_4032_4095_3_5_n_1),
        .DOC(bram_bank0_reg_4032_4095_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_4032_4095_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_4032_4095_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_4032_4095_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_4032_4095_7_7
       (.A0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_4032_4095_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_4032_4095_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_448_511_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_448_511_0_2_n_0),
        .DOB(bram_bank0_reg_448_511_0_2_n_1),
        .DOC(bram_bank0_reg_448_511_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_448_511_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank0_reg_448_511_0_2_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_448_511_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .O(bram_bank0_reg_448_511_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_448_511_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_448_511_3_5_n_0),
        .DOB(bram_bank0_reg_448_511_3_5_n_1),
        .DOC(bram_bank0_reg_448_511_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_448_511_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_448_511_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_448_511_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_448_511_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_512_575_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_512_575_0_2_n_0),
        .DOB(bram_bank0_reg_512_575_0_2_n_1),
        .DOC(bram_bank0_reg_512_575_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_512_575_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank0_reg_512_575_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank0_reg_512_575_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    bram_bank0_reg_512_575_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .O(bram_bank0_reg_512_575_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_512_575_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_512_575_3_5_n_0),
        .DOB(bram_bank0_reg_512_575_3_5_n_1),
        .DOC(bram_bank0_reg_512_575_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_512_575_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_512_575_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_512_575_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_512_575_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_576_639_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_576_639_0_2_n_0),
        .DOB(bram_bank0_reg_576_639_0_2_n_1),
        .DOC(bram_bank0_reg_576_639_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank0_reg_576_639_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank00_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank0_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_576_639_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_576_639_3_5_n_0),
        .DOB(bram_bank0_reg_576_639_3_5_n_1),
        .DOC(bram_bank0_reg_576_639_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_576_639_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_576_639_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_576_639_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_576_639_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_640_703_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_640_703_0_2_n_0),
        .DOB(bram_bank0_reg_640_703_0_2_n_1),
        .DOC(bram_bank0_reg_640_703_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank0_reg_640_703_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank00_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank0_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_640_703_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_640_703_3_5_n_0),
        .DOB(bram_bank0_reg_640_703_3_5_n_1),
        .DOC(bram_bank0_reg_640_703_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_640_703_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_640_703_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_640_703_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_640_703_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_64_127_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_64_127_0_2_n_0),
        .DOB(bram_bank0_reg_64_127_0_2_n_1),
        .DOC(bram_bank0_reg_64_127_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_64_127_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank0_reg_64_127_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank00_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank0_reg_64_127_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    bram_bank0_reg_64_127_0_2_i_2
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank0_reg_64_127_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_64_127_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_64_127_3_5_n_0),
        .DOB(bram_bank0_reg_64_127_3_5_n_1),
        .DOC(bram_bank0_reg_64_127_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_64_127_6_6
       (.A0(\wr_ptr_reg[0]_rep__5_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_64_127_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_64_127_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_64_127_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_704_767_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_704_767_0_2_n_0),
        .DOB(bram_bank0_reg_704_767_0_2_n_1),
        .DOC(bram_bank0_reg_704_767_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_704_767_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank0_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_704_767_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_704_767_3_5_n_0),
        .DOB(bram_bank0_reg_704_767_3_5_n_1),
        .DOC(bram_bank0_reg_704_767_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_704_767_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_704_767_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_704_767_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_704_767_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_704_767_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_704_767_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_768_831_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_768_831_0_2_n_0),
        .DOB(bram_bank0_reg_768_831_0_2_n_1),
        .DOC(bram_bank0_reg_768_831_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank0_reg_768_831_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank00_out),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank0_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_768_831_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_768_831_3_5_n_0),
        .DOB(bram_bank0_reg_768_831_3_5_n_1),
        .DOC(bram_bank0_reg_768_831_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_768_831_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_768_831_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_768_831_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_768_831_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_768_831_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_768_831_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_832_895_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_832_895_0_2_n_0),
        .DOB(bram_bank0_reg_832_895_0_2_n_1),
        .DOC(bram_bank0_reg_832_895_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_832_895_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank0_reg_832_895_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_832_895_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank0_reg_832_895_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_832_895_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_832_895_3_5_n_0),
        .DOB(bram_bank0_reg_832_895_3_5_n_1),
        .DOC(bram_bank0_reg_832_895_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_832_895_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_832_895_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_832_895_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_832_895_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_832_895_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_832_895_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_896_959_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_896_959_0_2_n_0),
        .DOB(bram_bank0_reg_896_959_0_2_n_1),
        .DOC(bram_bank0_reg_896_959_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank0_reg_896_959_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank00_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank0_reg_896_959_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank0_reg_896_959_0_2_i_2
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank0_reg_896_959_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_896_959_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_896_959_3_5_n_0),
        .DOB(bram_bank0_reg_896_959_3_5_n_1),
        .DOC(bram_bank0_reg_896_959_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_896_959_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_896_959_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_896_959_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_896_959_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_896_959_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_896_959_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank0_reg_960_1023_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__1_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_960_1023_0_2_n_0),
        .DOB(bram_bank0_reg_960_1023_0_2_n_1),
        .DOC(bram_bank0_reg_960_1023_0_2_n_2),
        .DOD(NLW_bram_bank0_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank0_reg_960_1023_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(bram_bank00_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank0_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank0_reg_960_1023_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__0_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__5_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank0_reg_960_1023_3_5_n_0),
        .DOB(bram_bank0_reg_960_1023_3_5_n_1),
        .DOC(bram_bank0_reg_960_1023_3_5_n_2),
        .DOD(NLW_bram_bank0_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank0_reg_960_1023_6_6
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank0_reg_960_1023_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_960_1023_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank0_reg_960_1023_7_7
       (.A0(\wr_ptr_reg[0]_rep__6_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg_n_0_[5] ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank0_reg_960_1023_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank0_reg_960_1023_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank0_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_0_63_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_0_63_0_2_n_0),
        .DOB(bram_bank1_reg_0_63_0_2_n_1),
        .DOC(bram_bank1_reg_0_63_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0010)) 
    bram_bank1_reg_0_63_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank1_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    bram_bank1_reg_0_63_0_2_i_2
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(s_axis_tvalid),
        .I3(s_axis_tready_reg_0),
        .I4(wr_bank_sel[1]),
        .I5(wr_bank_sel[0]),
        .O(bram_bank10_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_0_63_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_0_63_3_5_n_0),
        .DOB(bram_bank1_reg_0_63_3_5_n_1),
        .DOC(bram_bank1_reg_0_63_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_0_63_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_0_63_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_0_63_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_0_63_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1024_1087_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1024_1087_0_2_n_0),
        .DOB(bram_bank1_reg_1024_1087_0_2_n_1),
        .DOC(bram_bank1_reg_1024_1087_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1024_1087_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank1_reg_1024_1087_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank1_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1024_1087_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1024_1087_3_5_n_0),
        .DOB(bram_bank1_reg_1024_1087_3_5_n_1),
        .DOC(bram_bank1_reg_1024_1087_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1024_1087_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1024_1087_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1024_1087_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1024_1087_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1024_1087_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1024_1087_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1088_1151_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1088_1151_0_2_n_0),
        .DOB(bram_bank1_reg_1088_1151_0_2_n_1),
        .DOC(bram_bank1_reg_1088_1151_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank1_reg_1088_1151_0_2_i_1
       (.I0(bram_bank0_reg_1088_1151_0_2_i_2_n_0),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank1_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1088_1151_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1088_1151_3_5_n_0),
        .DOB(bram_bank1_reg_1088_1151_3_5_n_1),
        .DOC(bram_bank1_reg_1088_1151_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1088_1151_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1088_1151_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1088_1151_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1088_1151_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1088_1151_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1088_1151_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1152_1215_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1152_1215_0_2_n_0),
        .DOB(bram_bank1_reg_1152_1215_0_2_n_1),
        .DOC(bram_bank1_reg_1152_1215_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank1_reg_1152_1215_0_2_i_1
       (.I0(bram_bank0_reg_1152_1215_0_2_i_2_n_0),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank1_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1152_1215_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1152_1215_3_5_n_0),
        .DOB(bram_bank1_reg_1152_1215_3_5_n_1),
        .DOC(bram_bank1_reg_1152_1215_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1152_1215_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1152_1215_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1152_1215_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1152_1215_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1152_1215_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1152_1215_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1216_1279_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1216_1279_0_2_n_0),
        .DOB(bram_bank1_reg_1216_1279_0_2_n_1),
        .DOC(bram_bank1_reg_1216_1279_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_1216_1279_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1216_1279_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1216_1279_3_5_n_0),
        .DOB(bram_bank1_reg_1216_1279_3_5_n_1),
        .DOC(bram_bank1_reg_1216_1279_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1216_1279_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1216_1279_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1216_1279_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1216_1279_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1216_1279_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1216_1279_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1280_1343_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1280_1343_0_2_n_0),
        .DOB(bram_bank1_reg_1280_1343_0_2_n_1),
        .DOC(bram_bank1_reg_1280_1343_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank1_reg_1280_1343_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank1_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1280_1343_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1280_1343_3_5_n_0),
        .DOB(bram_bank1_reg_1280_1343_3_5_n_1),
        .DOC(bram_bank1_reg_1280_1343_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1280_1343_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1280_1343_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1280_1343_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1280_1343_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1280_1343_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1280_1343_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_128_191_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_128_191_0_2_n_0),
        .DOB(bram_bank1_reg_128_191_0_2_n_1),
        .DOC(bram_bank1_reg_128_191_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_128_191_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank1_reg_128_191_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank1_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_128_191_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_128_191_3_5_n_0),
        .DOB(bram_bank1_reg_128_191_3_5_n_1),
        .DOC(bram_bank1_reg_128_191_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_128_191_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_128_191_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_128_191_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_128_191_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1344_1407_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1344_1407_0_2_n_0),
        .DOB(bram_bank1_reg_1344_1407_0_2_n_1),
        .DOC(bram_bank1_reg_1344_1407_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_1344_1407_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1344_1407_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1344_1407_3_5_n_0),
        .DOB(bram_bank1_reg_1344_1407_3_5_n_1),
        .DOC(bram_bank1_reg_1344_1407_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1344_1407_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1344_1407_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1344_1407_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1344_1407_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1344_1407_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1344_1407_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1408_1471_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1408_1471_0_2_n_0),
        .DOB(bram_bank1_reg_1408_1471_0_2_n_1),
        .DOC(bram_bank1_reg_1408_1471_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_1408_1471_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1408_1471_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1408_1471_3_5_n_0),
        .DOB(bram_bank1_reg_1408_1471_3_5_n_1),
        .DOC(bram_bank1_reg_1408_1471_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1408_1471_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1408_1471_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1408_1471_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1408_1471_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1408_1471_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1408_1471_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1472_1535_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1472_1535_0_2_n_0),
        .DOB(bram_bank1_reg_1472_1535_0_2_n_1),
        .DOC(bram_bank1_reg_1472_1535_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_1472_1535_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[9] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1472_1535_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1472_1535_3_5_n_0),
        .DOB(bram_bank1_reg_1472_1535_3_5_n_1),
        .DOC(bram_bank1_reg_1472_1535_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1472_1535_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1472_1535_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1472_1535_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1472_1535_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1472_1535_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1472_1535_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1536_1599_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1536_1599_0_2_n_0),
        .DOB(bram_bank1_reg_1536_1599_0_2_n_1),
        .DOC(bram_bank1_reg_1536_1599_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank1_reg_1536_1599_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank1_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1536_1599_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1536_1599_3_5_n_0),
        .DOB(bram_bank1_reg_1536_1599_3_5_n_1),
        .DOC(bram_bank1_reg_1536_1599_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1536_1599_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1536_1599_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1536_1599_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1536_1599_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1536_1599_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1536_1599_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1600_1663_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1600_1663_0_2_n_0),
        .DOB(bram_bank1_reg_1600_1663_0_2_n_1),
        .DOC(bram_bank1_reg_1600_1663_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_1600_1663_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1600_1663_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1600_1663_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1600_1663_3_5_n_0),
        .DOB(bram_bank1_reg_1600_1663_3_5_n_1),
        .DOC(bram_bank1_reg_1600_1663_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1600_1663_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1600_1663_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1600_1663_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1600_1663_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1600_1663_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1600_1663_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1664_1727_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1664_1727_0_2_n_0),
        .DOB(bram_bank1_reg_1664_1727_0_2_n_1),
        .DOC(bram_bank1_reg_1664_1727_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_1664_1727_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1664_1727_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1664_1727_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1664_1727_3_5_n_0),
        .DOB(bram_bank1_reg_1664_1727_3_5_n_1),
        .DOC(bram_bank1_reg_1664_1727_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1664_1727_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1664_1727_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1664_1727_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1664_1727_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1664_1727_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1664_1727_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1728_1791_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1728_1791_0_2_n_0),
        .DOB(bram_bank1_reg_1728_1791_0_2_n_1),
        .DOC(bram_bank1_reg_1728_1791_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_1728_1791_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1728_1791_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1728_1791_3_5_n_0),
        .DOB(bram_bank1_reg_1728_1791_3_5_n_1),
        .DOC(bram_bank1_reg_1728_1791_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1728_1791_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1728_1791_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1728_1791_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1728_1791_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1728_1791_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1728_1791_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1792_1855_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1792_1855_0_2_n_0),
        .DOB(bram_bank1_reg_1792_1855_0_2_n_1),
        .DOC(bram_bank1_reg_1792_1855_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_1792_1855_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1792_1855_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1792_1855_3_5_n_0),
        .DOB(bram_bank1_reg_1792_1855_3_5_n_1),
        .DOC(bram_bank1_reg_1792_1855_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1792_1855_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1792_1855_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1792_1855_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1792_1855_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1792_1855_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1792_1855_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1856_1919_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1856_1919_0_2_n_0),
        .DOB(bram_bank1_reg_1856_1919_0_2_n_1),
        .DOC(bram_bank1_reg_1856_1919_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_1856_1919_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1856_1919_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1856_1919_3_5_n_0),
        .DOB(bram_bank1_reg_1856_1919_3_5_n_1),
        .DOC(bram_bank1_reg_1856_1919_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1856_1919_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1856_1919_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1856_1919_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1856_1919_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1856_1919_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1856_1919_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1920_1983_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1920_1983_0_2_n_0),
        .DOB(bram_bank1_reg_1920_1983_0_2_n_1),
        .DOC(bram_bank1_reg_1920_1983_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_1920_1983_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1920_1983_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1920_1983_3_5_n_0),
        .DOB(bram_bank1_reg_1920_1983_3_5_n_1),
        .DOC(bram_bank1_reg_1920_1983_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1920_1983_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1920_1983_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1920_1983_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1920_1983_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1920_1983_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1920_1983_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_192_255_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_192_255_0_2_n_0),
        .DOB(bram_bank1_reg_192_255_0_2_n_1),
        .DOC(bram_bank1_reg_192_255_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank1_reg_192_255_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank10_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank1_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_192_255_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_192_255_3_5_n_0),
        .DOB(bram_bank1_reg_192_255_3_5_n_1),
        .DOC(bram_bank1_reg_192_255_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_192_255_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_192_255_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_192_255_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_192_255_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_1984_2047_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1984_2047_0_2_n_0),
        .DOB(bram_bank1_reg_1984_2047_0_2_n_1),
        .DOC(bram_bank1_reg_1984_2047_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    bram_bank1_reg_1984_2047_0_2_i_1
       (.I0(bram_bank10_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank1_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_1984_2047_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_1984_2047_3_5_n_0),
        .DOB(bram_bank1_reg_1984_2047_3_5_n_1),
        .DOC(bram_bank1_reg_1984_2047_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_1984_2047_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_1984_2047_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1984_2047_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_1984_2047_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_1984_2047_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_1984_2047_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2048_2111_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2048_2111_0_2_n_0),
        .DOB(bram_bank1_reg_2048_2111_0_2_n_1),
        .DOC(bram_bank1_reg_2048_2111_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2048_2111_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank1_reg_2048_2111_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank1_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2048_2111_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2048_2111_3_5_n_0),
        .DOB(bram_bank1_reg_2048_2111_3_5_n_1),
        .DOC(bram_bank1_reg_2048_2111_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2048_2111_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2048_2111_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2048_2111_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2048_2111_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2048_2111_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2048_2111_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2112_2175_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2112_2175_0_2_n_0),
        .DOB(bram_bank1_reg_2112_2175_0_2_n_1),
        .DOC(bram_bank1_reg_2112_2175_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2112_2175_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank1_reg_2112_2175_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank1_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2112_2175_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2112_2175_3_5_n_0),
        .DOB(bram_bank1_reg_2112_2175_3_5_n_1),
        .DOC(bram_bank1_reg_2112_2175_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2112_2175_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2112_2175_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2112_2175_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2112_2175_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2112_2175_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2112_2175_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2176_2239_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2176_2239_0_2_n_0),
        .DOB(bram_bank1_reg_2176_2239_0_2_n_1),
        .DOC(bram_bank1_reg_2176_2239_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2176_2239_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank1_reg_2176_2239_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank1_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2176_2239_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2176_2239_3_5_n_0),
        .DOB(bram_bank1_reg_2176_2239_3_5_n_1),
        .DOC(bram_bank1_reg_2176_2239_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2176_2239_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2176_2239_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2176_2239_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2176_2239_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2176_2239_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2176_2239_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2240_2303_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2240_2303_0_2_n_0),
        .DOB(bram_bank1_reg_2240_2303_0_2_n_1),
        .DOC(bram_bank1_reg_2240_2303_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2240_2303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_2240_2303_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_2240_2303_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank1_reg_2240_2303_0_2_i_2
       (.I0(bram_bank10_out),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_2240_2303_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2240_2303_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2240_2303_3_5_n_0),
        .DOB(bram_bank1_reg_2240_2303_3_5_n_1),
        .DOC(bram_bank1_reg_2240_2303_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2240_2303_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2240_2303_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2240_2303_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2240_2303_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2240_2303_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2240_2303_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2304_2367_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2304_2367_0_2_n_0),
        .DOB(bram_bank1_reg_2304_2367_0_2_n_1),
        .DOC(bram_bank1_reg_2304_2367_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2304_2367_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank1_reg_2304_2367_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank1_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2304_2367_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2304_2367_3_5_n_0),
        .DOB(bram_bank1_reg_2304_2367_3_5_n_1),
        .DOC(bram_bank1_reg_2304_2367_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2304_2367_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2304_2367_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2304_2367_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2304_2367_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2304_2367_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2304_2367_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2368_2431_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2368_2431_0_2_n_0),
        .DOB(bram_bank1_reg_2368_2431_0_2_n_1),
        .DOC(bram_bank1_reg_2368_2431_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2368_2431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_2368_2431_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2368_2431_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2368_2431_3_5_n_0),
        .DOB(bram_bank1_reg_2368_2431_3_5_n_1),
        .DOC(bram_bank1_reg_2368_2431_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2368_2431_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2368_2431_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2368_2431_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2368_2431_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2368_2431_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2368_2431_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2432_2495_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2432_2495_0_2_n_0),
        .DOB(bram_bank1_reg_2432_2495_0_2_n_1),
        .DOC(bram_bank1_reg_2432_2495_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2432_2495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_2432_2495_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2432_2495_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2432_2495_3_5_n_0),
        .DOB(bram_bank1_reg_2432_2495_3_5_n_1),
        .DOC(bram_bank1_reg_2432_2495_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2432_2495_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2432_2495_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2432_2495_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2432_2495_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2432_2495_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2432_2495_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2496_2559_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2496_2559_0_2_n_0),
        .DOB(bram_bank1_reg_2496_2559_0_2_n_1),
        .DOC(bram_bank1_reg_2496_2559_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2496_2559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_2496_2559_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2496_2559_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2496_2559_3_5_n_0),
        .DOB(bram_bank1_reg_2496_2559_3_5_n_1),
        .DOC(bram_bank1_reg_2496_2559_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2496_2559_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2496_2559_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2496_2559_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2496_2559_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2496_2559_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2496_2559_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2560_2623_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2560_2623_0_2_n_0),
        .DOB(bram_bank1_reg_2560_2623_0_2_n_1),
        .DOC(bram_bank1_reg_2560_2623_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2560_2623_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank1_reg_2560_2623_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank1_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2560_2623_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2560_2623_3_5_n_0),
        .DOB(bram_bank1_reg_2560_2623_3_5_n_1),
        .DOC(bram_bank1_reg_2560_2623_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2560_2623_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2560_2623_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2560_2623_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2560_2623_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2560_2623_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2560_2623_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_256_319_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_256_319_0_2_n_0),
        .DOB(bram_bank1_reg_256_319_0_2_n_1),
        .DOC(bram_bank1_reg_256_319_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_256_319_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank1_reg_256_319_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank1_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_256_319_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_256_319_3_5_n_0),
        .DOB(bram_bank1_reg_256_319_3_5_n_1),
        .DOC(bram_bank1_reg_256_319_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_256_319_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_256_319_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_256_319_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_256_319_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2624_2687_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2624_2687_0_2_n_0),
        .DOB(bram_bank1_reg_2624_2687_0_2_n_1),
        .DOC(bram_bank1_reg_2624_2687_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2624_2687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_2624_2687_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2624_2687_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2624_2687_3_5_n_0),
        .DOB(bram_bank1_reg_2624_2687_3_5_n_1),
        .DOC(bram_bank1_reg_2624_2687_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2624_2687_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2624_2687_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2624_2687_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2624_2687_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2624_2687_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2624_2687_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2688_2751_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2688_2751_0_2_n_0),
        .DOB(bram_bank1_reg_2688_2751_0_2_n_1),
        .DOC(bram_bank1_reg_2688_2751_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2688_2751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_2688_2751_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2688_2751_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2688_2751_3_5_n_0),
        .DOB(bram_bank1_reg_2688_2751_3_5_n_1),
        .DOC(bram_bank1_reg_2688_2751_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2688_2751_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2688_2751_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2688_2751_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2688_2751_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2688_2751_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2688_2751_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2752_2815_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2752_2815_0_2_n_0),
        .DOB(bram_bank1_reg_2752_2815_0_2_n_1),
        .DOC(bram_bank1_reg_2752_2815_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2752_2815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_2752_2815_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2752_2815_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2752_2815_3_5_n_0),
        .DOB(bram_bank1_reg_2752_2815_3_5_n_1),
        .DOC(bram_bank1_reg_2752_2815_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2752_2815_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2752_2815_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2752_2815_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2752_2815_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2752_2815_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2752_2815_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2816_2879_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2816_2879_0_2_n_0),
        .DOB(bram_bank1_reg_2816_2879_0_2_n_1),
        .DOC(bram_bank1_reg_2816_2879_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2816_2879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_2816_2879_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2816_2879_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2816_2879_3_5_n_0),
        .DOB(bram_bank1_reg_2816_2879_3_5_n_1),
        .DOC(bram_bank1_reg_2816_2879_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2816_2879_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2816_2879_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2816_2879_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2816_2879_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2816_2879_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2816_2879_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2880_2943_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2880_2943_0_2_n_0),
        .DOB(bram_bank1_reg_2880_2943_0_2_n_1),
        .DOC(bram_bank1_reg_2880_2943_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2880_2943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_2880_2943_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2880_2943_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2880_2943_3_5_n_0),
        .DOB(bram_bank1_reg_2880_2943_3_5_n_1),
        .DOC(bram_bank1_reg_2880_2943_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2880_2943_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2880_2943_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2880_2943_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2880_2943_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2880_2943_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2880_2943_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_2944_3007_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2944_3007_0_2_n_0),
        .DOB(bram_bank1_reg_2944_3007_0_2_n_1),
        .DOC(bram_bank1_reg_2944_3007_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2944_3007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_2944_3007_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_2944_3007_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_2944_3007_3_5_n_0),
        .DOB(bram_bank1_reg_2944_3007_3_5_n_1),
        .DOC(bram_bank1_reg_2944_3007_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_2944_3007_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_2944_3007_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2944_3007_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_2944_3007_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_2944_3007_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_2944_3007_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3008_3071_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3008_3071_0_2_n_0),
        .DOB(bram_bank1_reg_3008_3071_0_2_n_1),
        .DOC(bram_bank1_reg_3008_3071_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3008_3071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank1_reg_3008_3071_0_2_i_1
       (.I0(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank1_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3008_3071_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3008_3071_3_5_n_0),
        .DOB(bram_bank1_reg_3008_3071_3_5_n_1),
        .DOC(bram_bank1_reg_3008_3071_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3008_3071_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3008_3071_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3008_3071_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3008_3071_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3008_3071_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3008_3071_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3072_3135_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3072_3135_0_2_n_0),
        .DOB(bram_bank1_reg_3072_3135_0_2_n_1),
        .DOC(bram_bank1_reg_3072_3135_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3072_3135_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank1_reg_3072_3135_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank1_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3072_3135_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3072_3135_3_5_n_0),
        .DOB(bram_bank1_reg_3072_3135_3_5_n_1),
        .DOC(bram_bank1_reg_3072_3135_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3072_3135_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3072_3135_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3072_3135_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3072_3135_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3072_3135_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3072_3135_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3136_3199_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3136_3199_0_2_n_0),
        .DOB(bram_bank1_reg_3136_3199_0_2_n_1),
        .DOC(bram_bank1_reg_3136_3199_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3136_3199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_3136_3199_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3136_3199_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3136_3199_3_5_n_0),
        .DOB(bram_bank1_reg_3136_3199_3_5_n_1),
        .DOC(bram_bank1_reg_3136_3199_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3136_3199_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3136_3199_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3136_3199_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3136_3199_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3136_3199_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3136_3199_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3200_3263_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3200_3263_0_2_n_0),
        .DOB(bram_bank1_reg_3200_3263_0_2_n_1),
        .DOC(bram_bank1_reg_3200_3263_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3200_3263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_3200_3263_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3200_3263_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3200_3263_3_5_n_0),
        .DOB(bram_bank1_reg_3200_3263_3_5_n_1),
        .DOC(bram_bank1_reg_3200_3263_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3200_3263_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3200_3263_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3200_3263_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3200_3263_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3200_3263_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3200_3263_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_320_383_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_320_383_0_2_n_0),
        .DOB(bram_bank1_reg_320_383_0_2_n_1),
        .DOC(bram_bank1_reg_320_383_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank1_reg_320_383_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank10_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank1_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_320_383_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_320_383_3_5_n_0),
        .DOB(bram_bank1_reg_320_383_3_5_n_1),
        .DOC(bram_bank1_reg_320_383_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_320_383_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_320_383_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_320_383_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_320_383_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3264_3327_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3264_3327_0_2_n_0),
        .DOB(bram_bank1_reg_3264_3327_0_2_n_1),
        .DOC(bram_bank1_reg_3264_3327_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3264_3327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_3264_3327_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3264_3327_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3264_3327_3_5_n_0),
        .DOB(bram_bank1_reg_3264_3327_3_5_n_1),
        .DOC(bram_bank1_reg_3264_3327_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3264_3327_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3264_3327_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3264_3327_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3264_3327_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3264_3327_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3264_3327_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3328_3391_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3328_3391_0_2_n_0),
        .DOB(bram_bank1_reg_3328_3391_0_2_n_1),
        .DOC(bram_bank1_reg_3328_3391_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3328_3391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_3328_3391_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3328_3391_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3328_3391_3_5_n_0),
        .DOB(bram_bank1_reg_3328_3391_3_5_n_1),
        .DOC(bram_bank1_reg_3328_3391_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3328_3391_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3328_3391_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3328_3391_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3328_3391_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3328_3391_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3328_3391_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3392_3455_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3392_3455_0_2_n_0),
        .DOB(bram_bank1_reg_3392_3455_0_2_n_1),
        .DOC(bram_bank1_reg_3392_3455_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3392_3455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_3392_3455_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3392_3455_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3392_3455_3_5_n_0),
        .DOB(bram_bank1_reg_3392_3455_3_5_n_1),
        .DOC(bram_bank1_reg_3392_3455_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3392_3455_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3392_3455_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3392_3455_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3392_3455_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3392_3455_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3392_3455_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3456_3519_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3456_3519_0_2_n_0),
        .DOB(bram_bank1_reg_3456_3519_0_2_n_1),
        .DOC(bram_bank1_reg_3456_3519_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3456_3519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_3456_3519_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3456_3519_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3456_3519_3_5_n_0),
        .DOB(bram_bank1_reg_3456_3519_3_5_n_1),
        .DOC(bram_bank1_reg_3456_3519_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3456_3519_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3456_3519_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3456_3519_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3456_3519_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3456_3519_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3456_3519_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3520_3583_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3520_3583_0_2_n_0),
        .DOB(bram_bank1_reg_3520_3583_0_2_n_1),
        .DOC(bram_bank1_reg_3520_3583_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3520_3583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank1_reg_3520_3583_0_2_i_1
       (.I0(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3520_3583_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3520_3583_3_5_n_0),
        .DOB(bram_bank1_reg_3520_3583_3_5_n_1),
        .DOC(bram_bank1_reg_3520_3583_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3520_3583_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3520_3583_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3520_3583_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3520_3583_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3520_3583_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3520_3583_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3584_3647_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3584_3647_0_2_n_0),
        .DOB(bram_bank1_reg_3584_3647_0_2_n_1),
        .DOC(bram_bank1_reg_3584_3647_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3584_3647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank1_reg_3584_3647_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[9] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank1_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3584_3647_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3584_3647_3_5_n_0),
        .DOB(bram_bank1_reg_3584_3647_3_5_n_1),
        .DOC(bram_bank1_reg_3584_3647_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3584_3647_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3584_3647_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3584_3647_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3584_3647_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3584_3647_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3584_3647_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3648_3711_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3648_3711_0_2_n_0),
        .DOB(bram_bank1_reg_3648_3711_0_2_n_1),
        .DOC(bram_bank1_reg_3648_3711_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3648_3711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank1_reg_3648_3711_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank1_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3648_3711_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3648_3711_3_5_n_0),
        .DOB(bram_bank1_reg_3648_3711_3_5_n_1),
        .DOC(bram_bank1_reg_3648_3711_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3648_3711_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3648_3711_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3648_3711_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3648_3711_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3648_3711_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3648_3711_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3712_3775_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3712_3775_0_2_n_0),
        .DOB(bram_bank1_reg_3712_3775_0_2_n_1),
        .DOC(bram_bank1_reg_3712_3775_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3712_3775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank1_reg_3712_3775_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank1_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3712_3775_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3712_3775_3_5_n_0),
        .DOB(bram_bank1_reg_3712_3775_3_5_n_1),
        .DOC(bram_bank1_reg_3712_3775_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3712_3775_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3712_3775_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3712_3775_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3712_3775_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3712_3775_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3712_3775_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3776_3839_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3776_3839_0_2_n_0),
        .DOB(bram_bank1_reg_3776_3839_0_2_n_1),
        .DOC(bram_bank1_reg_3776_3839_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3776_3839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank1_reg_3776_3839_0_2_i_1
       (.I0(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3776_3839_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3776_3839_3_5_n_0),
        .DOB(bram_bank1_reg_3776_3839_3_5_n_1),
        .DOC(bram_bank1_reg_3776_3839_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3776_3839_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3776_3839_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3776_3839_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3776_3839_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3776_3839_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3776_3839_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3840_3903_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3840_3903_0_2_n_0),
        .DOB(bram_bank1_reg_3840_3903_0_2_n_1),
        .DOC(bram_bank1_reg_3840_3903_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3840_3903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_3840_3903_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank1_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3840_3903_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3840_3903_3_5_n_0),
        .DOB(bram_bank1_reg_3840_3903_3_5_n_1),
        .DOC(bram_bank1_reg_3840_3903_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3840_3903_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3840_3903_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3840_3903_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3840_3903_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3840_3903_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3840_3903_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_384_447_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_384_447_0_2_n_0),
        .DOB(bram_bank1_reg_384_447_0_2_n_1),
        .DOC(bram_bank1_reg_384_447_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank1_reg_384_447_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank10_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank1_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_384_447_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_384_447_3_5_n_0),
        .DOB(bram_bank1_reg_384_447_3_5_n_1),
        .DOC(bram_bank1_reg_384_447_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_384_447_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_384_447_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_384_447_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_384_447_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3904_3967_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3904_3967_0_2_n_0),
        .DOB(bram_bank1_reg_3904_3967_0_2_n_1),
        .DOC(bram_bank1_reg_3904_3967_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3904_3967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank1_reg_3904_3967_0_2_i_1
       (.I0(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3904_3967_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3904_3967_3_5_n_0),
        .DOB(bram_bank1_reg_3904_3967_3_5_n_1),
        .DOC(bram_bank1_reg_3904_3967_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3904_3967_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3904_3967_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3904_3967_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3904_3967_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3904_3967_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3904_3967_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_3968_4031_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3968_4031_0_2_n_0),
        .DOB(bram_bank1_reg_3968_4031_0_2_n_1),
        .DOC(bram_bank1_reg_3968_4031_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3968_4031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank1_reg_3968_4031_0_2_i_1
       (.I0(bram_bank1_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank1_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_3968_4031_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_3968_4031_3_5_n_0),
        .DOB(bram_bank1_reg_3968_4031_3_5_n_1),
        .DOC(bram_bank1_reg_3968_4031_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_3968_4031_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_3968_4031_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3968_4031_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_3968_4031_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_3968_4031_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_3968_4031_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_4032_4095_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_4032_4095_0_2_n_0),
        .DOB(bram_bank1_reg_4032_4095_0_2_n_1),
        .DOC(bram_bank1_reg_4032_4095_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_4032_4095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    bram_bank1_reg_4032_4095_0_2_i_1
       (.I0(bram_bank10_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank1_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_4032_4095_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__7_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_4032_4095_3_5_n_0),
        .DOB(bram_bank1_reg_4032_4095_3_5_n_1),
        .DOC(bram_bank1_reg_4032_4095_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_4032_4095_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_4032_4095_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_4032_4095_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_4032_4095_7_7
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__6_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_4032_4095_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_4032_4095_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_448_511_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_448_511_0_2_n_0),
        .DOB(bram_bank1_reg_448_511_0_2_n_1),
        .DOC(bram_bank1_reg_448_511_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_448_511_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank1_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_448_511_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_448_511_3_5_n_0),
        .DOB(bram_bank1_reg_448_511_3_5_n_1),
        .DOC(bram_bank1_reg_448_511_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_448_511_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_448_511_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_448_511_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_448_511_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_512_575_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_512_575_0_2_n_0),
        .DOB(bram_bank1_reg_512_575_0_2_n_1),
        .DOC(bram_bank1_reg_512_575_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_512_575_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank1_reg_512_575_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank1_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_512_575_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_512_575_3_5_n_0),
        .DOB(bram_bank1_reg_512_575_3_5_n_1),
        .DOC(bram_bank1_reg_512_575_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_512_575_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_512_575_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_512_575_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_512_575_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_576_639_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_576_639_0_2_n_0),
        .DOB(bram_bank1_reg_576_639_0_2_n_1),
        .DOC(bram_bank1_reg_576_639_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank1_reg_576_639_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank10_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank1_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_576_639_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_576_639_3_5_n_0),
        .DOB(bram_bank1_reg_576_639_3_5_n_1),
        .DOC(bram_bank1_reg_576_639_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_576_639_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_576_639_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_576_639_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_576_639_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_640_703_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_640_703_0_2_n_0),
        .DOB(bram_bank1_reg_640_703_0_2_n_1),
        .DOC(bram_bank1_reg_640_703_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank1_reg_640_703_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank10_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank1_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_640_703_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_640_703_3_5_n_0),
        .DOB(bram_bank1_reg_640_703_3_5_n_1),
        .DOC(bram_bank1_reg_640_703_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_640_703_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_640_703_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_640_703_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_640_703_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_64_127_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_64_127_0_2_n_0),
        .DOB(bram_bank1_reg_64_127_0_2_n_1),
        .DOC(bram_bank1_reg_64_127_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_64_127_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank1_reg_64_127_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank10_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank1_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_64_127_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_64_127_3_5_n_0),
        .DOB(bram_bank1_reg_64_127_3_5_n_1),
        .DOC(bram_bank1_reg_64_127_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_64_127_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_64_127_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_64_127_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_64_127_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_704_767_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_704_767_0_2_n_0),
        .DOB(bram_bank1_reg_704_767_0_2_n_1),
        .DOC(bram_bank1_reg_704_767_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_704_767_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank1_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_704_767_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_704_767_3_5_n_0),
        .DOB(bram_bank1_reg_704_767_3_5_n_1),
        .DOC(bram_bank1_reg_704_767_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_704_767_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_704_767_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_704_767_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_704_767_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_704_767_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_704_767_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_768_831_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_768_831_0_2_n_0),
        .DOB(bram_bank1_reg_768_831_0_2_n_1),
        .DOC(bram_bank1_reg_768_831_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank1_reg_768_831_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank10_out),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank1_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_768_831_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_768_831_3_5_n_0),
        .DOB(bram_bank1_reg_768_831_3_5_n_1),
        .DOC(bram_bank1_reg_768_831_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_768_831_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_768_831_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_768_831_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_768_831_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_768_831_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_768_831_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_832_895_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_832_895_0_2_n_0),
        .DOB(bram_bank1_reg_832_895_0_2_n_1),
        .DOC(bram_bank1_reg_832_895_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_832_895_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank1_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_832_895_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_832_895_3_5_n_0),
        .DOB(bram_bank1_reg_832_895_3_5_n_1),
        .DOC(bram_bank1_reg_832_895_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_832_895_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_832_895_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_832_895_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_832_895_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_832_895_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_832_895_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_896_959_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_896_959_0_2_n_0),
        .DOB(bram_bank1_reg_896_959_0_2_n_1),
        .DOC(bram_bank1_reg_896_959_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank1_reg_896_959_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank10_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank1_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_896_959_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_896_959_3_5_n_0),
        .DOB(bram_bank1_reg_896_959_3_5_n_1),
        .DOC(bram_bank1_reg_896_959_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_896_959_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_896_959_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_896_959_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_896_959_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_896_959_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_896_959_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank1_reg_960_1023_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg_n_0_[0] }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_960_1023_0_2_n_0),
        .DOB(bram_bank1_reg_960_1023_0_2_n_1),
        .DOC(bram_bank1_reg_960_1023_0_2_n_2),
        .DOD(NLW_bram_bank1_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank1_reg_960_1023_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(bram_bank10_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank1_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank1_reg_960_1023_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__8_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank1_reg_960_1023_3_5_n_0),
        .DOB(bram_bank1_reg_960_1023_3_5_n_1),
        .DOC(bram_bank1_reg_960_1023_3_5_n_2),
        .DOD(NLW_bram_bank1_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank1_reg_960_1023_6_6
       (.A0(\wr_ptr_reg[0]_rep_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank1_reg_960_1023_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_960_1023_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank1_reg_960_1023_7_7
       (.A0(\wr_ptr_reg[0]_rep__0_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__7_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank1_reg_960_1023_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank1_reg_960_1023_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank1_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_0_63_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_0_63_0_2_n_0),
        .DOB(bram_bank2_reg_0_63_0_2_n_1),
        .DOC(bram_bank2_reg_0_63_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0010)) 
    bram_bank2_reg_0_63_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank2_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    bram_bank2_reg_0_63_0_2_i_2
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(s_axis_tvalid),
        .I3(s_axis_tready_reg_0),
        .I4(wr_bank_sel[0]),
        .I5(wr_bank_sel[1]),
        .O(bram_bank20_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_0_63_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_0_63_3_5_n_0),
        .DOB(bram_bank2_reg_0_63_3_5_n_1),
        .DOC(bram_bank2_reg_0_63_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_0_63_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_0_63_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_0_63_7_7
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_0_63_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1024_1087_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1024_1087_0_2_n_0),
        .DOB(bram_bank2_reg_1024_1087_0_2_n_1),
        .DOC(bram_bank2_reg_1024_1087_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1024_1087_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank2_reg_1024_1087_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank2_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1024_1087_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1024_1087_3_5_n_0),
        .DOB(bram_bank2_reg_1024_1087_3_5_n_1),
        .DOC(bram_bank2_reg_1024_1087_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1024_1087_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1024_1087_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1024_1087_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1024_1087_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1024_1087_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1024_1087_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1088_1151_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1088_1151_0_2_n_0),
        .DOB(bram_bank2_reg_1088_1151_0_2_n_1),
        .DOC(bram_bank2_reg_1088_1151_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank2_reg_1088_1151_0_2_i_1
       (.I0(bram_bank0_reg_1088_1151_0_2_i_2_n_0),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank2_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1088_1151_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1088_1151_3_5_n_0),
        .DOB(bram_bank2_reg_1088_1151_3_5_n_1),
        .DOC(bram_bank2_reg_1088_1151_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1088_1151_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1088_1151_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1088_1151_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1088_1151_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1088_1151_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1088_1151_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1152_1215_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1152_1215_0_2_n_0),
        .DOB(bram_bank2_reg_1152_1215_0_2_n_1),
        .DOC(bram_bank2_reg_1152_1215_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank2_reg_1152_1215_0_2_i_1
       (.I0(bram_bank0_reg_1152_1215_0_2_i_2_n_0),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank2_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1152_1215_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1152_1215_3_5_n_0),
        .DOB(bram_bank2_reg_1152_1215_3_5_n_1),
        .DOC(bram_bank2_reg_1152_1215_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1152_1215_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1152_1215_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1152_1215_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1152_1215_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1152_1215_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1152_1215_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1216_1279_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1216_1279_0_2_n_0),
        .DOB(bram_bank2_reg_1216_1279_0_2_n_1),
        .DOC(bram_bank2_reg_1216_1279_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_1216_1279_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1216_1279_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1216_1279_3_5_n_0),
        .DOB(bram_bank2_reg_1216_1279_3_5_n_1),
        .DOC(bram_bank2_reg_1216_1279_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1216_1279_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1216_1279_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1216_1279_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1216_1279_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1216_1279_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1216_1279_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1280_1343_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1280_1343_0_2_n_0),
        .DOB(bram_bank2_reg_1280_1343_0_2_n_1),
        .DOC(bram_bank2_reg_1280_1343_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank2_reg_1280_1343_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank2_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1280_1343_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1280_1343_3_5_n_0),
        .DOB(bram_bank2_reg_1280_1343_3_5_n_1),
        .DOC(bram_bank2_reg_1280_1343_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1280_1343_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1280_1343_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1280_1343_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1280_1343_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1280_1343_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1280_1343_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_128_191_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_128_191_0_2_n_0),
        .DOB(bram_bank2_reg_128_191_0_2_n_1),
        .DOC(bram_bank2_reg_128_191_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_128_191_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank2_reg_128_191_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank2_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_128_191_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_128_191_3_5_n_0),
        .DOB(bram_bank2_reg_128_191_3_5_n_1),
        .DOC(bram_bank2_reg_128_191_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_128_191_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_128_191_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_128_191_7_7
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_128_191_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1344_1407_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1344_1407_0_2_n_0),
        .DOB(bram_bank2_reg_1344_1407_0_2_n_1),
        .DOC(bram_bank2_reg_1344_1407_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_1344_1407_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1344_1407_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1344_1407_3_5_n_0),
        .DOB(bram_bank2_reg_1344_1407_3_5_n_1),
        .DOC(bram_bank2_reg_1344_1407_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1344_1407_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1344_1407_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1344_1407_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1344_1407_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1344_1407_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1344_1407_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1408_1471_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1408_1471_0_2_n_0),
        .DOB(bram_bank2_reg_1408_1471_0_2_n_1),
        .DOC(bram_bank2_reg_1408_1471_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_1408_1471_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1408_1471_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1408_1471_3_5_n_0),
        .DOB(bram_bank2_reg_1408_1471_3_5_n_1),
        .DOC(bram_bank2_reg_1408_1471_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1408_1471_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1408_1471_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1408_1471_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1408_1471_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1408_1471_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1408_1471_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1472_1535_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1472_1535_0_2_n_0),
        .DOB(bram_bank2_reg_1472_1535_0_2_n_1),
        .DOC(bram_bank2_reg_1472_1535_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_1472_1535_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[9] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1472_1535_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1472_1535_3_5_n_0),
        .DOB(bram_bank2_reg_1472_1535_3_5_n_1),
        .DOC(bram_bank2_reg_1472_1535_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1472_1535_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1472_1535_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1472_1535_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1472_1535_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1472_1535_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1472_1535_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1536_1599_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1536_1599_0_2_n_0),
        .DOB(bram_bank2_reg_1536_1599_0_2_n_1),
        .DOC(bram_bank2_reg_1536_1599_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank2_reg_1536_1599_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank2_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1536_1599_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1536_1599_3_5_n_0),
        .DOB(bram_bank2_reg_1536_1599_3_5_n_1),
        .DOC(bram_bank2_reg_1536_1599_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1536_1599_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1536_1599_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1536_1599_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1536_1599_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1536_1599_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1536_1599_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1600_1663_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1600_1663_0_2_n_0),
        .DOB(bram_bank2_reg_1600_1663_0_2_n_1),
        .DOC(bram_bank2_reg_1600_1663_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_1600_1663_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1600_1663_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1600_1663_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1600_1663_3_5_n_0),
        .DOB(bram_bank2_reg_1600_1663_3_5_n_1),
        .DOC(bram_bank2_reg_1600_1663_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1600_1663_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1600_1663_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1600_1663_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1600_1663_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1600_1663_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1600_1663_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1664_1727_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1664_1727_0_2_n_0),
        .DOB(bram_bank2_reg_1664_1727_0_2_n_1),
        .DOC(bram_bank2_reg_1664_1727_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_1664_1727_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1664_1727_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1664_1727_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1664_1727_3_5_n_0),
        .DOB(bram_bank2_reg_1664_1727_3_5_n_1),
        .DOC(bram_bank2_reg_1664_1727_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1664_1727_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1664_1727_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1664_1727_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1664_1727_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1664_1727_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1664_1727_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1728_1791_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1728_1791_0_2_n_0),
        .DOB(bram_bank2_reg_1728_1791_0_2_n_1),
        .DOC(bram_bank2_reg_1728_1791_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_1728_1791_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1728_1791_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1728_1791_3_5_n_0),
        .DOB(bram_bank2_reg_1728_1791_3_5_n_1),
        .DOC(bram_bank2_reg_1728_1791_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1728_1791_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1728_1791_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1728_1791_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1728_1791_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1728_1791_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1728_1791_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1792_1855_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1792_1855_0_2_n_0),
        .DOB(bram_bank2_reg_1792_1855_0_2_n_1),
        .DOC(bram_bank2_reg_1792_1855_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_1792_1855_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1792_1855_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1792_1855_3_5_n_0),
        .DOB(bram_bank2_reg_1792_1855_3_5_n_1),
        .DOC(bram_bank2_reg_1792_1855_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1792_1855_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1792_1855_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1792_1855_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1792_1855_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1792_1855_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1792_1855_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1856_1919_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1856_1919_0_2_n_0),
        .DOB(bram_bank2_reg_1856_1919_0_2_n_1),
        .DOC(bram_bank2_reg_1856_1919_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_1856_1919_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1856_1919_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1856_1919_3_5_n_0),
        .DOB(bram_bank2_reg_1856_1919_3_5_n_1),
        .DOC(bram_bank2_reg_1856_1919_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1856_1919_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1856_1919_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1856_1919_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1856_1919_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1856_1919_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1856_1919_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1920_1983_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1920_1983_0_2_n_0),
        .DOB(bram_bank2_reg_1920_1983_0_2_n_1),
        .DOC(bram_bank2_reg_1920_1983_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_1920_1983_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1920_1983_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1920_1983_3_5_n_0),
        .DOB(bram_bank2_reg_1920_1983_3_5_n_1),
        .DOC(bram_bank2_reg_1920_1983_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1920_1983_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1920_1983_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1920_1983_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1920_1983_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1920_1983_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1920_1983_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_192_255_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_192_255_0_2_n_0),
        .DOB(bram_bank2_reg_192_255_0_2_n_1),
        .DOC(bram_bank2_reg_192_255_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank2_reg_192_255_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank20_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank2_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_192_255_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_192_255_3_5_n_0),
        .DOB(bram_bank2_reg_192_255_3_5_n_1),
        .DOC(bram_bank2_reg_192_255_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_192_255_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_192_255_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_192_255_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_192_255_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_1984_2047_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1984_2047_0_2_n_0),
        .DOB(bram_bank2_reg_1984_2047_0_2_n_1),
        .DOC(bram_bank2_reg_1984_2047_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    bram_bank2_reg_1984_2047_0_2_i_1
       (.I0(bram_bank20_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank2_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_1984_2047_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_1984_2047_3_5_n_0),
        .DOB(bram_bank2_reg_1984_2047_3_5_n_1),
        .DOC(bram_bank2_reg_1984_2047_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_1984_2047_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_1984_2047_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1984_2047_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_1984_2047_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_1984_2047_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_1984_2047_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2048_2111_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2048_2111_0_2_n_0),
        .DOB(bram_bank2_reg_2048_2111_0_2_n_1),
        .DOC(bram_bank2_reg_2048_2111_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2048_2111_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank2_reg_2048_2111_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank2_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2048_2111_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2048_2111_3_5_n_0),
        .DOB(bram_bank2_reg_2048_2111_3_5_n_1),
        .DOC(bram_bank2_reg_2048_2111_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2048_2111_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2048_2111_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2048_2111_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2048_2111_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2048_2111_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2048_2111_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2112_2175_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2112_2175_0_2_n_0),
        .DOB(bram_bank2_reg_2112_2175_0_2_n_1),
        .DOC(bram_bank2_reg_2112_2175_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2112_2175_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank2_reg_2112_2175_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank2_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2112_2175_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2112_2175_3_5_n_0),
        .DOB(bram_bank2_reg_2112_2175_3_5_n_1),
        .DOC(bram_bank2_reg_2112_2175_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2112_2175_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2112_2175_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2112_2175_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2112_2175_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2112_2175_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2112_2175_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2176_2239_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2176_2239_0_2_n_0),
        .DOB(bram_bank2_reg_2176_2239_0_2_n_1),
        .DOC(bram_bank2_reg_2176_2239_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2176_2239_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank2_reg_2176_2239_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank2_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2176_2239_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2176_2239_3_5_n_0),
        .DOB(bram_bank2_reg_2176_2239_3_5_n_1),
        .DOC(bram_bank2_reg_2176_2239_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2176_2239_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2176_2239_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2176_2239_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2176_2239_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2176_2239_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2176_2239_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2240_2303_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2240_2303_0_2_n_0),
        .DOB(bram_bank2_reg_2240_2303_0_2_n_1),
        .DOC(bram_bank2_reg_2240_2303_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2240_2303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_2240_2303_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_2240_2303_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank2_reg_2240_2303_0_2_i_2
       (.I0(bram_bank20_out),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_2240_2303_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2240_2303_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2240_2303_3_5_n_0),
        .DOB(bram_bank2_reg_2240_2303_3_5_n_1),
        .DOC(bram_bank2_reg_2240_2303_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2240_2303_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2240_2303_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2240_2303_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2240_2303_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2240_2303_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2240_2303_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2304_2367_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2304_2367_0_2_n_0),
        .DOB(bram_bank2_reg_2304_2367_0_2_n_1),
        .DOC(bram_bank2_reg_2304_2367_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2304_2367_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank2_reg_2304_2367_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank2_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2304_2367_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2304_2367_3_5_n_0),
        .DOB(bram_bank2_reg_2304_2367_3_5_n_1),
        .DOC(bram_bank2_reg_2304_2367_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2304_2367_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2304_2367_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2304_2367_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2304_2367_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2304_2367_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2304_2367_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2368_2431_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2368_2431_0_2_n_0),
        .DOB(bram_bank2_reg_2368_2431_0_2_n_1),
        .DOC(bram_bank2_reg_2368_2431_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2368_2431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_2368_2431_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2368_2431_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2368_2431_3_5_n_0),
        .DOB(bram_bank2_reg_2368_2431_3_5_n_1),
        .DOC(bram_bank2_reg_2368_2431_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2368_2431_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2368_2431_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2368_2431_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2368_2431_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2368_2431_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2368_2431_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2432_2495_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2432_2495_0_2_n_0),
        .DOB(bram_bank2_reg_2432_2495_0_2_n_1),
        .DOC(bram_bank2_reg_2432_2495_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2432_2495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_2432_2495_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2432_2495_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2432_2495_3_5_n_0),
        .DOB(bram_bank2_reg_2432_2495_3_5_n_1),
        .DOC(bram_bank2_reg_2432_2495_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2432_2495_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2432_2495_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2432_2495_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2432_2495_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2432_2495_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2432_2495_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2496_2559_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2496_2559_0_2_n_0),
        .DOB(bram_bank2_reg_2496_2559_0_2_n_1),
        .DOC(bram_bank2_reg_2496_2559_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2496_2559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_2496_2559_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2496_2559_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2496_2559_3_5_n_0),
        .DOB(bram_bank2_reg_2496_2559_3_5_n_1),
        .DOC(bram_bank2_reg_2496_2559_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2496_2559_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2496_2559_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2496_2559_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2496_2559_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2496_2559_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2496_2559_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2560_2623_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2560_2623_0_2_n_0),
        .DOB(bram_bank2_reg_2560_2623_0_2_n_1),
        .DOC(bram_bank2_reg_2560_2623_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2560_2623_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank2_reg_2560_2623_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank2_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2560_2623_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2560_2623_3_5_n_0),
        .DOB(bram_bank2_reg_2560_2623_3_5_n_1),
        .DOC(bram_bank2_reg_2560_2623_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2560_2623_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2560_2623_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2560_2623_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2560_2623_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2560_2623_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2560_2623_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_256_319_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_256_319_0_2_n_0),
        .DOB(bram_bank2_reg_256_319_0_2_n_1),
        .DOC(bram_bank2_reg_256_319_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_256_319_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank2_reg_256_319_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank2_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_256_319_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_256_319_3_5_n_0),
        .DOB(bram_bank2_reg_256_319_3_5_n_1),
        .DOC(bram_bank2_reg_256_319_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_256_319_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_256_319_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_256_319_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_256_319_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2624_2687_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2624_2687_0_2_n_0),
        .DOB(bram_bank2_reg_2624_2687_0_2_n_1),
        .DOC(bram_bank2_reg_2624_2687_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2624_2687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_2624_2687_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2624_2687_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2624_2687_3_5_n_0),
        .DOB(bram_bank2_reg_2624_2687_3_5_n_1),
        .DOC(bram_bank2_reg_2624_2687_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2624_2687_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2624_2687_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2624_2687_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2624_2687_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2624_2687_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2624_2687_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2688_2751_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2688_2751_0_2_n_0),
        .DOB(bram_bank2_reg_2688_2751_0_2_n_1),
        .DOC(bram_bank2_reg_2688_2751_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2688_2751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_2688_2751_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2688_2751_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2688_2751_3_5_n_0),
        .DOB(bram_bank2_reg_2688_2751_3_5_n_1),
        .DOC(bram_bank2_reg_2688_2751_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2688_2751_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2688_2751_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2688_2751_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2688_2751_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2688_2751_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2688_2751_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2752_2815_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2752_2815_0_2_n_0),
        .DOB(bram_bank2_reg_2752_2815_0_2_n_1),
        .DOC(bram_bank2_reg_2752_2815_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2752_2815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_2752_2815_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2752_2815_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2752_2815_3_5_n_0),
        .DOB(bram_bank2_reg_2752_2815_3_5_n_1),
        .DOC(bram_bank2_reg_2752_2815_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2752_2815_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2752_2815_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2752_2815_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2752_2815_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2752_2815_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2752_2815_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2816_2879_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2816_2879_0_2_n_0),
        .DOB(bram_bank2_reg_2816_2879_0_2_n_1),
        .DOC(bram_bank2_reg_2816_2879_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2816_2879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_2816_2879_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2816_2879_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2816_2879_3_5_n_0),
        .DOB(bram_bank2_reg_2816_2879_3_5_n_1),
        .DOC(bram_bank2_reg_2816_2879_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2816_2879_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2816_2879_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2816_2879_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2816_2879_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2816_2879_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2816_2879_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2880_2943_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2880_2943_0_2_n_0),
        .DOB(bram_bank2_reg_2880_2943_0_2_n_1),
        .DOC(bram_bank2_reg_2880_2943_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2880_2943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_2880_2943_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2880_2943_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2880_2943_3_5_n_0),
        .DOB(bram_bank2_reg_2880_2943_3_5_n_1),
        .DOC(bram_bank2_reg_2880_2943_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2880_2943_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2880_2943_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2880_2943_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2880_2943_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2880_2943_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2880_2943_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_2944_3007_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2944_3007_0_2_n_0),
        .DOB(bram_bank2_reg_2944_3007_0_2_n_1),
        .DOC(bram_bank2_reg_2944_3007_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2944_3007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_2944_3007_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_2944_3007_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_2944_3007_3_5_n_0),
        .DOB(bram_bank2_reg_2944_3007_3_5_n_1),
        .DOC(bram_bank2_reg_2944_3007_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_2944_3007_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_2944_3007_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2944_3007_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_2944_3007_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_2944_3007_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_2944_3007_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3008_3071_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3008_3071_0_2_n_0),
        .DOB(bram_bank2_reg_3008_3071_0_2_n_1),
        .DOC(bram_bank2_reg_3008_3071_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3008_3071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank2_reg_3008_3071_0_2_i_1
       (.I0(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank2_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3008_3071_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3008_3071_3_5_n_0),
        .DOB(bram_bank2_reg_3008_3071_3_5_n_1),
        .DOC(bram_bank2_reg_3008_3071_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3008_3071_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3008_3071_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3008_3071_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3008_3071_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3008_3071_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3008_3071_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3072_3135_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3072_3135_0_2_n_0),
        .DOB(bram_bank2_reg_3072_3135_0_2_n_1),
        .DOC(bram_bank2_reg_3072_3135_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3072_3135_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank2_reg_3072_3135_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank2_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3072_3135_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3072_3135_3_5_n_0),
        .DOB(bram_bank2_reg_3072_3135_3_5_n_1),
        .DOC(bram_bank2_reg_3072_3135_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3072_3135_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3072_3135_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3072_3135_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3072_3135_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3072_3135_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3072_3135_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3136_3199_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3136_3199_0_2_n_0),
        .DOB(bram_bank2_reg_3136_3199_0_2_n_1),
        .DOC(bram_bank2_reg_3136_3199_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3136_3199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_3136_3199_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3136_3199_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3136_3199_3_5_n_0),
        .DOB(bram_bank2_reg_3136_3199_3_5_n_1),
        .DOC(bram_bank2_reg_3136_3199_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3136_3199_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3136_3199_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3136_3199_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3136_3199_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3136_3199_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3136_3199_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3200_3263_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3200_3263_0_2_n_0),
        .DOB(bram_bank2_reg_3200_3263_0_2_n_1),
        .DOC(bram_bank2_reg_3200_3263_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3200_3263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_3200_3263_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3200_3263_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3200_3263_3_5_n_0),
        .DOB(bram_bank2_reg_3200_3263_3_5_n_1),
        .DOC(bram_bank2_reg_3200_3263_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3200_3263_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3200_3263_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3200_3263_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3200_3263_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3200_3263_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3200_3263_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_320_383_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_320_383_0_2_n_0),
        .DOB(bram_bank2_reg_320_383_0_2_n_1),
        .DOC(bram_bank2_reg_320_383_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank2_reg_320_383_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank20_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank2_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_320_383_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_320_383_3_5_n_0),
        .DOB(bram_bank2_reg_320_383_3_5_n_1),
        .DOC(bram_bank2_reg_320_383_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_320_383_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_320_383_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_320_383_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_320_383_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3264_3327_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3264_3327_0_2_n_0),
        .DOB(bram_bank2_reg_3264_3327_0_2_n_1),
        .DOC(bram_bank2_reg_3264_3327_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3264_3327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_3264_3327_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3264_3327_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3264_3327_3_5_n_0),
        .DOB(bram_bank2_reg_3264_3327_3_5_n_1),
        .DOC(bram_bank2_reg_3264_3327_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3264_3327_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3264_3327_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3264_3327_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3264_3327_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3264_3327_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3264_3327_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3328_3391_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3328_3391_0_2_n_0),
        .DOB(bram_bank2_reg_3328_3391_0_2_n_1),
        .DOC(bram_bank2_reg_3328_3391_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3328_3391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_3328_3391_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3328_3391_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3328_3391_3_5_n_0),
        .DOB(bram_bank2_reg_3328_3391_3_5_n_1),
        .DOC(bram_bank2_reg_3328_3391_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3328_3391_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3328_3391_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3328_3391_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3328_3391_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3328_3391_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3328_3391_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3392_3455_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3392_3455_0_2_n_0),
        .DOB(bram_bank2_reg_3392_3455_0_2_n_1),
        .DOC(bram_bank2_reg_3392_3455_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3392_3455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_3392_3455_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3392_3455_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3392_3455_3_5_n_0),
        .DOB(bram_bank2_reg_3392_3455_3_5_n_1),
        .DOC(bram_bank2_reg_3392_3455_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3392_3455_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3392_3455_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3392_3455_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3392_3455_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3392_3455_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3392_3455_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3456_3519_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3456_3519_0_2_n_0),
        .DOB(bram_bank2_reg_3456_3519_0_2_n_1),
        .DOC(bram_bank2_reg_3456_3519_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3456_3519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_3456_3519_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3456_3519_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3456_3519_3_5_n_0),
        .DOB(bram_bank2_reg_3456_3519_3_5_n_1),
        .DOC(bram_bank2_reg_3456_3519_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3456_3519_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3456_3519_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3456_3519_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3456_3519_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3456_3519_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3456_3519_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3520_3583_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3520_3583_0_2_n_0),
        .DOB(bram_bank2_reg_3520_3583_0_2_n_1),
        .DOC(bram_bank2_reg_3520_3583_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3520_3583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank2_reg_3520_3583_0_2_i_1
       (.I0(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3520_3583_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3520_3583_3_5_n_0),
        .DOB(bram_bank2_reg_3520_3583_3_5_n_1),
        .DOC(bram_bank2_reg_3520_3583_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3520_3583_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3520_3583_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3520_3583_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3520_3583_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3520_3583_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3520_3583_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3584_3647_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3584_3647_0_2_n_0),
        .DOB(bram_bank2_reg_3584_3647_0_2_n_1),
        .DOC(bram_bank2_reg_3584_3647_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3584_3647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank2_reg_3584_3647_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[9] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank2_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3584_3647_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3584_3647_3_5_n_0),
        .DOB(bram_bank2_reg_3584_3647_3_5_n_1),
        .DOC(bram_bank2_reg_3584_3647_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3584_3647_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3584_3647_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3584_3647_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3584_3647_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3584_3647_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3584_3647_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3648_3711_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3648_3711_0_2_n_0),
        .DOB(bram_bank2_reg_3648_3711_0_2_n_1),
        .DOC(bram_bank2_reg_3648_3711_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3648_3711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank2_reg_3648_3711_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank2_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3648_3711_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3648_3711_3_5_n_0),
        .DOB(bram_bank2_reg_3648_3711_3_5_n_1),
        .DOC(bram_bank2_reg_3648_3711_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3648_3711_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3648_3711_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3648_3711_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3648_3711_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3648_3711_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3648_3711_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3712_3775_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3712_3775_0_2_n_0),
        .DOB(bram_bank2_reg_3712_3775_0_2_n_1),
        .DOC(bram_bank2_reg_3712_3775_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3712_3775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank2_reg_3712_3775_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank2_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3712_3775_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3712_3775_3_5_n_0),
        .DOB(bram_bank2_reg_3712_3775_3_5_n_1),
        .DOC(bram_bank2_reg_3712_3775_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3712_3775_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3712_3775_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3712_3775_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3712_3775_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3712_3775_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3712_3775_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3776_3839_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3776_3839_0_2_n_0),
        .DOB(bram_bank2_reg_3776_3839_0_2_n_1),
        .DOC(bram_bank2_reg_3776_3839_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3776_3839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank2_reg_3776_3839_0_2_i_1
       (.I0(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3776_3839_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3776_3839_3_5_n_0),
        .DOB(bram_bank2_reg_3776_3839_3_5_n_1),
        .DOC(bram_bank2_reg_3776_3839_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3776_3839_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3776_3839_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3776_3839_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3776_3839_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3776_3839_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3776_3839_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3840_3903_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3840_3903_0_2_n_0),
        .DOB(bram_bank2_reg_3840_3903_0_2_n_1),
        .DOC(bram_bank2_reg_3840_3903_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3840_3903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_3840_3903_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank2_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3840_3903_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3840_3903_3_5_n_0),
        .DOB(bram_bank2_reg_3840_3903_3_5_n_1),
        .DOC(bram_bank2_reg_3840_3903_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3840_3903_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3840_3903_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3840_3903_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3840_3903_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3840_3903_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3840_3903_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_384_447_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_384_447_0_2_n_0),
        .DOB(bram_bank2_reg_384_447_0_2_n_1),
        .DOC(bram_bank2_reg_384_447_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank2_reg_384_447_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank20_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank2_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_384_447_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_384_447_3_5_n_0),
        .DOB(bram_bank2_reg_384_447_3_5_n_1),
        .DOC(bram_bank2_reg_384_447_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_384_447_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_384_447_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_384_447_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_384_447_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3904_3967_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3904_3967_0_2_n_0),
        .DOB(bram_bank2_reg_3904_3967_0_2_n_1),
        .DOC(bram_bank2_reg_3904_3967_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3904_3967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank2_reg_3904_3967_0_2_i_1
       (.I0(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3904_3967_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3904_3967_3_5_n_0),
        .DOB(bram_bank2_reg_3904_3967_3_5_n_1),
        .DOC(bram_bank2_reg_3904_3967_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3904_3967_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3904_3967_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3904_3967_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3904_3967_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3904_3967_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3904_3967_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_3968_4031_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3968_4031_0_2_n_0),
        .DOB(bram_bank2_reg_3968_4031_0_2_n_1),
        .DOC(bram_bank2_reg_3968_4031_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3968_4031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank2_reg_3968_4031_0_2_i_1
       (.I0(bram_bank2_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank2_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_3968_4031_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_3968_4031_3_5_n_0),
        .DOB(bram_bank2_reg_3968_4031_3_5_n_1),
        .DOC(bram_bank2_reg_3968_4031_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_3968_4031_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_3968_4031_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3968_4031_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_3968_4031_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_3968_4031_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_3968_4031_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_4032_4095_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_4032_4095_0_2_n_0),
        .DOB(bram_bank2_reg_4032_4095_0_2_n_1),
        .DOC(bram_bank2_reg_4032_4095_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_4032_4095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    bram_bank2_reg_4032_4095_0_2_i_1
       (.I0(bram_bank20_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank2_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_4032_4095_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__1_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_4032_4095_3_5_n_0),
        .DOB(bram_bank2_reg_4032_4095_3_5_n_1),
        .DOC(bram_bank2_reg_4032_4095_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_4032_4095_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_4032_4095_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_4032_4095_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_4032_4095_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_4032_4095_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_4032_4095_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_448_511_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_448_511_0_2_n_0),
        .DOB(bram_bank2_reg_448_511_0_2_n_1),
        .DOC(bram_bank2_reg_448_511_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_448_511_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank2_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_448_511_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_448_511_3_5_n_0),
        .DOB(bram_bank2_reg_448_511_3_5_n_1),
        .DOC(bram_bank2_reg_448_511_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_448_511_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_448_511_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_448_511_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_448_511_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_512_575_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_512_575_0_2_n_0),
        .DOB(bram_bank2_reg_512_575_0_2_n_1),
        .DOC(bram_bank2_reg_512_575_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_512_575_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank2_reg_512_575_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank2_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_512_575_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_512_575_3_5_n_0),
        .DOB(bram_bank2_reg_512_575_3_5_n_1),
        .DOC(bram_bank2_reg_512_575_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_512_575_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_512_575_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_512_575_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_512_575_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_576_639_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_576_639_0_2_n_0),
        .DOB(bram_bank2_reg_576_639_0_2_n_1),
        .DOC(bram_bank2_reg_576_639_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank2_reg_576_639_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank20_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank2_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_576_639_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_576_639_3_5_n_0),
        .DOB(bram_bank2_reg_576_639_3_5_n_1),
        .DOC(bram_bank2_reg_576_639_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_576_639_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_576_639_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_576_639_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_576_639_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_640_703_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_640_703_0_2_n_0),
        .DOB(bram_bank2_reg_640_703_0_2_n_1),
        .DOC(bram_bank2_reg_640_703_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank2_reg_640_703_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank20_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank2_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_640_703_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_640_703_3_5_n_0),
        .DOB(bram_bank2_reg_640_703_3_5_n_1),
        .DOC(bram_bank2_reg_640_703_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_640_703_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_640_703_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_640_703_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_640_703_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_64_127_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_64_127_0_2_n_0),
        .DOB(bram_bank2_reg_64_127_0_2_n_1),
        .DOC(bram_bank2_reg_64_127_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_64_127_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank2_reg_64_127_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank20_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank2_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_64_127_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_64_127_3_5_n_0),
        .DOB(bram_bank2_reg_64_127_3_5_n_1),
        .DOC(bram_bank2_reg_64_127_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_64_127_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_64_127_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_64_127_7_7
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_64_127_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_704_767_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_704_767_0_2_n_0),
        .DOB(bram_bank2_reg_704_767_0_2_n_1),
        .DOC(bram_bank2_reg_704_767_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_704_767_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank2_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_704_767_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_704_767_3_5_n_0),
        .DOB(bram_bank2_reg_704_767_3_5_n_1),
        .DOC(bram_bank2_reg_704_767_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_704_767_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_704_767_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_704_767_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_704_767_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_704_767_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_704_767_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_768_831_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_768_831_0_2_n_0),
        .DOB(bram_bank2_reg_768_831_0_2_n_1),
        .DOC(bram_bank2_reg_768_831_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank2_reg_768_831_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank20_out),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank2_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_768_831_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_768_831_3_5_n_0),
        .DOB(bram_bank2_reg_768_831_3_5_n_1),
        .DOC(bram_bank2_reg_768_831_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_768_831_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_768_831_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_768_831_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_768_831_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_768_831_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_768_831_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_832_895_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_832_895_0_2_n_0),
        .DOB(bram_bank2_reg_832_895_0_2_n_1),
        .DOC(bram_bank2_reg_832_895_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_832_895_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank2_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_832_895_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_832_895_3_5_n_0),
        .DOB(bram_bank2_reg_832_895_3_5_n_1),
        .DOC(bram_bank2_reg_832_895_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_832_895_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_832_895_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_832_895_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_832_895_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_832_895_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_832_895_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_896_959_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_896_959_0_2_n_0),
        .DOB(bram_bank2_reg_896_959_0_2_n_1),
        .DOC(bram_bank2_reg_896_959_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank2_reg_896_959_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank20_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank2_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_896_959_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_896_959_3_5_n_0),
        .DOB(bram_bank2_reg_896_959_3_5_n_1),
        .DOC(bram_bank2_reg_896_959_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_896_959_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_896_959_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_896_959_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_896_959_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_896_959_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_896_959_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank2_reg_960_1023_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__6_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_960_1023_0_2_n_0),
        .DOB(bram_bank2_reg_960_1023_0_2_n_1),
        .DOC(bram_bank2_reg_960_1023_0_2_n_2),
        .DOD(NLW_bram_bank2_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank2_reg_960_1023_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(bram_bank20_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank2_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank2_reg_960_1023_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__5_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__0_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank2_reg_960_1023_3_5_n_0),
        .DOB(bram_bank2_reg_960_1023_3_5_n_1),
        .DOC(bram_bank2_reg_960_1023_3_5_n_2),
        .DOD(NLW_bram_bank2_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank2_reg_960_1023_6_6
       (.A0(\wr_ptr_reg[0]_rep__1_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__5_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank2_reg_960_1023_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_960_1023_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank2_reg_960_1023_7_7
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank2_reg_960_1023_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank2_reg_960_1023_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank2_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_0_63_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_0_63_0_2_n_0),
        .DOB(bram_bank3_reg_0_63_0_2_n_1),
        .DOC(bram_bank3_reg_0_63_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_0_63_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0010)) 
    bram_bank3_reg_0_63_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank3_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    bram_bank3_reg_0_63_0_2_i_2
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(s_axis_tvalid),
        .I3(s_axis_tready_reg_0),
        .I4(wr_bank_sel[1]),
        .I5(wr_bank_sel[0]),
        .O(bram_bank30_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_0_63_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_0_63_3_5_n_0),
        .DOB(bram_bank3_reg_0_63_3_5_n_1),
        .DOC(bram_bank3_reg_0_63_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_0_63_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_0_63_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_0_63_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_0_63_0_2_i_1_n_0));
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_0_63_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_0_63_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_0_63_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_0_63_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1024_1087_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1024_1087_0_2_n_0),
        .DOB(bram_bank3_reg_1024_1087_0_2_n_1),
        .DOC(bram_bank3_reg_1024_1087_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1024_1087_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank3_reg_1024_1087_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank3_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1024_1087_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1024_1087_3_5_n_0),
        .DOB(bram_bank3_reg_1024_1087_3_5_n_1),
        .DOC(bram_bank3_reg_1024_1087_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1024_1087_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1024_1087_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1024_1087_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1024_1087_0_2_i_1_n_0));
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "1087" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1024_1087_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1024_1087_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1024_1087_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1024_1087_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1088_1151_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1088_1151_0_2_n_0),
        .DOB(bram_bank3_reg_1088_1151_0_2_n_1),
        .DOC(bram_bank3_reg_1088_1151_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank3_reg_1088_1151_0_2_i_1
       (.I0(bram_bank0_reg_1088_1151_0_2_i_2_n_0),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank3_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1088_1151_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1088_1151_3_5_n_0),
        .DOB(bram_bank3_reg_1088_1151_3_5_n_1),
        .DOC(bram_bank3_reg_1088_1151_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1088_1151_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1088_1151_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1088_1151_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1088_1151_0_2_i_1_n_0));
  (* ram_addr_begin = "1088" *) 
  (* ram_addr_end = "1151" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1088_1151_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1088_1151_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1088_1151_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1088_1151_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1152_1215_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1152_1215_0_2_n_0),
        .DOB(bram_bank3_reg_1152_1215_0_2_n_1),
        .DOC(bram_bank3_reg_1152_1215_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    bram_bank3_reg_1152_1215_0_2_i_1
       (.I0(bram_bank0_reg_1152_1215_0_2_i_2_n_0),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank3_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1152_1215_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1152_1215_3_5_n_0),
        .DOB(bram_bank3_reg_1152_1215_3_5_n_1),
        .DOC(bram_bank3_reg_1152_1215_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1152_1215_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1152_1215_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1152_1215_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1152_1215_0_2_i_1_n_0));
  (* ram_addr_begin = "1152" *) 
  (* ram_addr_end = "1215" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1152_1215_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1152_1215_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1152_1215_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1152_1215_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1216_1279_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1216_1279_0_2_n_0),
        .DOB(bram_bank3_reg_1216_1279_0_2_n_1),
        .DOC(bram_bank3_reg_1216_1279_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_1216_1279_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1216_1279_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1216_1279_3_5_n_0),
        .DOB(bram_bank3_reg_1216_1279_3_5_n_1),
        .DOC(bram_bank3_reg_1216_1279_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1216_1279_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1216_1279_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1216_1279_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1216_1279_0_2_i_1_n_0));
  (* ram_addr_begin = "1216" *) 
  (* ram_addr_end = "1279" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1216_1279_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1216_1279_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1216_1279_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1216_1279_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1280_1343_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1280_1343_0_2_n_0),
        .DOB(bram_bank3_reg_1280_1343_0_2_n_1),
        .DOC(bram_bank3_reg_1280_1343_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank3_reg_1280_1343_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank3_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1280_1343_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1280_1343_3_5_n_0),
        .DOB(bram_bank3_reg_1280_1343_3_5_n_1),
        .DOC(bram_bank3_reg_1280_1343_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1280_1343_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1280_1343_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1280_1343_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1280_1343_0_2_i_1_n_0));
  (* ram_addr_begin = "1280" *) 
  (* ram_addr_end = "1343" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1280_1343_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1280_1343_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1280_1343_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1280_1343_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_128_191_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_128_191_0_2_n_0),
        .DOB(bram_bank3_reg_128_191_0_2_n_1),
        .DOC(bram_bank3_reg_128_191_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_128_191_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank3_reg_128_191_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank3_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_128_191_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_128_191_3_5_n_0),
        .DOB(bram_bank3_reg_128_191_3_5_n_1),
        .DOC(bram_bank3_reg_128_191_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_128_191_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_128_191_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_128_191_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_128_191_0_2_i_1_n_0));
  (* ram_addr_begin = "128" *) 
  (* ram_addr_end = "191" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_128_191_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_128_191_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_128_191_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_128_191_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1344_1407_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1344_1407_0_2_n_0),
        .DOB(bram_bank3_reg_1344_1407_0_2_n_1),
        .DOC(bram_bank3_reg_1344_1407_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_1344_1407_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1344_1407_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1344_1407_3_5_n_0),
        .DOB(bram_bank3_reg_1344_1407_3_5_n_1),
        .DOC(bram_bank3_reg_1344_1407_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1344_1407_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1344_1407_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1344_1407_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1344_1407_0_2_i_1_n_0));
  (* ram_addr_begin = "1344" *) 
  (* ram_addr_end = "1407" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1344_1407_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1344_1407_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1344_1407_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1344_1407_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1408_1471_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1408_1471_0_2_n_0),
        .DOB(bram_bank3_reg_1408_1471_0_2_n_1),
        .DOC(bram_bank3_reg_1408_1471_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_1408_1471_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1408_1471_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1408_1471_3_5_n_0),
        .DOB(bram_bank3_reg_1408_1471_3_5_n_1),
        .DOC(bram_bank3_reg_1408_1471_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1408_1471_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1408_1471_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1408_1471_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1408_1471_0_2_i_1_n_0));
  (* ram_addr_begin = "1408" *) 
  (* ram_addr_end = "1471" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1408_1471_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1408_1471_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1408_1471_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1408_1471_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1472_1535_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1472_1535_0_2_n_0),
        .DOB(bram_bank3_reg_1472_1535_0_2_n_1),
        .DOC(bram_bank3_reg_1472_1535_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_1472_1535_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[9] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1472_1535_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1472_1535_3_5_n_0),
        .DOB(bram_bank3_reg_1472_1535_3_5_n_1),
        .DOC(bram_bank3_reg_1472_1535_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1472_1535_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1472_1535_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1472_1535_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1472_1535_0_2_i_1_n_0));
  (* ram_addr_begin = "1472" *) 
  (* ram_addr_end = "1535" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1472_1535_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1472_1535_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1472_1535_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1472_1535_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1536_1599_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1536_1599_0_2_n_0),
        .DOB(bram_bank3_reg_1536_1599_0_2_n_1),
        .DOC(bram_bank3_reg_1536_1599_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    bram_bank3_reg_1536_1599_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[10] ),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_1280_1343_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[11] ),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank3_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1536_1599_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1536_1599_3_5_n_0),
        .DOB(bram_bank3_reg_1536_1599_3_5_n_1),
        .DOC(bram_bank3_reg_1536_1599_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1536_1599_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1536_1599_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1536_1599_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1536_1599_0_2_i_1_n_0));
  (* ram_addr_begin = "1536" *) 
  (* ram_addr_end = "1599" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1536_1599_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1536_1599_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1536_1599_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1536_1599_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1600_1663_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1600_1663_0_2_n_0),
        .DOB(bram_bank3_reg_1600_1663_0_2_n_1),
        .DOC(bram_bank3_reg_1600_1663_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_1600_1663_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1600_1663_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1600_1663_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1600_1663_3_5_n_0),
        .DOB(bram_bank3_reg_1600_1663_3_5_n_1),
        .DOC(bram_bank3_reg_1600_1663_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1600_1663_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1600_1663_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1600_1663_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1600_1663_0_2_i_1_n_0));
  (* ram_addr_begin = "1600" *) 
  (* ram_addr_end = "1663" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1600_1663_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1600_1663_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1600_1663_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1600_1663_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1664_1727_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1664_1727_0_2_n_0),
        .DOB(bram_bank3_reg_1664_1727_0_2_n_1),
        .DOC(bram_bank3_reg_1664_1727_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_1664_1727_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1664_1727_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1664_1727_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1664_1727_3_5_n_0),
        .DOB(bram_bank3_reg_1664_1727_3_5_n_1),
        .DOC(bram_bank3_reg_1664_1727_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1664_1727_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1664_1727_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1664_1727_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1664_1727_0_2_i_1_n_0));
  (* ram_addr_begin = "1664" *) 
  (* ram_addr_end = "1727" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1664_1727_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1664_1727_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1664_1727_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1664_1727_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1728_1791_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1728_1791_0_2_n_0),
        .DOB(bram_bank3_reg_1728_1791_0_2_n_1),
        .DOC(bram_bank3_reg_1728_1791_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_1728_1791_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1728_1791_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1728_1791_3_5_n_0),
        .DOB(bram_bank3_reg_1728_1791_3_5_n_1),
        .DOC(bram_bank3_reg_1728_1791_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1728_1791_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1728_1791_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1728_1791_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1728_1791_0_2_i_1_n_0));
  (* ram_addr_begin = "1728" *) 
  (* ram_addr_end = "1791" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1728_1791_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1728_1791_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1728_1791_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1728_1791_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1792_1855_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1792_1855_0_2_n_0),
        .DOB(bram_bank3_reg_1792_1855_0_2_n_1),
        .DOC(bram_bank3_reg_1792_1855_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_1792_1855_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1792_1855_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1792_1855_3_5_n_0),
        .DOB(bram_bank3_reg_1792_1855_3_5_n_1),
        .DOC(bram_bank3_reg_1792_1855_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1792_1855_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1792_1855_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1792_1855_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1792_1855_0_2_i_1_n_0));
  (* ram_addr_begin = "1792" *) 
  (* ram_addr_end = "1855" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1792_1855_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1792_1855_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1792_1855_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1792_1855_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1856_1919_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1856_1919_0_2_n_0),
        .DOB(bram_bank3_reg_1856_1919_0_2_n_1),
        .DOC(bram_bank3_reg_1856_1919_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_1856_1919_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1856_1919_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1856_1919_3_5_n_0),
        .DOB(bram_bank3_reg_1856_1919_3_5_n_1),
        .DOC(bram_bank3_reg_1856_1919_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1856_1919_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1856_1919_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1856_1919_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1856_1919_0_2_i_1_n_0));
  (* ram_addr_begin = "1856" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1856_1919_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1856_1919_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1856_1919_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1856_1919_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1920_1983_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1920_1983_0_2_n_0),
        .DOB(bram_bank3_reg_1920_1983_0_2_n_1),
        .DOC(bram_bank3_reg_1920_1983_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_1920_1983_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1920_1983_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1920_1983_3_5_n_0),
        .DOB(bram_bank3_reg_1920_1983_3_5_n_1),
        .DOC(bram_bank3_reg_1920_1983_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1920_1983_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1920_1983_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1920_1983_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1920_1983_0_2_i_1_n_0));
  (* ram_addr_begin = "1920" *) 
  (* ram_addr_end = "1983" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1920_1983_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1920_1983_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1920_1983_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1920_1983_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_192_255_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_192_255_0_2_n_0),
        .DOB(bram_bank3_reg_192_255_0_2_n_1),
        .DOC(bram_bank3_reg_192_255_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank3_reg_192_255_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank30_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank3_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_192_255_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_192_255_3_5_n_0),
        .DOB(bram_bank3_reg_192_255_3_5_n_1),
        .DOC(bram_bank3_reg_192_255_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_192_255_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_192_255_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_192_255_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_192_255_0_2_i_1_n_0));
  (* ram_addr_begin = "192" *) 
  (* ram_addr_end = "255" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_192_255_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_192_255_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_192_255_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_192_255_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_1984_2047_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1984_2047_0_2_n_0),
        .DOB(bram_bank3_reg_1984_2047_0_2_n_1),
        .DOC(bram_bank3_reg_1984_2047_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    bram_bank3_reg_1984_2047_0_2_i_1
       (.I0(bram_bank30_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank3_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_1984_2047_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_1984_2047_3_5_n_0),
        .DOB(bram_bank3_reg_1984_2047_3_5_n_1),
        .DOC(bram_bank3_reg_1984_2047_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_1984_2047_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_1984_2047_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1984_2047_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1984_2047_0_2_i_1_n_0));
  (* ram_addr_begin = "1984" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_1984_2047_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_1984_2047_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_1984_2047_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_1984_2047_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2048_2111_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2048_2111_0_2_n_0),
        .DOB(bram_bank3_reg_2048_2111_0_2_n_1),
        .DOC(bram_bank3_reg_2048_2111_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2048_2111_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2048_2111_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank3_reg_2048_2111_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank3_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2048_2111_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2048_2111_3_5_n_0),
        .DOB(bram_bank3_reg_2048_2111_3_5_n_1),
        .DOC(bram_bank3_reg_2048_2111_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2048_2111_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2048_2111_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2048_2111_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2048_2111_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2048_2111_0_2_i_1_n_0));
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "2111" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2048_2111_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2048_2111_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2048_2111_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2048_2111_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2112_2175_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2112_2175_0_2_n_0),
        .DOB(bram_bank3_reg_2112_2175_0_2_n_1),
        .DOC(bram_bank3_reg_2112_2175_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2112_2175_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2112_2175_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank3_reg_2112_2175_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank3_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2112_2175_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2112_2175_3_5_n_0),
        .DOB(bram_bank3_reg_2112_2175_3_5_n_1),
        .DOC(bram_bank3_reg_2112_2175_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2112_2175_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2112_2175_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2112_2175_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2112_2175_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2112_2175_0_2_i_1_n_0));
  (* ram_addr_begin = "2112" *) 
  (* ram_addr_end = "2175" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2112_2175_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2112_2175_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2112_2175_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2112_2175_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2176_2239_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2176_2239_0_2_n_0),
        .DOB(bram_bank3_reg_2176_2239_0_2_n_1),
        .DOC(bram_bank3_reg_2176_2239_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2176_2239_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2176_2239_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank3_reg_2176_2239_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_128_191_0_2_i_2_n_0),
        .O(bram_bank3_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2176_2239_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2176_2239_3_5_n_0),
        .DOB(bram_bank3_reg_2176_2239_3_5_n_1),
        .DOC(bram_bank3_reg_2176_2239_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2176_2239_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2176_2239_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2176_2239_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2176_2239_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2176_2239_0_2_i_1_n_0));
  (* ram_addr_begin = "2176" *) 
  (* ram_addr_end = "2239" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2176_2239_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2176_2239_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2176_2239_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2176_2239_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2240_2303_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2240_2303_0_2_n_0),
        .DOB(bram_bank3_reg_2240_2303_0_2_n_1),
        .DOC(bram_bank3_reg_2240_2303_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2240_2303_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2240_2303_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_2240_2303_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_2240_2303_0_2_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h7)) 
    bram_bank3_reg_2240_2303_0_2_i_2
       (.I0(bram_bank30_out),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_2240_2303_0_2_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2240_2303_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2240_2303_3_5_n_0),
        .DOB(bram_bank3_reg_2240_2303_3_5_n_1),
        .DOC(bram_bank3_reg_2240_2303_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2240_2303_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2240_2303_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2240_2303_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2240_2303_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2240_2303_0_2_i_1_n_0));
  (* ram_addr_begin = "2240" *) 
  (* ram_addr_end = "2303" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2240_2303_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2240_2303_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2240_2303_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2240_2303_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2304_2367_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2304_2367_0_2_n_0),
        .DOB(bram_bank3_reg_2304_2367_0_2_n_1),
        .DOC(bram_bank3_reg_2304_2367_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2304_2367_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2304_2367_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank3_reg_2304_2367_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank3_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2304_2367_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2304_2367_3_5_n_0),
        .DOB(bram_bank3_reg_2304_2367_3_5_n_1),
        .DOC(bram_bank3_reg_2304_2367_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2304_2367_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2304_2367_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2304_2367_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2304_2367_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2304_2367_0_2_i_1_n_0));
  (* ram_addr_begin = "2304" *) 
  (* ram_addr_end = "2367" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2304_2367_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2304_2367_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2304_2367_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2304_2367_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2368_2431_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2368_2431_0_2_n_0),
        .DOB(bram_bank3_reg_2368_2431_0_2_n_1),
        .DOC(bram_bank3_reg_2368_2431_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2368_2431_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2368_2431_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_2368_2431_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2368_2431_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2368_2431_3_5_n_0),
        .DOB(bram_bank3_reg_2368_2431_3_5_n_1),
        .DOC(bram_bank3_reg_2368_2431_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2368_2431_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2368_2431_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2368_2431_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2368_2431_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2368_2431_0_2_i_1_n_0));
  (* ram_addr_begin = "2368" *) 
  (* ram_addr_end = "2431" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2368_2431_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2368_2431_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2368_2431_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2368_2431_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2432_2495_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2432_2495_0_2_n_0),
        .DOB(bram_bank3_reg_2432_2495_0_2_n_1),
        .DOC(bram_bank3_reg_2432_2495_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2432_2495_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2432_2495_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_2432_2495_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2432_2495_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2432_2495_3_5_n_0),
        .DOB(bram_bank3_reg_2432_2495_3_5_n_1),
        .DOC(bram_bank3_reg_2432_2495_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2432_2495_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2432_2495_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2432_2495_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2432_2495_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2432_2495_0_2_i_1_n_0));
  (* ram_addr_begin = "2432" *) 
  (* ram_addr_end = "2495" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2432_2495_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2432_2495_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2432_2495_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2432_2495_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2496_2559_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2496_2559_0_2_n_0),
        .DOB(bram_bank3_reg_2496_2559_0_2_n_1),
        .DOC(bram_bank3_reg_2496_2559_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2496_2559_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2496_2559_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_2496_2559_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2496_2559_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2496_2559_3_5_n_0),
        .DOB(bram_bank3_reg_2496_2559_3_5_n_1),
        .DOC(bram_bank3_reg_2496_2559_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2496_2559_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2496_2559_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2496_2559_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2496_2559_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2496_2559_0_2_i_1_n_0));
  (* ram_addr_begin = "2496" *) 
  (* ram_addr_end = "2559" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2496_2559_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2496_2559_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2496_2559_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2496_2559_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2560_2623_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2560_2623_0_2_n_0),
        .DOB(bram_bank3_reg_2560_2623_0_2_n_1),
        .DOC(bram_bank3_reg_2560_2623_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2560_2623_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2560_2623_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank3_reg_2560_2623_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg[9]_rep_n_0 ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank3_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2560_2623_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2560_2623_3_5_n_0),
        .DOB(bram_bank3_reg_2560_2623_3_5_n_1),
        .DOC(bram_bank3_reg_2560_2623_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2560_2623_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2560_2623_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2560_2623_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2560_2623_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2560_2623_0_2_i_1_n_0));
  (* ram_addr_begin = "2560" *) 
  (* ram_addr_end = "2623" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2560_2623_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2560_2623_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2560_2623_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2560_2623_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_256_319_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_256_319_0_2_n_0),
        .DOB(bram_bank3_reg_256_319_0_2_n_1),
        .DOC(bram_bank3_reg_256_319_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_256_319_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank3_reg_256_319_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_256_319_0_2_i_2_n_0),
        .O(bram_bank3_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_256_319_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_256_319_3_5_n_0),
        .DOB(bram_bank3_reg_256_319_3_5_n_1),
        .DOC(bram_bank3_reg_256_319_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_256_319_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_256_319_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_256_319_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_256_319_0_2_i_1_n_0));
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "319" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_256_319_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_256_319_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_256_319_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_256_319_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2624_2687_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2624_2687_0_2_n_0),
        .DOB(bram_bank3_reg_2624_2687_0_2_n_1),
        .DOC(bram_bank3_reg_2624_2687_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2624_2687_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2624_2687_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_2624_2687_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2624_2687_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2624_2687_3_5_n_0),
        .DOB(bram_bank3_reg_2624_2687_3_5_n_1),
        .DOC(bram_bank3_reg_2624_2687_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2624_2687_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2624_2687_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2624_2687_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2624_2687_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2624_2687_0_2_i_1_n_0));
  (* ram_addr_begin = "2624" *) 
  (* ram_addr_end = "2687" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2624_2687_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2624_2687_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2624_2687_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2624_2687_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2688_2751_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2688_2751_0_2_n_0),
        .DOB(bram_bank3_reg_2688_2751_0_2_n_1),
        .DOC(bram_bank3_reg_2688_2751_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2688_2751_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2688_2751_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_2688_2751_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2688_2751_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2688_2751_3_5_n_0),
        .DOB(bram_bank3_reg_2688_2751_3_5_n_1),
        .DOC(bram_bank3_reg_2688_2751_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2688_2751_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2688_2751_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2688_2751_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2688_2751_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2688_2751_0_2_i_1_n_0));
  (* ram_addr_begin = "2688" *) 
  (* ram_addr_end = "2751" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2688_2751_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2688_2751_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2688_2751_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2688_2751_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2752_2815_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2752_2815_0_2_n_0),
        .DOB(bram_bank3_reg_2752_2815_0_2_n_1),
        .DOC(bram_bank3_reg_2752_2815_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2752_2815_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2752_2815_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_2752_2815_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2752_2815_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2752_2815_3_5_n_0),
        .DOB(bram_bank3_reg_2752_2815_3_5_n_1),
        .DOC(bram_bank3_reg_2752_2815_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2752_2815_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2752_2815_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2752_2815_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2752_2815_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2752_2815_0_2_i_1_n_0));
  (* ram_addr_begin = "2752" *) 
  (* ram_addr_end = "2815" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2752_2815_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2752_2815_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2752_2815_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2752_2815_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2816_2879_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2816_2879_0_2_n_0),
        .DOB(bram_bank3_reg_2816_2879_0_2_n_1),
        .DOC(bram_bank3_reg_2816_2879_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2816_2879_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2816_2879_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_2816_2879_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2816_2879_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2816_2879_3_5_n_0),
        .DOB(bram_bank3_reg_2816_2879_3_5_n_1),
        .DOC(bram_bank3_reg_2816_2879_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2816_2879_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2816_2879_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2816_2879_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2816_2879_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2816_2879_0_2_i_1_n_0));
  (* ram_addr_begin = "2816" *) 
  (* ram_addr_end = "2879" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2816_2879_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2816_2879_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2816_2879_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2816_2879_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2880_2943_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2880_2943_0_2_n_0),
        .DOB(bram_bank3_reg_2880_2943_0_2_n_1),
        .DOC(bram_bank3_reg_2880_2943_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2880_2943_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2880_2943_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_2880_2943_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2880_2943_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2880_2943_3_5_n_0),
        .DOB(bram_bank3_reg_2880_2943_3_5_n_1),
        .DOC(bram_bank3_reg_2880_2943_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2880_2943_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2880_2943_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2880_2943_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2880_2943_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2880_2943_0_2_i_1_n_0));
  (* ram_addr_begin = "2880" *) 
  (* ram_addr_end = "2943" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2880_2943_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2880_2943_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2880_2943_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2880_2943_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_2944_3007_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2944_3007_0_2_n_0),
        .DOB(bram_bank3_reg_2944_3007_0_2_n_1),
        .DOC(bram_bank3_reg_2944_3007_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_2944_3007_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2944_3007_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_2944_3007_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg[10]_rep_n_0 ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg[9]_rep_n_0 ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_2944_3007_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_2944_3007_3_5_n_0),
        .DOB(bram_bank3_reg_2944_3007_3_5_n_1),
        .DOC(bram_bank3_reg_2944_3007_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_2944_3007_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_2944_3007_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_2944_3007_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2944_3007_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2944_3007_0_2_i_1_n_0));
  (* ram_addr_begin = "2944" *) 
  (* ram_addr_end = "3007" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_2944_3007_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_2944_3007_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_2944_3007_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_2944_3007_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3008_3071_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3008_3071_0_2_n_0),
        .DOB(bram_bank3_reg_3008_3071_0_2_n_1),
        .DOC(bram_bank3_reg_3008_3071_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3008_3071_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3008_3071_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank3_reg_3008_3071_0_2_i_1
       (.I0(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank3_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3008_3071_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3008_3071_3_5_n_0),
        .DOB(bram_bank3_reg_3008_3071_3_5_n_1),
        .DOC(bram_bank3_reg_3008_3071_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3008_3071_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3008_3071_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3008_3071_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3008_3071_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3008_3071_0_2_i_1_n_0));
  (* ram_addr_begin = "3008" *) 
  (* ram_addr_end = "3071" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3008_3071_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3008_3071_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3008_3071_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3008_3071_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3072_3135_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3072_3135_0_2_n_0),
        .DOB(bram_bank3_reg_3072_3135_0_2_n_1),
        .DOC(bram_bank3_reg_3072_3135_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3072_3135_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3072_3135_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    bram_bank3_reg_3072_3135_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[11] ),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_0_63_0_2_i_3_n_0),
        .O(bram_bank3_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3072_3135_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3072_3135_3_5_n_0),
        .DOB(bram_bank3_reg_3072_3135_3_5_n_1),
        .DOC(bram_bank3_reg_3072_3135_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3072_3135_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3072_3135_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3072_3135_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3072_3135_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3072_3135_0_2_i_1_n_0));
  (* ram_addr_begin = "3072" *) 
  (* ram_addr_end = "3135" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3072_3135_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3072_3135_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3072_3135_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3072_3135_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3136_3199_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3136_3199_0_2_n_0),
        .DOB(bram_bank3_reg_3136_3199_0_2_n_1),
        .DOC(bram_bank3_reg_3136_3199_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3136_3199_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3136_3199_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_3136_3199_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3136_3199_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3136_3199_3_5_n_0),
        .DOB(bram_bank3_reg_3136_3199_3_5_n_1),
        .DOC(bram_bank3_reg_3136_3199_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3136_3199_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3136_3199_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3136_3199_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3136_3199_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3136_3199_0_2_i_1_n_0));
  (* ram_addr_begin = "3136" *) 
  (* ram_addr_end = "3199" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3136_3199_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3136_3199_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3136_3199_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3136_3199_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3200_3263_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3200_3263_0_2_n_0),
        .DOB(bram_bank3_reg_3200_3263_0_2_n_1),
        .DOC(bram_bank3_reg_3200_3263_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3200_3263_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3200_3263_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_3200_3263_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3200_3263_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3200_3263_3_5_n_0),
        .DOB(bram_bank3_reg_3200_3263_3_5_n_1),
        .DOC(bram_bank3_reg_3200_3263_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3200_3263_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3200_3263_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3200_3263_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3200_3263_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3200_3263_0_2_i_1_n_0));
  (* ram_addr_begin = "3200" *) 
  (* ram_addr_end = "3263" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3200_3263_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3200_3263_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3200_3263_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3200_3263_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_320_383_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_320_383_0_2_n_0),
        .DOB(bram_bank3_reg_320_383_0_2_n_1),
        .DOC(bram_bank3_reg_320_383_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank3_reg_320_383_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank30_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank3_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_320_383_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_320_383_3_5_n_0),
        .DOB(bram_bank3_reg_320_383_3_5_n_1),
        .DOC(bram_bank3_reg_320_383_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_320_383_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_320_383_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_320_383_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_320_383_0_2_i_1_n_0));
  (* ram_addr_begin = "320" *) 
  (* ram_addr_end = "383" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_320_383_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_320_383_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_320_383_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_320_383_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3264_3327_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3264_3327_0_2_n_0),
        .DOB(bram_bank3_reg_3264_3327_0_2_n_1),
        .DOC(bram_bank3_reg_3264_3327_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3264_3327_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3264_3327_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_3264_3327_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg[9]_rep_n_0 ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3264_3327_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3264_3327_3_5_n_0),
        .DOB(bram_bank3_reg_3264_3327_3_5_n_1),
        .DOC(bram_bank3_reg_3264_3327_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3264_3327_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3264_3327_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3264_3327_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3264_3327_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3264_3327_0_2_i_1_n_0));
  (* ram_addr_begin = "3264" *) 
  (* ram_addr_end = "3327" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3264_3327_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3264_3327_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3264_3327_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3264_3327_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3328_3391_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3328_3391_0_2_n_0),
        .DOB(bram_bank3_reg_3328_3391_0_2_n_1),
        .DOC(bram_bank3_reg_3328_3391_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3328_3391_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3328_3391_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_3328_3391_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3328_3391_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3328_3391_3_5_n_0),
        .DOB(bram_bank3_reg_3328_3391_3_5_n_1),
        .DOC(bram_bank3_reg_3328_3391_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3328_3391_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3328_3391_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3328_3391_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3328_3391_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3328_3391_0_2_i_1_n_0));
  (* ram_addr_begin = "3328" *) 
  (* ram_addr_end = "3391" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3328_3391_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3328_3391_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3328_3391_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3328_3391_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3392_3455_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3392_3455_0_2_n_0),
        .DOB(bram_bank3_reg_3392_3455_0_2_n_1),
        .DOC(bram_bank3_reg_3392_3455_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3392_3455_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3392_3455_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_3392_3455_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3392_3455_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3392_3455_3_5_n_0),
        .DOB(bram_bank3_reg_3392_3455_3_5_n_1),
        .DOC(bram_bank3_reg_3392_3455_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3392_3455_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3392_3455_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3392_3455_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3392_3455_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3392_3455_0_2_i_1_n_0));
  (* ram_addr_begin = "3392" *) 
  (* ram_addr_end = "3455" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3392_3455_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3392_3455_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3392_3455_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3392_3455_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3456_3519_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3456_3519_0_2_n_0),
        .DOB(bram_bank3_reg_3456_3519_0_2_n_1),
        .DOC(bram_bank3_reg_3456_3519_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3456_3519_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3456_3519_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_3456_3519_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[9] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3456_3519_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3456_3519_3_5_n_0),
        .DOB(bram_bank3_reg_3456_3519_3_5_n_1),
        .DOC(bram_bank3_reg_3456_3519_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3456_3519_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3456_3519_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3456_3519_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3456_3519_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3456_3519_0_2_i_1_n_0));
  (* ram_addr_begin = "3456" *) 
  (* ram_addr_end = "3519" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3456_3519_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3456_3519_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3456_3519_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3456_3519_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3520_3583_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3520_3583_0_2_n_0),
        .DOB(bram_bank3_reg_3520_3583_0_2_n_1),
        .DOC(bram_bank3_reg_3520_3583_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3520_3583_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3520_3583_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank3_reg_3520_3583_0_2_i_1
       (.I0(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[9] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3520_3583_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3520_3583_3_5_n_0),
        .DOB(bram_bank3_reg_3520_3583_3_5_n_1),
        .DOC(bram_bank3_reg_3520_3583_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3520_3583_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3520_3583_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3520_3583_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3520_3583_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3520_3583_0_2_i_1_n_0));
  (* ram_addr_begin = "3520" *) 
  (* ram_addr_end = "3583" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3520_3583_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3520_3583_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3520_3583_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3520_3583_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3584_3647_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3584_3647_0_2_n_0),
        .DOB(bram_bank3_reg_3584_3647_0_2_n_1),
        .DOC(bram_bank3_reg_3584_3647_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3584_3647_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3584_3647_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    bram_bank3_reg_3584_3647_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[9] ),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .O(bram_bank3_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3584_3647_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3584_3647_3_5_n_0),
        .DOB(bram_bank3_reg_3584_3647_3_5_n_1),
        .DOC(bram_bank3_reg_3584_3647_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3584_3647_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3584_3647_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3584_3647_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3584_3647_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3584_3647_0_2_i_1_n_0));
  (* ram_addr_begin = "3584" *) 
  (* ram_addr_end = "3647" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3584_3647_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3584_3647_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3584_3647_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3584_3647_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3648_3711_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3648_3711_0_2_n_0),
        .DOB(bram_bank3_reg_3648_3711_0_2_n_1),
        .DOC(bram_bank3_reg_3648_3711_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3648_3711_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3648_3711_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank3_reg_3648_3711_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[7] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[6] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank3_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3648_3711_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3648_3711_3_5_n_0),
        .DOB(bram_bank3_reg_3648_3711_3_5_n_1),
        .DOC(bram_bank3_reg_3648_3711_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3648_3711_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3648_3711_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3648_3711_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3648_3711_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3648_3711_0_2_i_1_n_0));
  (* ram_addr_begin = "3648" *) 
  (* ram_addr_end = "3711" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3648_3711_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3648_3711_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3648_3711_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3648_3711_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3712_3775_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3712_3775_0_2_n_0),
        .DOB(bram_bank3_reg_3712_3775_0_2_n_1),
        .DOC(bram_bank3_reg_3712_3775_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3712_3775_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3712_3775_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    bram_bank3_reg_3712_3775_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[8] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(bram_bank0_reg_3648_3711_0_2_i_2_n_0),
        .O(bram_bank3_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3712_3775_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3712_3775_3_5_n_0),
        .DOB(bram_bank3_reg_3712_3775_3_5_n_1),
        .DOC(bram_bank3_reg_3712_3775_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3712_3775_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3712_3775_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3712_3775_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3712_3775_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3712_3775_0_2_i_1_n_0));
  (* ram_addr_begin = "3712" *) 
  (* ram_addr_end = "3775" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3712_3775_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3712_3775_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3712_3775_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3712_3775_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3776_3839_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3776_3839_0_2_n_0),
        .DOB(bram_bank3_reg_3776_3839_0_2_n_1),
        .DOC(bram_bank3_reg_3776_3839_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3776_3839_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3776_3839_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank3_reg_3776_3839_0_2_i_1
       (.I0(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3776_3839_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3776_3839_3_5_n_0),
        .DOB(bram_bank3_reg_3776_3839_3_5_n_1),
        .DOC(bram_bank3_reg_3776_3839_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3776_3839_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3776_3839_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3776_3839_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3776_3839_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3776_3839_0_2_i_1_n_0));
  (* ram_addr_begin = "3776" *) 
  (* ram_addr_end = "3839" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3776_3839_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3776_3839_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3776_3839_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3776_3839_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3840_3903_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3840_3903_0_2_n_0),
        .DOB(bram_bank3_reg_3840_3903_0_2_n_1),
        .DOC(bram_bank3_reg_3840_3903_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3840_3903_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3840_3903_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_3840_3903_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(bram_bank0_reg_1792_1855_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[10] ),
        .I5(\wr_ptr_reg_n_0_[11] ),
        .O(bram_bank3_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3840_3903_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3840_3903_3_5_n_0),
        .DOB(bram_bank3_reg_3840_3903_3_5_n_1),
        .DOC(bram_bank3_reg_3840_3903_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3840_3903_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3840_3903_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3840_3903_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3840_3903_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3840_3903_0_2_i_1_n_0));
  (* ram_addr_begin = "3840" *) 
  (* ram_addr_end = "3903" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3840_3903_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3840_3903_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3840_3903_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3840_3903_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_384_447_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_384_447_0_2_n_0),
        .DOB(bram_bank3_reg_384_447_0_2_n_1),
        .DOC(bram_bank3_reg_384_447_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank3_reg_384_447_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank30_out),
        .I3(\wr_ptr_reg[9]_rep_n_0 ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank3_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_384_447_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_384_447_3_5_n_0),
        .DOB(bram_bank3_reg_384_447_3_5_n_1),
        .DOC(bram_bank3_reg_384_447_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_384_447_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_384_447_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_384_447_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_384_447_0_2_i_1_n_0));
  (* ram_addr_begin = "384" *) 
  (* ram_addr_end = "447" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_384_447_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_384_447_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_384_447_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_384_447_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3904_3967_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3904_3967_0_2_n_0),
        .DOB(bram_bank3_reg_3904_3967_0_2_n_1),
        .DOC(bram_bank3_reg_3904_3967_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3904_3967_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3904_3967_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank3_reg_3904_3967_0_2_i_1
       (.I0(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[6] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3904_3967_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3904_3967_3_5_n_0),
        .DOB(bram_bank3_reg_3904_3967_3_5_n_1),
        .DOC(bram_bank3_reg_3904_3967_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3904_3967_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3904_3967_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3904_3967_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3904_3967_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3904_3967_0_2_i_1_n_0));
  (* ram_addr_begin = "3904" *) 
  (* ram_addr_end = "3967" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3904_3967_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3904_3967_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3904_3967_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3904_3967_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_3968_4031_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3968_4031_0_2_n_0),
        .DOB(bram_bank3_reg_3968_4031_0_2_n_1),
        .DOC(bram_bank3_reg_3968_4031_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_3968_4031_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3968_4031_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    bram_bank3_reg_3968_4031_0_2_i_1
       (.I0(bram_bank3_reg_2240_2303_0_2_i_2_n_0),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[7] ),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[9] ),
        .I5(\wr_ptr_reg_n_0_[10] ),
        .O(bram_bank3_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_3968_4031_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_3968_4031_3_5_n_0),
        .DOB(bram_bank3_reg_3968_4031_3_5_n_1),
        .DOC(bram_bank3_reg_3968_4031_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_3968_4031_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_3968_4031_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_3968_4031_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3968_4031_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3968_4031_0_2_i_1_n_0));
  (* ram_addr_begin = "3968" *) 
  (* ram_addr_end = "4031" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_3968_4031_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_3968_4031_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_3968_4031_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_3968_4031_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_4032_4095_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__2_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_4032_4095_0_2_n_0),
        .DOB(bram_bank3_reg_4032_4095_0_2_n_1),
        .DOC(bram_bank3_reg_4032_4095_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_4032_4095_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_4032_4095_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    bram_bank3_reg_4032_4095_0_2_i_1
       (.I0(bram_bank30_out),
        .I1(\wr_ptr_reg_n_0_[10] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg_n_0_[9] ),
        .O(bram_bank3_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_4032_4095_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_4032_4095_3_5_n_0),
        .DOB(bram_bank3_reg_4032_4095_3_5_n_1),
        .DOC(bram_bank3_reg_4032_4095_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_4032_4095_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_4032_4095_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__3_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_4032_4095_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_4032_4095_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_4032_4095_0_2_i_1_n_0));
  (* ram_addr_begin = "4032" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_4032_4095_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_4032_4095_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_4032_4095_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_4032_4095_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_448_511_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_448_511_0_2_n_0),
        .DOB(bram_bank3_reg_448_511_0_2_n_1),
        .DOC(bram_bank3_reg_448_511_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_448_511_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg_n_0_[8] ),
        .O(bram_bank3_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_448_511_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_448_511_3_5_n_0),
        .DOB(bram_bank3_reg_448_511_3_5_n_1),
        .DOC(bram_bank3_reg_448_511_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_448_511_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_448_511_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_448_511_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_448_511_0_2_i_1_n_0));
  (* ram_addr_begin = "448" *) 
  (* ram_addr_end = "511" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_448_511_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_448_511_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_448_511_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_448_511_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_512_575_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_512_575_0_2_n_0),
        .DOB(bram_bank3_reg_512_575_0_2_n_1),
        .DOC(bram_bank3_reg_512_575_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_512_575_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank3_reg_512_575_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_512_575_0_2_i_2_n_0),
        .O(bram_bank3_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_512_575_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_512_575_3_5_n_0),
        .DOB(bram_bank3_reg_512_575_3_5_n_1),
        .DOC(bram_bank3_reg_512_575_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_512_575_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_512_575_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_512_575_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_512_575_0_2_i_1_n_0));
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "575" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_512_575_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_512_575_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_512_575_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_512_575_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_576_639_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_576_639_0_2_n_0),
        .DOB(bram_bank3_reg_576_639_0_2_n_1),
        .DOC(bram_bank3_reg_576_639_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank3_reg_576_639_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(bram_bank30_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[7] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank3_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_576_639_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_576_639_3_5_n_0),
        .DOB(bram_bank3_reg_576_639_3_5_n_1),
        .DOC(bram_bank3_reg_576_639_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_576_639_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_576_639_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_576_639_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_576_639_0_2_i_1_n_0));
  (* ram_addr_begin = "576" *) 
  (* ram_addr_end = "639" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_576_639_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_576_639_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_576_639_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_576_639_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_640_703_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_640_703_0_2_n_0),
        .DOB(bram_bank3_reg_640_703_0_2_n_1),
        .DOC(bram_bank3_reg_640_703_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank3_reg_640_703_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(bram_bank30_out),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank3_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_640_703_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_640_703_3_5_n_0),
        .DOB(bram_bank3_reg_640_703_3_5_n_1),
        .DOC(bram_bank3_reg_640_703_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_640_703_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_640_703_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_640_703_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_640_703_0_2_i_1_n_0));
  (* ram_addr_begin = "640" *) 
  (* ram_addr_end = "703" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_640_703_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_640_703_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_640_703_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_640_703_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_64_127_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_64_127_0_2_n_0),
        .DOB(bram_bank3_reg_64_127_0_2_n_1),
        .DOC(bram_bank3_reg_64_127_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_64_127_0_2_i_1_n_0));
  LUT4 #(
    .INIT(16'h0020)) 
    bram_bank3_reg_64_127_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(\wr_ptr_reg_n_0_[11] ),
        .I2(bram_bank30_out),
        .I3(bram_bank0_reg_64_127_0_2_i_2_n_0),
        .O(bram_bank3_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_64_127_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_64_127_3_5_n_0),
        .DOB(bram_bank3_reg_64_127_3_5_n_1),
        .DOC(bram_bank3_reg_64_127_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_64_127_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_64_127_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_64_127_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_64_127_0_2_i_1_n_0));
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_64_127_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_64_127_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_64_127_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_64_127_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_704_767_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_704_767_0_2_n_0),
        .DOB(bram_bank3_reg_704_767_0_2_n_1),
        .DOC(bram_bank3_reg_704_767_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_704_767_0_2_i_1
       (.I0(\wr_ptr_reg_n_0_[8] ),
        .I1(\wr_ptr_reg[10]_rep_n_0 ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank3_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_704_767_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_704_767_3_5_n_0),
        .DOB(bram_bank3_reg_704_767_3_5_n_1),
        .DOC(bram_bank3_reg_704_767_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_704_767_6_6
       (.A0(\wr_ptr_reg[0]_rep__3_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_704_767_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_704_767_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_704_767_0_2_i_1_n_0));
  (* ram_addr_begin = "704" *) 
  (* ram_addr_end = "767" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_704_767_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_704_767_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_704_767_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_704_767_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_768_831_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_768_831_0_2_n_0),
        .DOB(bram_bank3_reg_768_831_0_2_n_1),
        .DOC(bram_bank3_reg_768_831_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    bram_bank3_reg_768_831_0_2_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[8] ),
        .I2(bram_bank30_out),
        .I3(\wr_ptr_reg_n_0_[7] ),
        .I4(\wr_ptr_reg_n_0_[6] ),
        .I5(bram_bank0_reg_192_255_0_2_i_2_n_0),
        .O(bram_bank3_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_768_831_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_768_831_3_5_n_0),
        .DOB(bram_bank3_reg_768_831_3_5_n_1),
        .DOC(bram_bank3_reg_768_831_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_768_831_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_768_831_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_768_831_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_768_831_0_2_i_1_n_0));
  (* ram_addr_begin = "768" *) 
  (* ram_addr_end = "831" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_768_831_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_768_831_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_768_831_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_768_831_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_832_895_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_832_895_0_2_n_0),
        .DOB(bram_bank3_reg_832_895_0_2_n_1),
        .DOC(bram_bank3_reg_832_895_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_832_895_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[7] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_832_895_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank3_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_832_895_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_832_895_3_5_n_0),
        .DOB(bram_bank3_reg_832_895_3_5_n_1),
        .DOC(bram_bank3_reg_832_895_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_832_895_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_832_895_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_832_895_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_832_895_0_2_i_1_n_0));
  (* ram_addr_begin = "832" *) 
  (* ram_addr_end = "895" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_832_895_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_832_895_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_832_895_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_832_895_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_896_959_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_896_959_0_2_n_0),
        .DOB(bram_bank3_reg_896_959_0_2_n_1),
        .DOC(bram_bank3_reg_896_959_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    bram_bank3_reg_896_959_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(\wr_ptr_reg_n_0_[6] ),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_896_959_0_2_i_2_n_0),
        .I4(bram_bank30_out),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank3_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_896_959_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_896_959_3_5_n_0),
        .DOB(bram_bank3_reg_896_959_3_5_n_1),
        .DOC(bram_bank3_reg_896_959_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_896_959_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_896_959_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_896_959_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_896_959_0_2_i_1_n_0));
  (* ram_addr_begin = "896" *) 
  (* ram_addr_end = "959" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_896_959_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_896_959_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_896_959_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_896_959_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "2" *) 
  RAM64M bram_bank3_reg_960_1023_0_2
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__4_n_0 }),
        .DIA(s_axis_tdata[0]),
        .DIB(s_axis_tdata[1]),
        .DIC(s_axis_tdata[2]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_960_1023_0_2_n_0),
        .DOB(bram_bank3_reg_960_1023_0_2_n_1),
        .DOC(bram_bank3_reg_960_1023_0_2_n_2),
        .DOD(NLW_bram_bank3_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    bram_bank3_reg_960_1023_0_2_i_1
       (.I0(\wr_ptr_reg[10]_rep_n_0 ),
        .I1(bram_bank30_out),
        .I2(\wr_ptr_reg_n_0_[11] ),
        .I3(bram_bank0_reg_448_511_0_2_i_2_n_0),
        .I4(\wr_ptr_reg_n_0_[8] ),
        .I5(\wr_ptr_reg[9]_rep_n_0 ),
        .O(bram_bank3_reg_960_1023_0_2_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "5" *) 
  RAM64M bram_bank3_reg_960_1023_3_5
       (.ADDRA({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRB({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRC({\_inferred__4/i__carry__0_n_6 ,\_inferred__4/i__carry__0_n_7 ,\_inferred__4/i__carry_n_4 ,\_inferred__4/i__carry_n_5 ,\_inferred__4/i__carry_n_6 ,\_inferred__4/i__carry_n_7 }),
        .ADDRD({\wr_ptr_reg[5]_rep__3_n_0 ,\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] ,\wr_ptr_reg[0]_rep__3_n_0 }),
        .DIA(s_axis_tdata[3]),
        .DIB(s_axis_tdata[4]),
        .DIC(s_axis_tdata[5]),
        .DID(1'b0),
        .DOA(bram_bank3_reg_960_1023_3_5_n_0),
        .DOB(bram_bank3_reg_960_1023_3_5_n_1),
        .DOC(bram_bank3_reg_960_1023_3_5_n_2),
        .DOD(NLW_bram_bank3_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1D bram_bank3_reg_960_1023_6_6
       (.A0(\wr_ptr_reg[0]_rep__2_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__4_n_0 ),
        .D(s_axis_tdata[6]),
        .DPO(bram_bank3_reg_960_1023_6_6_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_960_1023_6_6_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_960_1023_0_2_i_1_n_0));
  (* ram_addr_begin = "960" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1D bram_bank3_reg_960_1023_7_7
       (.A0(\wr_ptr_reg[0]_rep__4_n_0 ),
        .A1(\wr_ptr_reg_n_0_[1] ),
        .A2(\wr_ptr_reg_n_0_[2] ),
        .A3(\wr_ptr_reg_n_0_[3] ),
        .A4(\wr_ptr_reg_n_0_[4] ),
        .A5(\wr_ptr_reg[5]_rep__2_n_0 ),
        .D(s_axis_tdata[7]),
        .DPO(bram_bank3_reg_960_1023_7_7_n_0),
        .DPRA0(\_inferred__4/i__carry_n_7 ),
        .DPRA1(\_inferred__4/i__carry_n_6 ),
        .DPRA2(\_inferred__4/i__carry_n_5 ),
        .DPRA3(\_inferred__4/i__carry_n_4 ),
        .DPRA4(\_inferred__4/i__carry__0_n_7 ),
        .DPRA5(\_inferred__4/i__carry__0_n_6 ),
        .SPO(NLW_bram_bank3_reg_960_1023_7_7_SPO_UNCONNECTED),
        .WCLK(aclk),
        .WE(bram_bank3_reg_960_1023_0_2_i_1_n_0));
  CARRY4 calc_addr1_carry
       (.CI(1'b0),
        .CO({calc_addr1_carry_n_0,calc_addr1_carry_n_1,calc_addr1_carry_n_2,calc_addr1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[3:0]),
        .O(calc_addr1[3:0]),
        .S({calc_addr1_carry_i_1_n_0,calc_addr1_carry_i_2_n_0,calc_addr1_carry_i_3_n_0,calc_addr1_carry_i_4_n_0}));
  CARRY4 calc_addr1_carry__0
       (.CI(calc_addr1_carry_n_0),
        .CO({calc_addr1_carry__0_n_0,calc_addr1_carry__0_n_1,calc_addr1_carry__0_n_2,calc_addr1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[7:4]),
        .O(calc_addr1[7:4]),
        .S({calc_addr1_carry__0_i_1_n_0,calc_addr1_carry__0_i_2_n_0,calc_addr1_carry__0_i_3_n_0,calc_addr1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__0_i_1
       (.I0(img_height[7]),
        .I1(\in_x_reg_n_0_[7] ),
        .O(calc_addr1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__0_i_2
       (.I0(img_height[6]),
        .I1(\in_x_reg_n_0_[6] ),
        .O(calc_addr1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__0_i_3
       (.I0(img_height[5]),
        .I1(\in_x_reg_n_0_[5] ),
        .O(calc_addr1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__0_i_4
       (.I0(img_height[4]),
        .I1(\in_x_reg_n_0_[4] ),
        .O(calc_addr1_carry__0_i_4_n_0));
  CARRY4 calc_addr1_carry__1
       (.CI(calc_addr1_carry__0_n_0),
        .CO({calc_addr1_carry__1_n_0,calc_addr1_carry__1_n_1,calc_addr1_carry__1_n_2,calc_addr1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[11:8]),
        .O(calc_addr1[11:8]),
        .S({calc_addr1_carry__1_i_1_n_0,calc_addr1_carry__1_i_2_n_0,calc_addr1_carry__1_i_3_n_0,calc_addr1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__1_i_1
       (.I0(img_height[11]),
        .I1(\in_x_reg_n_0_[11] ),
        .O(calc_addr1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__1_i_2
       (.I0(img_height[10]),
        .I1(\in_x_reg_n_0_[10] ),
        .O(calc_addr1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__1_i_3
       (.I0(img_height[9]),
        .I1(\in_x_reg_n_0_[9] ),
        .O(calc_addr1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__1_i_4
       (.I0(img_height[8]),
        .I1(\in_x_reg_n_0_[8] ),
        .O(calc_addr1_carry__1_i_4_n_0));
  CARRY4 calc_addr1_carry__2
       (.CI(calc_addr1_carry__1_n_0),
        .CO({calc_addr1_carry__2_n_0,calc_addr1_carry__2_n_1,calc_addr1_carry__2_n_2,calc_addr1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[15:12]),
        .O(calc_addr1[15:12]),
        .S({calc_addr1_carry__2_i_1_n_0,calc_addr1_carry__2_i_2_n_0,calc_addr1_carry__2_i_3_n_0,calc_addr1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__2_i_1
       (.I0(img_height[15]),
        .I1(\in_x_reg_n_0_[15] ),
        .O(calc_addr1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__2_i_2
       (.I0(img_height[14]),
        .I1(\in_x_reg_n_0_[14] ),
        .O(calc_addr1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__2_i_3
       (.I0(img_height[13]),
        .I1(\in_x_reg_n_0_[13] ),
        .O(calc_addr1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry__2_i_4
       (.I0(img_height[12]),
        .I1(\in_x_reg_n_0_[12] ),
        .O(calc_addr1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry_i_1
       (.I0(img_height[3]),
        .I1(\in_x_reg_n_0_[3] ),
        .O(calc_addr1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry_i_2
       (.I0(img_height[2]),
        .I1(\in_x_reg_n_0_[2] ),
        .O(calc_addr1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry_i_3
       (.I0(img_height[1]),
        .I1(\in_x_reg_n_0_[1] ),
        .O(calc_addr1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr1_carry_i_4
       (.I0(img_height[0]),
        .I1(\in_x_reg_n_0_[0] ),
        .O(calc_addr1_carry_i_4_n_0));
  CARRY4 calc_addr2_carry
       (.CI(1'b0),
        .CO({calc_addr2_carry_n_0,calc_addr2_carry_n_1,calc_addr2_carry_n_2,calc_addr2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[3:0]),
        .O(calc_addr2[3:0]),
        .S({calc_addr2_carry_i_1_n_0,calc_addr2_carry_i_2_n_0,calc_addr2_carry_i_3_n_0,calc_addr2_carry_i_4_n_0}));
  CARRY4 calc_addr2_carry__0
       (.CI(calc_addr2_carry_n_0),
        .CO({calc_addr2_carry__0_n_0,calc_addr2_carry__0_n_1,calc_addr2_carry__0_n_2,calc_addr2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[7:4]),
        .O(calc_addr2[7:4]),
        .S({calc_addr2_carry__0_i_1_n_0,calc_addr2_carry__0_i_2_n_0,calc_addr2_carry__0_i_3_n_0,calc_addr2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__0_i_1
       (.I0(img_height[7]),
        .I1(\in_y_reg_n_0_[7] ),
        .O(calc_addr2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__0_i_2
       (.I0(img_height[6]),
        .I1(\in_y_reg_n_0_[6] ),
        .O(calc_addr2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__0_i_3
       (.I0(img_height[5]),
        .I1(\in_y_reg_n_0_[5] ),
        .O(calc_addr2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__0_i_4
       (.I0(img_height[4]),
        .I1(\in_y_reg_n_0_[4] ),
        .O(calc_addr2_carry__0_i_4_n_0));
  CARRY4 calc_addr2_carry__1
       (.CI(calc_addr2_carry__0_n_0),
        .CO({calc_addr2_carry__1_n_0,calc_addr2_carry__1_n_1,calc_addr2_carry__1_n_2,calc_addr2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[11:8]),
        .O(calc_addr2[11:8]),
        .S({calc_addr2_carry__1_i_1_n_0,calc_addr2_carry__1_i_2_n_0,calc_addr2_carry__1_i_3_n_0,calc_addr2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__1_i_1
       (.I0(img_height[11]),
        .I1(\in_y_reg_n_0_[11] ),
        .O(calc_addr2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__1_i_2
       (.I0(img_height[10]),
        .I1(\in_y_reg_n_0_[10] ),
        .O(calc_addr2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__1_i_3
       (.I0(img_height[9]),
        .I1(\in_y_reg_n_0_[9] ),
        .O(calc_addr2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__1_i_4
       (.I0(img_height[8]),
        .I1(\in_y_reg_n_0_[8] ),
        .O(calc_addr2_carry__1_i_4_n_0));
  CARRY4 calc_addr2_carry__2
       (.CI(calc_addr2_carry__1_n_0),
        .CO({calc_addr2_carry__2_n_0,calc_addr2_carry__2_n_1,calc_addr2_carry__2_n_2,calc_addr2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(img_height[15:12]),
        .O(calc_addr2[15:12]),
        .S({calc_addr2_carry__2_i_1_n_0,calc_addr2_carry__2_i_2_n_0,calc_addr2_carry__2_i_3_n_0,calc_addr2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__2_i_1
       (.I0(img_height[15]),
        .I1(\in_y_reg_n_0_[15] ),
        .O(calc_addr2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__2_i_2
       (.I0(img_height[14]),
        .I1(\in_y_reg_n_0_[14] ),
        .O(calc_addr2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__2_i_3
       (.I0(img_height[13]),
        .I1(\in_y_reg_n_0_[13] ),
        .O(calc_addr2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry__2_i_4
       (.I0(img_height[12]),
        .I1(\in_y_reg_n_0_[12] ),
        .O(calc_addr2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry_i_1
       (.I0(img_height[3]),
        .I1(\in_y_reg_n_0_[3] ),
        .O(calc_addr2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry_i_2
       (.I0(img_height[2]),
        .I1(\in_y_reg_n_0_[2] ),
        .O(calc_addr2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry_i_3
       (.I0(img_height[1]),
        .I1(\in_y_reg_n_0_[1] ),
        .O(calc_addr2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    calc_addr2_carry_i_4
       (.I0(img_height[0]),
        .I1(\in_y_reg_n_0_[0] ),
        .O(calc_addr2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_1
       (.I0(\in_y_reg_n_0_[15] ),
        .I1(state2__0[15]),
        .I2(state2_carry__2_n_0),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h90)) 
    i__carry__0_i_1__0
       (.I0(\in_x_reg_n_0_[15] ),
        .I1(state20_in[15]),
        .I2(\state2_inferred__0/i__carry__2_n_0 ),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__1
       (.I0(i__carry__0_i_5_n_0),
        .I1(I13[7]),
        .O(i__carry__0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_1__2
       (.I0(img_width[8]),
        .I1(img_height[8]),
        .I2(i_mode[1]),
        .O(i__carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(\in_y_reg_n_0_[12] ),
        .I1(state2__0[12]),
        .I2(state2__0[14]),
        .I3(\in_y_reg_n_0_[14] ),
        .I4(state2__0[13]),
        .I5(\in_y_reg_n_0_[13] ),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(\in_x_reg_n_0_[12] ),
        .I1(state20_in[12]),
        .I2(state20_in[14]),
        .I3(\in_x_reg_n_0_[14] ),
        .I4(state20_in[13]),
        .I5(\in_x_reg_n_0_[13] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__1
       (.I0(i__carry__0_i_6_n_0),
        .I1(I13[6]),
        .O(i__carry__0_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_2__2
       (.I0(img_width[7]),
        .I1(img_height[7]),
        .I2(i_mode[1]),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3
       (.I0(i__carry__0_i_7_n_0),
        .I1(I13[5]),
        .O(i__carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_3__0
       (.I0(img_width[6]),
        .I1(img_height[6]),
        .I2(i_mode[1]),
        .O(i__carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4
       (.I0(i__carry__0_i_8_n_0),
        .I1(I13[4]),
        .O(i__carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__0_i_4__0
       (.I0(img_width[5]),
        .I1(img_height[5]),
        .I2(i_mode[1]),
        .O(i__carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__0_i_5
       (.I0(\in_y_reg_n_0_[7] ),
        .I1(calc_addr1[7]),
        .I2(calc_addr2[7]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[7] ),
        .I5(i_mode[0]),
        .O(i__carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__0_i_6
       (.I0(\in_y_reg_n_0_[6] ),
        .I1(calc_addr1[6]),
        .I2(calc_addr2[6]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[6] ),
        .I5(i_mode[0]),
        .O(i__carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__0_i_7
       (.I0(\in_y_reg_n_0_[5] ),
        .I1(calc_addr1[5]),
        .I2(calc_addr2[5]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[5] ),
        .I5(i_mode[0]),
        .O(i__carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__0_i_8
       (.I0(\in_y_reg_n_0_[4] ),
        .I1(calc_addr1[4]),
        .I2(calc_addr2[4]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[4] ),
        .I5(i_mode[0]),
        .O(i__carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1
       (.I0(i__carry__1_i_5_n_0),
        .I1(I13[11]),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_1__0
       (.I0(img_width[12]),
        .I1(img_height[12]),
        .I2(i_mode[1]),
        .O(i__carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2
       (.I0(i__carry__1_i_6_n_0),
        .I1(I13[10]),
        .O(i__carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_2__0
       (.I0(img_width[11]),
        .I1(img_height[11]),
        .I2(i_mode[1]),
        .O(i__carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3
       (.I0(i__carry__1_i_7_n_0),
        .I1(I13[9]),
        .O(i__carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_3__0
       (.I0(img_width[10]),
        .I1(img_height[10]),
        .I2(i_mode[1]),
        .O(i__carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4
       (.I0(i__carry__1_i_8_n_0),
        .I1(I13[8]),
        .O(i__carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__1_i_4__0
       (.I0(img_width[9]),
        .I1(img_height[9]),
        .I2(i_mode[1]),
        .O(i__carry__1_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__1_i_5
       (.I0(\in_y_reg_n_0_[11] ),
        .I1(calc_addr1[11]),
        .I2(calc_addr2[11]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[11] ),
        .I5(i_mode[0]),
        .O(i__carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__1_i_6
       (.I0(\in_y_reg_n_0_[10] ),
        .I1(calc_addr1[10]),
        .I2(calc_addr2[10]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[10] ),
        .I5(i_mode[0]),
        .O(i__carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__1_i_7
       (.I0(\in_y_reg_n_0_[9] ),
        .I1(calc_addr1[9]),
        .I2(calc_addr2[9]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[9] ),
        .I5(i_mode[0]),
        .O(i__carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__1_i_8
       (.I0(\in_y_reg_n_0_[8] ),
        .I1(calc_addr1[8]),
        .I2(calc_addr2[8]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[8] ),
        .I5(i_mode[0]),
        .O(i__carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1
       (.I0(i__carry__2_i_5_n_0),
        .I1(I13[15]),
        .O(i__carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_1__0
       (.I0(img_width[15]),
        .I1(img_height[15]),
        .I2(i_mode[1]),
        .O(i__carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2
       (.I0(i__carry__2_i_6_n_0),
        .I1(I13[14]),
        .O(i__carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_2__0
       (.I0(img_width[14]),
        .I1(img_height[14]),
        .I2(i_mode[1]),
        .O(i__carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3
       (.I0(i__carry__2_i_7_n_0),
        .I1(I13[13]),
        .O(i__carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry__2_i_3__0
       (.I0(img_width[13]),
        .I1(img_height[13]),
        .I2(i_mode[1]),
        .O(i__carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4
       (.I0(i__carry__2_i_8_n_0),
        .I1(I13[12]),
        .O(i__carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__2_i_5
       (.I0(\in_y_reg_n_0_[15] ),
        .I1(calc_addr1[15]),
        .I2(calc_addr2[15]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[15] ),
        .I5(i_mode[0]),
        .O(i__carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__2_i_6
       (.I0(\in_y_reg_n_0_[14] ),
        .I1(calc_addr1[14]),
        .I2(calc_addr2[14]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[14] ),
        .I5(i_mode[0]),
        .O(i__carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__2_i_7
       (.I0(\in_y_reg_n_0_[13] ),
        .I1(calc_addr1[13]),
        .I2(calc_addr2[13]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[13] ),
        .I5(i_mode[0]),
        .O(i__carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry__2_i_8
       (.I0(\in_y_reg_n_0_[12] ),
        .I1(calc_addr1[12]),
        .I2(calc_addr2[12]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[12] ),
        .I5(i_mode[0]),
        .O(i__carry__2_i_8_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__3_i_1
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_103),
        .O(i__carry__3_i_1_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__3_i_2
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_104),
        .O(i__carry__3_i_2_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__3_i_3
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_105),
        .O(i__carry__3_i_3_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__3_i_4
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(I13[16]),
        .O(i__carry__3_i_4_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__4_i_1
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_99),
        .O(i__carry__4_i_1_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__4_i_2
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_100),
        .O(i__carry__4_i_2_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__4_i_3
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_101),
        .O(i__carry__4_i_3_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__4_i_4
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_102),
        .O(i__carry__4_i_4_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__5_i_1
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_95),
        .O(i__carry__5_i_1_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__5_i_2
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_96),
        .O(i__carry__5_i_2_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__5_i_3
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_97),
        .O(i__carry__5_i_3_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__5_i_4
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_98),
        .O(i__carry__5_i_4_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__6_i_1
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_91),
        .O(i__carry__6_i_1_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__6_i_2
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_92),
        .O(i__carry__6_i_2_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__6_i_3
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_93),
        .O(i__carry__6_i_3_n_0));
  LUT5 #(
    .INIT(32'hFBCB0434)) 
    i__carry__6_i_4
       (.I0(_i_19_n_3),
        .I1(i_mode[1]),
        .I2(i_mode[0]),
        .I3(_i_18_n_3),
        .I4(__0_n_94),
        .O(i__carry__6_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(\in_y_reg_n_0_[9] ),
        .I1(state2__0[9]),
        .I2(state2__0[11]),
        .I3(\in_y_reg_n_0_[11] ),
        .I4(state2__0[10]),
        .I5(\in_y_reg_n_0_[10] ),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(\in_x_reg_n_0_[9] ),
        .I1(state20_in[9]),
        .I2(state20_in[11]),
        .I3(\in_x_reg_n_0_[11] ),
        .I4(state20_in[10]),
        .I5(\in_x_reg_n_0_[10] ),
        .O(i__carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hCA)) 
    i__carry_i_1__1
       (.I0(img_width[0]),
        .I1(img_height[0]),
        .I2(i_mode[1]),
        .O(new_height));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__2
       (.I0(i__carry_i_5_n_0),
        .I1(I13[3]),
        .O(i__carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(\in_y_reg_n_0_[6] ),
        .I1(state2__0[6]),
        .I2(state2__0[8]),
        .I3(\in_y_reg_n_0_[8] ),
        .I4(state2__0[7]),
        .I5(\in_y_reg_n_0_[7] ),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(\in_x_reg_n_0_[6] ),
        .I1(state20_in[6]),
        .I2(state20_in[8]),
        .I3(\in_x_reg_n_0_[8] ),
        .I4(state20_in[7]),
        .I5(\in_x_reg_n_0_[7] ),
        .O(i__carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__1
       (.I0(i__carry_i_6_n_0),
        .I1(I13[2]),
        .O(i__carry_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_2__2
       (.I0(img_width[4]),
        .I1(img_height[4]),
        .I2(i_mode[1]),
        .O(i__carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(\in_y_reg_n_0_[3] ),
        .I1(state2__0[3]),
        .I2(state2__0[5]),
        .I3(\in_y_reg_n_0_[5] ),
        .I4(state2__0[4]),
        .I5(\in_y_reg_n_0_[4] ),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\in_x_reg_n_0_[3] ),
        .I1(state20_in[3]),
        .I2(state20_in[5]),
        .I3(\in_x_reg_n_0_[5] ),
        .I4(state20_in[4]),
        .I5(\in_x_reg_n_0_[4] ),
        .O(i__carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__1
       (.I0(i__carry_i_7_n_0),
        .I1(I13[1]),
        .O(i__carry_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_3__2
       (.I0(img_width[3]),
        .I1(img_height[3]),
        .I2(i_mode[1]),
        .O(i__carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    i__carry_i_4
       (.I0(\in_y_reg_n_0_[0] ),
        .I1(new_width),
        .I2(state2__0[2]),
        .I3(\in_y_reg_n_0_[2] ),
        .I4(state2__0[1]),
        .I5(\in_y_reg_n_0_[1] ),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    i__carry_i_4__0
       (.I0(\in_x_reg_n_0_[0] ),
        .I1(new_height),
        .I2(state20_in[2]),
        .I3(\in_x_reg_n_0_[2] ),
        .I4(state20_in[1]),
        .I5(\in_x_reg_n_0_[1] ),
        .O(i__carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__1
       (.I0(i__carry_i_8_n_0),
        .I1(I13[0]),
        .O(i__carry_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_4__2
       (.I0(img_width[2]),
        .I1(img_height[2]),
        .I2(i_mode[1]),
        .O(i__carry_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry_i_5
       (.I0(\in_y_reg_n_0_[3] ),
        .I1(calc_addr1[3]),
        .I2(calc_addr2[3]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[3] ),
        .I5(i_mode[0]),
        .O(i__carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    i__carry_i_5__0
       (.I0(img_width[1]),
        .I1(img_height[1]),
        .I2(i_mode[1]),
        .O(i__carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry_i_6
       (.I0(\in_y_reg_n_0_[2] ),
        .I1(calc_addr1[2]),
        .I2(calc_addr2[2]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[2] ),
        .I5(i_mode[0]),
        .O(i__carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry_i_7
       (.I0(\in_y_reg_n_0_[1] ),
        .I1(calc_addr1[1]),
        .I2(calc_addr2[1]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[1] ),
        .I5(i_mode[0]),
        .O(i__carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    i__carry_i_8
       (.I0(\in_y_reg_n_0_[0] ),
        .I1(calc_addr1[0]),
        .I2(calc_addr2[0]),
        .I3(i_mode[1]),
        .I4(\in_x_reg_n_0_[0] ),
        .I5(i_mode[0]),
        .O(i__carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \in_x[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\in_x_reg_n_0_[0] ),
        .O(\in_x[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[10]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[10]),
        .O(\in_x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[11]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[11]),
        .O(\in_x[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[12]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[12]),
        .O(\in_x[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[13]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[13]),
        .O(\in_x[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[14]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[14]),
        .O(\in_x[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2222222233F33333)) 
    \in_x[15]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(state1),
        .I3(state11_out),
        .I4(m_axis_tready),
        .I5(\state_reg_n_0_[0] ),
        .O(\in_x[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[15]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[15]),
        .O(\in_x[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[1]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[1]),
        .O(\in_x[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[2]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[2]),
        .O(\in_x[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[3]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[3]),
        .O(\in_x[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[4]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[4]),
        .O(\in_x[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[5]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[5]),
        .O(\in_x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[6]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[6]),
        .O(\in_x[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[7]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[7]),
        .O(\in_x[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[8]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[8]),
        .O(\in_x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \in_x[9]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(in_x0[9]),
        .O(\in_x[9]_i_1_n_0 ));
  FDCE \in_x_reg[0] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[0]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[0] ));
  FDCE \in_x_reg[10] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[10]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[10] ));
  FDCE \in_x_reg[11] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[11]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[11] ));
  FDCE \in_x_reg[12] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[12]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[12] ));
  CARRY4 \in_x_reg[12]_i_2 
       (.CI(\in_x_reg[8]_i_2_n_0 ),
        .CO({\in_x_reg[12]_i_2_n_0 ,\in_x_reg[12]_i_2_n_1 ,\in_x_reg[12]_i_2_n_2 ,\in_x_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_x0[12:9]),
        .S({\in_x_reg_n_0_[12] ,\in_x_reg_n_0_[11] ,\in_x_reg_n_0_[10] ,\in_x_reg_n_0_[9] }));
  FDCE \in_x_reg[13] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[13]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[13] ));
  FDCE \in_x_reg[14] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[14]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[14] ));
  FDCE \in_x_reg[15] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[15]_i_2_n_0 ),
        .Q(\in_x_reg_n_0_[15] ));
  CARRY4 \in_x_reg[15]_i_3 
       (.CI(\in_x_reg[12]_i_2_n_0 ),
        .CO({\NLW_in_x_reg[15]_i_3_CO_UNCONNECTED [3:2],\in_x_reg[15]_i_3_n_2 ,\in_x_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_x_reg[15]_i_3_O_UNCONNECTED [3],in_x0[15:13]}),
        .S({1'b0,\in_x_reg_n_0_[15] ,\in_x_reg_n_0_[14] ,\in_x_reg_n_0_[13] }));
  FDCE \in_x_reg[1] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[1]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[1] ));
  FDCE \in_x_reg[2] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[2]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[2] ));
  FDCE \in_x_reg[3] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[3]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[3] ));
  FDCE \in_x_reg[4] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[4]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[4] ));
  CARRY4 \in_x_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\in_x_reg[4]_i_2_n_0 ,\in_x_reg[4]_i_2_n_1 ,\in_x_reg[4]_i_2_n_2 ,\in_x_reg[4]_i_2_n_3 }),
        .CYINIT(\in_x_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_x0[4:1]),
        .S({\in_x_reg_n_0_[4] ,\in_x_reg_n_0_[3] ,\in_x_reg_n_0_[2] ,\in_x_reg_n_0_[1] }));
  FDCE \in_x_reg[5] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[5]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[5] ));
  FDCE \in_x_reg[6] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[6]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[6] ));
  FDCE \in_x_reg[7] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[7]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[7] ));
  FDCE \in_x_reg[8] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[8]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[8] ));
  CARRY4 \in_x_reg[8]_i_2 
       (.CI(\in_x_reg[4]_i_2_n_0 ),
        .CO({\in_x_reg[8]_i_2_n_0 ,\in_x_reg[8]_i_2_n_1 ,\in_x_reg[8]_i_2_n_2 ,\in_x_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_x0[8:5]),
        .S({\in_x_reg_n_0_[8] ,\in_x_reg_n_0_[7] ,\in_x_reg_n_0_[6] ,\in_x_reg_n_0_[5] }));
  FDCE \in_x_reg[9] 
       (.C(aclk),
        .CE(\in_x[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\in_x[9]_i_1_n_0 ),
        .Q(\in_x_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \in_y[0]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(\in_y_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[10]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[10]),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[11]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[11]),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[12]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[12]),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[13]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[13]),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[14]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[14]),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'h222222223FFF3333)) 
    \in_y[15]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(state11_out),
        .I3(state1),
        .I4(m_axis_tready),
        .I5(\state_reg_n_0_[0] ),
        .O(\in_y[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[15]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[15]),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[1]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[2]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[2]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[3]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[3]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[4]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[4]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[5]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[6]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[6]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[7]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[7]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[8]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[8]),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \in_y[9]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(state1),
        .I2(in_y0[9]),
        .O(p_1_in[9]));
  FDCE \in_y_reg[0] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[0]),
        .Q(\in_y_reg_n_0_[0] ));
  FDCE \in_y_reg[10] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[10]),
        .Q(\in_y_reg_n_0_[10] ));
  FDCE \in_y_reg[11] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[11]),
        .Q(\in_y_reg_n_0_[11] ));
  FDCE \in_y_reg[12] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[12]),
        .Q(\in_y_reg_n_0_[12] ));
  CARRY4 \in_y_reg[12]_i_2 
       (.CI(\in_y_reg[8]_i_2_n_0 ),
        .CO({\in_y_reg[12]_i_2_n_0 ,\in_y_reg[12]_i_2_n_1 ,\in_y_reg[12]_i_2_n_2 ,\in_y_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_y0[12:9]),
        .S({\in_y_reg_n_0_[12] ,\in_y_reg_n_0_[11] ,\in_y_reg_n_0_[10] ,\in_y_reg_n_0_[9] }));
  FDCE \in_y_reg[13] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[13]),
        .Q(\in_y_reg_n_0_[13] ));
  FDCE \in_y_reg[14] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[14]),
        .Q(\in_y_reg_n_0_[14] ));
  FDCE \in_y_reg[15] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[15]),
        .Q(\in_y_reg_n_0_[15] ));
  CARRY4 \in_y_reg[15]_i_3 
       (.CI(\in_y_reg[12]_i_2_n_0 ),
        .CO({\NLW_in_y_reg[15]_i_3_CO_UNCONNECTED [3:2],\in_y_reg[15]_i_3_n_2 ,\in_y_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_in_y_reg[15]_i_3_O_UNCONNECTED [3],in_y0[15:13]}),
        .S({1'b0,\in_y_reg_n_0_[15] ,\in_y_reg_n_0_[14] ,\in_y_reg_n_0_[13] }));
  FDCE \in_y_reg[1] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[1]),
        .Q(\in_y_reg_n_0_[1] ));
  FDCE \in_y_reg[2] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[2]),
        .Q(\in_y_reg_n_0_[2] ));
  FDCE \in_y_reg[3] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[3]),
        .Q(\in_y_reg_n_0_[3] ));
  FDCE \in_y_reg[4] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[4]),
        .Q(\in_y_reg_n_0_[4] ));
  CARRY4 \in_y_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\in_y_reg[4]_i_2_n_0 ,\in_y_reg[4]_i_2_n_1 ,\in_y_reg[4]_i_2_n_2 ,\in_y_reg[4]_i_2_n_3 }),
        .CYINIT(\in_y_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_y0[4:1]),
        .S({\in_y_reg_n_0_[4] ,\in_y_reg_n_0_[3] ,\in_y_reg_n_0_[2] ,\in_y_reg_n_0_[1] }));
  FDCE \in_y_reg[5] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[5]),
        .Q(\in_y_reg_n_0_[5] ));
  FDCE \in_y_reg[6] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[6]),
        .Q(\in_y_reg_n_0_[6] ));
  FDCE \in_y_reg[7] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[7]),
        .Q(\in_y_reg_n_0_[7] ));
  FDCE \in_y_reg[8] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[8]),
        .Q(\in_y_reg_n_0_[8] ));
  CARRY4 \in_y_reg[8]_i_2 
       (.CI(\in_y_reg[4]_i_2_n_0 ),
        .CO({\in_y_reg[8]_i_2_n_0 ,\in_y_reg[8]_i_2_n_1 ,\in_y_reg[8]_i_2_n_2 ,\in_y_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in_y0[8:5]),
        .S({\in_y_reg_n_0_[8] ,\in_y_reg_n_0_[7] ,\in_y_reg_n_0_[6] ,\in_y_reg_n_0_[5] }));
  FDCE \in_y_reg[9] 
       (.C(aclk),
        .CE(\in_y[15]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(p_1_in[9]),
        .Q(\in_y_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[0]_i_1 
       (.I0(\m_axis_tdata[0]_i_2_n_0 ),
        .I1(read_data_reg0[0]),
        .I2(\m_axis_tdata[0]_i_4_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[0]_i_5_n_0 ),
        .O(read_data_reg[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_100 
       (.I0(bram_bank3_reg_704_767_0_2_n_0),
        .I1(bram_bank3_reg_640_703_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_0_2_n_0),
        .O(\m_axis_tdata[0]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_101 
       (.I0(bram_bank3_reg_960_1023_0_2_n_0),
        .I1(bram_bank3_reg_896_959_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_0_2_n_0),
        .O(\m_axis_tdata[0]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_102 
       (.I0(bram_bank2_reg_3264_3327_0_2_n_0),
        .I1(bram_bank2_reg_3200_3263_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_0_2_n_0),
        .O(\m_axis_tdata[0]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_103 
       (.I0(bram_bank2_reg_3520_3583_0_2_n_0),
        .I1(bram_bank2_reg_3456_3519_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_0_2_n_0),
        .O(\m_axis_tdata[0]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_104 
       (.I0(bram_bank2_reg_3776_3839_0_2_n_0),
        .I1(bram_bank2_reg_3712_3775_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_0_2_n_0),
        .O(\m_axis_tdata[0]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_105 
       (.I0(bram_bank2_reg_4032_4095_0_2_n_0),
        .I1(bram_bank2_reg_3968_4031_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_0_2_n_0),
        .O(\m_axis_tdata[0]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_106 
       (.I0(bram_bank2_reg_2240_2303_0_2_n_0),
        .I1(bram_bank2_reg_2176_2239_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_0_2_n_0),
        .O(\m_axis_tdata[0]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_107 
       (.I0(bram_bank2_reg_2496_2559_0_2_n_0),
        .I1(bram_bank2_reg_2432_2495_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_0_2_n_0),
        .O(\m_axis_tdata[0]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_108 
       (.I0(bram_bank2_reg_2752_2815_0_2_n_0),
        .I1(bram_bank2_reg_2688_2751_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_0_2_n_0),
        .O(\m_axis_tdata[0]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_109 
       (.I0(bram_bank2_reg_3008_3071_0_2_n_0),
        .I1(bram_bank2_reg_2944_3007_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_0_2_n_0),
        .O(\m_axis_tdata[0]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_110 
       (.I0(bram_bank2_reg_1216_1279_0_2_n_0),
        .I1(bram_bank2_reg_1152_1215_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_0_2_n_0),
        .O(\m_axis_tdata[0]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_111 
       (.I0(bram_bank2_reg_1472_1535_0_2_n_0),
        .I1(bram_bank2_reg_1408_1471_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_0_2_n_0),
        .O(\m_axis_tdata[0]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_112 
       (.I0(bram_bank2_reg_1728_1791_0_2_n_0),
        .I1(bram_bank2_reg_1664_1727_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_0_2_n_0),
        .O(\m_axis_tdata[0]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_113 
       (.I0(bram_bank2_reg_1984_2047_0_2_n_0),
        .I1(bram_bank2_reg_1920_1983_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_0_2_n_0),
        .O(\m_axis_tdata[0]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_114 
       (.I0(bram_bank2_reg_192_255_0_2_n_0),
        .I1(bram_bank2_reg_128_191_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_0_2_n_0),
        .O(\m_axis_tdata[0]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_115 
       (.I0(bram_bank2_reg_448_511_0_2_n_0),
        .I1(bram_bank2_reg_384_447_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_0_2_n_0),
        .O(\m_axis_tdata[0]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_116 
       (.I0(bram_bank2_reg_704_767_0_2_n_0),
        .I1(bram_bank2_reg_640_703_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_0_2_n_0),
        .O(\m_axis_tdata[0]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_117 
       (.I0(bram_bank2_reg_960_1023_0_2_n_0),
        .I1(bram_bank2_reg_896_959_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_0_2_n_0),
        .O(\m_axis_tdata[0]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_2 
       (.I0(\m_axis_tdata_reg[0]_i_6_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_7_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[0]_i_8_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[0]_i_9_n_0 ),
        .O(\m_axis_tdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_3 
       (.I0(\m_axis_tdata_reg[0]_i_10_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_11_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[0]_i_12_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[0]_i_13_n_0 ),
        .O(read_data_reg0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_4 
       (.I0(\m_axis_tdata_reg[0]_i_14_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_15_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[0]_i_16_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[0]_i_17_n_0 ),
        .O(\m_axis_tdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_5 
       (.I0(\m_axis_tdata_reg[0]_i_18_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_19_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[0]_i_20_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[0]_i_21_n_0 ),
        .O(\m_axis_tdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_54 
       (.I0(bram_bank1_reg_3264_3327_0_2_n_0),
        .I1(bram_bank1_reg_3200_3263_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_0_2_n_0),
        .O(\m_axis_tdata[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_55 
       (.I0(bram_bank1_reg_3520_3583_0_2_n_0),
        .I1(bram_bank1_reg_3456_3519_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_0_2_n_0),
        .O(\m_axis_tdata[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_56 
       (.I0(bram_bank1_reg_3776_3839_0_2_n_0),
        .I1(bram_bank1_reg_3712_3775_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_0_2_n_0),
        .O(\m_axis_tdata[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_57 
       (.I0(bram_bank1_reg_4032_4095_0_2_n_0),
        .I1(bram_bank1_reg_3968_4031_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_0_2_n_0),
        .O(\m_axis_tdata[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_58 
       (.I0(bram_bank1_reg_2240_2303_0_2_n_0),
        .I1(bram_bank1_reg_2176_2239_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_0_2_n_0),
        .O(\m_axis_tdata[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_59 
       (.I0(bram_bank1_reg_2496_2559_0_2_n_0),
        .I1(bram_bank1_reg_2432_2495_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_0_2_n_0),
        .O(\m_axis_tdata[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_60 
       (.I0(bram_bank1_reg_2752_2815_0_2_n_0),
        .I1(bram_bank1_reg_2688_2751_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_0_2_n_0),
        .O(\m_axis_tdata[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_61 
       (.I0(bram_bank1_reg_3008_3071_0_2_n_0),
        .I1(bram_bank1_reg_2944_3007_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_0_2_n_0),
        .O(\m_axis_tdata[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_62 
       (.I0(bram_bank1_reg_1216_1279_0_2_n_0),
        .I1(bram_bank1_reg_1152_1215_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_0_2_n_0),
        .O(\m_axis_tdata[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_63 
       (.I0(bram_bank1_reg_1472_1535_0_2_n_0),
        .I1(bram_bank1_reg_1408_1471_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_0_2_n_0),
        .O(\m_axis_tdata[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_64 
       (.I0(bram_bank1_reg_1728_1791_0_2_n_0),
        .I1(bram_bank1_reg_1664_1727_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_0_2_n_0),
        .O(\m_axis_tdata[0]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_65 
       (.I0(bram_bank1_reg_1984_2047_0_2_n_0),
        .I1(bram_bank1_reg_1920_1983_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_0_2_n_0),
        .O(\m_axis_tdata[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_66 
       (.I0(bram_bank1_reg_192_255_0_2_n_0),
        .I1(bram_bank1_reg_128_191_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_0_2_n_0),
        .O(\m_axis_tdata[0]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_67 
       (.I0(bram_bank1_reg_448_511_0_2_n_0),
        .I1(bram_bank1_reg_384_447_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_0_2_n_0),
        .O(\m_axis_tdata[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_68 
       (.I0(bram_bank1_reg_704_767_0_2_n_0),
        .I1(bram_bank1_reg_640_703_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_0_2_n_0),
        .O(\m_axis_tdata[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_69 
       (.I0(bram_bank1_reg_960_1023_0_2_n_0),
        .I1(bram_bank1_reg_896_959_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_0_2_n_0),
        .O(\m_axis_tdata[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_70 
       (.I0(bram_bank0_reg_3264_3327_0_2_n_0),
        .I1(bram_bank0_reg_3200_3263_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_0_2_n_0),
        .O(\m_axis_tdata[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_71 
       (.I0(bram_bank0_reg_3520_3583_0_2_n_0),
        .I1(bram_bank0_reg_3456_3519_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_0_2_n_0),
        .O(\m_axis_tdata[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_72 
       (.I0(bram_bank0_reg_3776_3839_0_2_n_0),
        .I1(bram_bank0_reg_3712_3775_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_0_2_n_0),
        .O(\m_axis_tdata[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_73 
       (.I0(bram_bank0_reg_4032_4095_0_2_n_0),
        .I1(bram_bank0_reg_3968_4031_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_0_2_n_0),
        .O(\m_axis_tdata[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_74 
       (.I0(bram_bank0_reg_2240_2303_0_2_n_0),
        .I1(bram_bank0_reg_2176_2239_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_0_2_n_0),
        .O(\m_axis_tdata[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_75 
       (.I0(bram_bank0_reg_2496_2559_0_2_n_0),
        .I1(bram_bank0_reg_2432_2495_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_0_2_n_0),
        .O(\m_axis_tdata[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_76 
       (.I0(bram_bank0_reg_2752_2815_0_2_n_0),
        .I1(bram_bank0_reg_2688_2751_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_0_2_n_0),
        .O(\m_axis_tdata[0]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_77 
       (.I0(bram_bank0_reg_3008_3071_0_2_n_0),
        .I1(bram_bank0_reg_2944_3007_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_0_2_n_0),
        .O(\m_axis_tdata[0]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_78 
       (.I0(bram_bank0_reg_1216_1279_0_2_n_0),
        .I1(bram_bank0_reg_1152_1215_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_0_2_n_0),
        .O(\m_axis_tdata[0]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_79 
       (.I0(bram_bank0_reg_1472_1535_0_2_n_0),
        .I1(bram_bank0_reg_1408_1471_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_0_2_n_0),
        .O(\m_axis_tdata[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_80 
       (.I0(bram_bank0_reg_1728_1791_0_2_n_0),
        .I1(bram_bank0_reg_1664_1727_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_0_2_n_0),
        .O(\m_axis_tdata[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_81 
       (.I0(bram_bank0_reg_1984_2047_0_2_n_0),
        .I1(bram_bank0_reg_1920_1983_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_0_2_n_0),
        .O(\m_axis_tdata[0]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_82 
       (.I0(bram_bank0_reg_192_255_0_2_n_0),
        .I1(bram_bank0_reg_128_191_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_0_2_n_0),
        .O(\m_axis_tdata[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_83 
       (.I0(bram_bank0_reg_448_511_0_2_n_0),
        .I1(bram_bank0_reg_384_447_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_0_2_n_0),
        .O(\m_axis_tdata[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_84 
       (.I0(bram_bank0_reg_704_767_0_2_n_0),
        .I1(bram_bank0_reg_640_703_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_0_2_n_0),
        .O(\m_axis_tdata[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_85 
       (.I0(bram_bank0_reg_960_1023_0_2_n_0),
        .I1(bram_bank0_reg_896_959_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_0_2_n_0),
        .O(\m_axis_tdata[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_86 
       (.I0(bram_bank3_reg_3264_3327_0_2_n_0),
        .I1(bram_bank3_reg_3200_3263_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_0_2_n_0),
        .O(\m_axis_tdata[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_87 
       (.I0(bram_bank3_reg_3520_3583_0_2_n_0),
        .I1(bram_bank3_reg_3456_3519_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_0_2_n_0),
        .O(\m_axis_tdata[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_88 
       (.I0(bram_bank3_reg_3776_3839_0_2_n_0),
        .I1(bram_bank3_reg_3712_3775_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_0_2_n_0),
        .O(\m_axis_tdata[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_89 
       (.I0(bram_bank3_reg_4032_4095_0_2_n_0),
        .I1(bram_bank3_reg_3968_4031_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_0_2_n_0),
        .O(\m_axis_tdata[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_90 
       (.I0(bram_bank3_reg_2240_2303_0_2_n_0),
        .I1(bram_bank3_reg_2176_2239_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_0_2_n_0),
        .O(\m_axis_tdata[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_91 
       (.I0(bram_bank3_reg_2496_2559_0_2_n_0),
        .I1(bram_bank3_reg_2432_2495_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_0_2_n_0),
        .O(\m_axis_tdata[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_92 
       (.I0(bram_bank3_reg_2752_2815_0_2_n_0),
        .I1(bram_bank3_reg_2688_2751_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_0_2_n_0),
        .O(\m_axis_tdata[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_93 
       (.I0(bram_bank3_reg_3008_3071_0_2_n_0),
        .I1(bram_bank3_reg_2944_3007_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_0_2_n_0),
        .O(\m_axis_tdata[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_94 
       (.I0(bram_bank3_reg_1216_1279_0_2_n_0),
        .I1(bram_bank3_reg_1152_1215_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_0_2_n_0),
        .O(\m_axis_tdata[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_95 
       (.I0(bram_bank3_reg_1472_1535_0_2_n_0),
        .I1(bram_bank3_reg_1408_1471_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_0_2_n_0),
        .O(\m_axis_tdata[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_96 
       (.I0(bram_bank3_reg_1728_1791_0_2_n_0),
        .I1(bram_bank3_reg_1664_1727_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_0_2_n_0),
        .O(\m_axis_tdata[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_97 
       (.I0(bram_bank3_reg_1984_2047_0_2_n_0),
        .I1(bram_bank3_reg_1920_1983_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_0_2_n_0),
        .O(\m_axis_tdata[0]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_98 
       (.I0(bram_bank3_reg_192_255_0_2_n_0),
        .I1(bram_bank3_reg_128_191_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_0_2_n_0),
        .O(\m_axis_tdata[0]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[0]_i_99 
       (.I0(bram_bank3_reg_448_511_0_2_n_0),
        .I1(bram_bank3_reg_384_447_0_2_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_0_2_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_0_2_n_0),
        .O(\m_axis_tdata[0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[1]_i_1 
       (.I0(\m_axis_tdata[1]_i_2_n_0 ),
        .I1(read_data_reg0[1]),
        .I2(\m_axis_tdata[1]_i_4_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[1]_i_5_n_0 ),
        .O(read_data_reg[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_100 
       (.I0(bram_bank3_reg_704_767_0_2_n_1),
        .I1(bram_bank3_reg_640_703_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_0_2_n_1),
        .O(\m_axis_tdata[1]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_101 
       (.I0(bram_bank3_reg_960_1023_0_2_n_1),
        .I1(bram_bank3_reg_896_959_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_0_2_n_1),
        .O(\m_axis_tdata[1]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_102 
       (.I0(bram_bank2_reg_3264_3327_0_2_n_1),
        .I1(bram_bank2_reg_3200_3263_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_0_2_n_1),
        .O(\m_axis_tdata[1]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_103 
       (.I0(bram_bank2_reg_3520_3583_0_2_n_1),
        .I1(bram_bank2_reg_3456_3519_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_0_2_n_1),
        .O(\m_axis_tdata[1]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_104 
       (.I0(bram_bank2_reg_3776_3839_0_2_n_1),
        .I1(bram_bank2_reg_3712_3775_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_0_2_n_1),
        .O(\m_axis_tdata[1]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_105 
       (.I0(bram_bank2_reg_4032_4095_0_2_n_1),
        .I1(bram_bank2_reg_3968_4031_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_0_2_n_1),
        .O(\m_axis_tdata[1]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_106 
       (.I0(bram_bank2_reg_2240_2303_0_2_n_1),
        .I1(bram_bank2_reg_2176_2239_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_0_2_n_1),
        .O(\m_axis_tdata[1]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_107 
       (.I0(bram_bank2_reg_2496_2559_0_2_n_1),
        .I1(bram_bank2_reg_2432_2495_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_0_2_n_1),
        .O(\m_axis_tdata[1]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_108 
       (.I0(bram_bank2_reg_2752_2815_0_2_n_1),
        .I1(bram_bank2_reg_2688_2751_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_0_2_n_1),
        .O(\m_axis_tdata[1]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_109 
       (.I0(bram_bank2_reg_3008_3071_0_2_n_1),
        .I1(bram_bank2_reg_2944_3007_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_0_2_n_1),
        .O(\m_axis_tdata[1]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_110 
       (.I0(bram_bank2_reg_1216_1279_0_2_n_1),
        .I1(bram_bank2_reg_1152_1215_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_0_2_n_1),
        .O(\m_axis_tdata[1]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_111 
       (.I0(bram_bank2_reg_1472_1535_0_2_n_1),
        .I1(bram_bank2_reg_1408_1471_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_0_2_n_1),
        .O(\m_axis_tdata[1]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_112 
       (.I0(bram_bank2_reg_1728_1791_0_2_n_1),
        .I1(bram_bank2_reg_1664_1727_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_0_2_n_1),
        .O(\m_axis_tdata[1]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_113 
       (.I0(bram_bank2_reg_1984_2047_0_2_n_1),
        .I1(bram_bank2_reg_1920_1983_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_0_2_n_1),
        .O(\m_axis_tdata[1]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_114 
       (.I0(bram_bank2_reg_192_255_0_2_n_1),
        .I1(bram_bank2_reg_128_191_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_0_2_n_1),
        .O(\m_axis_tdata[1]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_115 
       (.I0(bram_bank2_reg_448_511_0_2_n_1),
        .I1(bram_bank2_reg_384_447_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_0_2_n_1),
        .O(\m_axis_tdata[1]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_116 
       (.I0(bram_bank2_reg_704_767_0_2_n_1),
        .I1(bram_bank2_reg_640_703_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_0_2_n_1),
        .O(\m_axis_tdata[1]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_117 
       (.I0(bram_bank2_reg_960_1023_0_2_n_1),
        .I1(bram_bank2_reg_896_959_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_0_2_n_1),
        .O(\m_axis_tdata[1]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_2 
       (.I0(\m_axis_tdata_reg[1]_i_6_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_7_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[1]_i_8_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[1]_i_9_n_0 ),
        .O(\m_axis_tdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_3 
       (.I0(\m_axis_tdata_reg[1]_i_10_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_11_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[1]_i_12_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[1]_i_13_n_0 ),
        .O(read_data_reg0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_4 
       (.I0(\m_axis_tdata_reg[1]_i_14_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_15_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[1]_i_16_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[1]_i_17_n_0 ),
        .O(\m_axis_tdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_5 
       (.I0(\m_axis_tdata_reg[1]_i_18_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_19_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[1]_i_20_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[1]_i_21_n_0 ),
        .O(\m_axis_tdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_54 
       (.I0(bram_bank1_reg_3264_3327_0_2_n_1),
        .I1(bram_bank1_reg_3200_3263_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_0_2_n_1),
        .O(\m_axis_tdata[1]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_55 
       (.I0(bram_bank1_reg_3520_3583_0_2_n_1),
        .I1(bram_bank1_reg_3456_3519_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_0_2_n_1),
        .O(\m_axis_tdata[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_56 
       (.I0(bram_bank1_reg_3776_3839_0_2_n_1),
        .I1(bram_bank1_reg_3712_3775_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_0_2_n_1),
        .O(\m_axis_tdata[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_57 
       (.I0(bram_bank1_reg_4032_4095_0_2_n_1),
        .I1(bram_bank1_reg_3968_4031_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_0_2_n_1),
        .O(\m_axis_tdata[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_58 
       (.I0(bram_bank1_reg_2240_2303_0_2_n_1),
        .I1(bram_bank1_reg_2176_2239_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_0_2_n_1),
        .O(\m_axis_tdata[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_59 
       (.I0(bram_bank1_reg_2496_2559_0_2_n_1),
        .I1(bram_bank1_reg_2432_2495_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_0_2_n_1),
        .O(\m_axis_tdata[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_60 
       (.I0(bram_bank1_reg_2752_2815_0_2_n_1),
        .I1(bram_bank1_reg_2688_2751_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_0_2_n_1),
        .O(\m_axis_tdata[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_61 
       (.I0(bram_bank1_reg_3008_3071_0_2_n_1),
        .I1(bram_bank1_reg_2944_3007_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_0_2_n_1),
        .O(\m_axis_tdata[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_62 
       (.I0(bram_bank1_reg_1216_1279_0_2_n_1),
        .I1(bram_bank1_reg_1152_1215_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_0_2_n_1),
        .O(\m_axis_tdata[1]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_63 
       (.I0(bram_bank1_reg_1472_1535_0_2_n_1),
        .I1(bram_bank1_reg_1408_1471_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_0_2_n_1),
        .O(\m_axis_tdata[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_64 
       (.I0(bram_bank1_reg_1728_1791_0_2_n_1),
        .I1(bram_bank1_reg_1664_1727_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_0_2_n_1),
        .O(\m_axis_tdata[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_65 
       (.I0(bram_bank1_reg_1984_2047_0_2_n_1),
        .I1(bram_bank1_reg_1920_1983_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_0_2_n_1),
        .O(\m_axis_tdata[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_66 
       (.I0(bram_bank1_reg_192_255_0_2_n_1),
        .I1(bram_bank1_reg_128_191_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_0_2_n_1),
        .O(\m_axis_tdata[1]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_67 
       (.I0(bram_bank1_reg_448_511_0_2_n_1),
        .I1(bram_bank1_reg_384_447_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_0_2_n_1),
        .O(\m_axis_tdata[1]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_68 
       (.I0(bram_bank1_reg_704_767_0_2_n_1),
        .I1(bram_bank1_reg_640_703_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_0_2_n_1),
        .O(\m_axis_tdata[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_69 
       (.I0(bram_bank1_reg_960_1023_0_2_n_1),
        .I1(bram_bank1_reg_896_959_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_0_2_n_1),
        .O(\m_axis_tdata[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_70 
       (.I0(bram_bank0_reg_3264_3327_0_2_n_1),
        .I1(bram_bank0_reg_3200_3263_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_0_2_n_1),
        .O(\m_axis_tdata[1]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_71 
       (.I0(bram_bank0_reg_3520_3583_0_2_n_1),
        .I1(bram_bank0_reg_3456_3519_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_0_2_n_1),
        .O(\m_axis_tdata[1]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_72 
       (.I0(bram_bank0_reg_3776_3839_0_2_n_1),
        .I1(bram_bank0_reg_3712_3775_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_0_2_n_1),
        .O(\m_axis_tdata[1]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_73 
       (.I0(bram_bank0_reg_4032_4095_0_2_n_1),
        .I1(bram_bank0_reg_3968_4031_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_0_2_n_1),
        .O(\m_axis_tdata[1]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_74 
       (.I0(bram_bank0_reg_2240_2303_0_2_n_1),
        .I1(bram_bank0_reg_2176_2239_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_0_2_n_1),
        .O(\m_axis_tdata[1]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_75 
       (.I0(bram_bank0_reg_2496_2559_0_2_n_1),
        .I1(bram_bank0_reg_2432_2495_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_0_2_n_1),
        .O(\m_axis_tdata[1]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_76 
       (.I0(bram_bank0_reg_2752_2815_0_2_n_1),
        .I1(bram_bank0_reg_2688_2751_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_0_2_n_1),
        .O(\m_axis_tdata[1]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_77 
       (.I0(bram_bank0_reg_3008_3071_0_2_n_1),
        .I1(bram_bank0_reg_2944_3007_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_0_2_n_1),
        .O(\m_axis_tdata[1]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_78 
       (.I0(bram_bank0_reg_1216_1279_0_2_n_1),
        .I1(bram_bank0_reg_1152_1215_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_0_2_n_1),
        .O(\m_axis_tdata[1]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_79 
       (.I0(bram_bank0_reg_1472_1535_0_2_n_1),
        .I1(bram_bank0_reg_1408_1471_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_0_2_n_1),
        .O(\m_axis_tdata[1]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_80 
       (.I0(bram_bank0_reg_1728_1791_0_2_n_1),
        .I1(bram_bank0_reg_1664_1727_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_0_2_n_1),
        .O(\m_axis_tdata[1]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_81 
       (.I0(bram_bank0_reg_1984_2047_0_2_n_1),
        .I1(bram_bank0_reg_1920_1983_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_0_2_n_1),
        .O(\m_axis_tdata[1]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_82 
       (.I0(bram_bank0_reg_192_255_0_2_n_1),
        .I1(bram_bank0_reg_128_191_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_0_2_n_1),
        .O(\m_axis_tdata[1]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_83 
       (.I0(bram_bank0_reg_448_511_0_2_n_1),
        .I1(bram_bank0_reg_384_447_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_0_2_n_1),
        .O(\m_axis_tdata[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_84 
       (.I0(bram_bank0_reg_704_767_0_2_n_1),
        .I1(bram_bank0_reg_640_703_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_0_2_n_1),
        .O(\m_axis_tdata[1]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_85 
       (.I0(bram_bank0_reg_960_1023_0_2_n_1),
        .I1(bram_bank0_reg_896_959_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_0_2_n_1),
        .O(\m_axis_tdata[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_86 
       (.I0(bram_bank3_reg_3264_3327_0_2_n_1),
        .I1(bram_bank3_reg_3200_3263_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_0_2_n_1),
        .O(\m_axis_tdata[1]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_87 
       (.I0(bram_bank3_reg_3520_3583_0_2_n_1),
        .I1(bram_bank3_reg_3456_3519_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_0_2_n_1),
        .O(\m_axis_tdata[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_88 
       (.I0(bram_bank3_reg_3776_3839_0_2_n_1),
        .I1(bram_bank3_reg_3712_3775_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_0_2_n_1),
        .O(\m_axis_tdata[1]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_89 
       (.I0(bram_bank3_reg_4032_4095_0_2_n_1),
        .I1(bram_bank3_reg_3968_4031_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_0_2_n_1),
        .O(\m_axis_tdata[1]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_90 
       (.I0(bram_bank3_reg_2240_2303_0_2_n_1),
        .I1(bram_bank3_reg_2176_2239_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_0_2_n_1),
        .O(\m_axis_tdata[1]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_91 
       (.I0(bram_bank3_reg_2496_2559_0_2_n_1),
        .I1(bram_bank3_reg_2432_2495_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_0_2_n_1),
        .O(\m_axis_tdata[1]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_92 
       (.I0(bram_bank3_reg_2752_2815_0_2_n_1),
        .I1(bram_bank3_reg_2688_2751_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_0_2_n_1),
        .O(\m_axis_tdata[1]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_93 
       (.I0(bram_bank3_reg_3008_3071_0_2_n_1),
        .I1(bram_bank3_reg_2944_3007_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_0_2_n_1),
        .O(\m_axis_tdata[1]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_94 
       (.I0(bram_bank3_reg_1216_1279_0_2_n_1),
        .I1(bram_bank3_reg_1152_1215_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_0_2_n_1),
        .O(\m_axis_tdata[1]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_95 
       (.I0(bram_bank3_reg_1472_1535_0_2_n_1),
        .I1(bram_bank3_reg_1408_1471_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_0_2_n_1),
        .O(\m_axis_tdata[1]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_96 
       (.I0(bram_bank3_reg_1728_1791_0_2_n_1),
        .I1(bram_bank3_reg_1664_1727_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_0_2_n_1),
        .O(\m_axis_tdata[1]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_97 
       (.I0(bram_bank3_reg_1984_2047_0_2_n_1),
        .I1(bram_bank3_reg_1920_1983_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_0_2_n_1),
        .O(\m_axis_tdata[1]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_98 
       (.I0(bram_bank3_reg_192_255_0_2_n_1),
        .I1(bram_bank3_reg_128_191_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_0_2_n_1),
        .O(\m_axis_tdata[1]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[1]_i_99 
       (.I0(bram_bank3_reg_448_511_0_2_n_1),
        .I1(bram_bank3_reg_384_447_0_2_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_0_2_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_0_2_n_1),
        .O(\m_axis_tdata[1]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[2]_i_1 
       (.I0(\m_axis_tdata[2]_i_2_n_0 ),
        .I1(read_data_reg0[2]),
        .I2(\m_axis_tdata[2]_i_4_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[2]_i_5_n_0 ),
        .O(read_data_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_100 
       (.I0(bram_bank3_reg_704_767_0_2_n_2),
        .I1(bram_bank3_reg_640_703_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_0_2_n_2),
        .O(\m_axis_tdata[2]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_101 
       (.I0(bram_bank3_reg_960_1023_0_2_n_2),
        .I1(bram_bank3_reg_896_959_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_0_2_n_2),
        .O(\m_axis_tdata[2]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_102 
       (.I0(bram_bank2_reg_3264_3327_0_2_n_2),
        .I1(bram_bank2_reg_3200_3263_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_0_2_n_2),
        .O(\m_axis_tdata[2]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_103 
       (.I0(bram_bank2_reg_3520_3583_0_2_n_2),
        .I1(bram_bank2_reg_3456_3519_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_0_2_n_2),
        .O(\m_axis_tdata[2]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_104 
       (.I0(bram_bank2_reg_3776_3839_0_2_n_2),
        .I1(bram_bank2_reg_3712_3775_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_0_2_n_2),
        .O(\m_axis_tdata[2]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_105 
       (.I0(bram_bank2_reg_4032_4095_0_2_n_2),
        .I1(bram_bank2_reg_3968_4031_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_0_2_n_2),
        .O(\m_axis_tdata[2]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_106 
       (.I0(bram_bank2_reg_2240_2303_0_2_n_2),
        .I1(bram_bank2_reg_2176_2239_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_0_2_n_2),
        .O(\m_axis_tdata[2]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_107 
       (.I0(bram_bank2_reg_2496_2559_0_2_n_2),
        .I1(bram_bank2_reg_2432_2495_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_0_2_n_2),
        .O(\m_axis_tdata[2]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_108 
       (.I0(bram_bank2_reg_2752_2815_0_2_n_2),
        .I1(bram_bank2_reg_2688_2751_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_0_2_n_2),
        .O(\m_axis_tdata[2]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_109 
       (.I0(bram_bank2_reg_3008_3071_0_2_n_2),
        .I1(bram_bank2_reg_2944_3007_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_0_2_n_2),
        .O(\m_axis_tdata[2]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_110 
       (.I0(bram_bank2_reg_1216_1279_0_2_n_2),
        .I1(bram_bank2_reg_1152_1215_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_0_2_n_2),
        .O(\m_axis_tdata[2]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_111 
       (.I0(bram_bank2_reg_1472_1535_0_2_n_2),
        .I1(bram_bank2_reg_1408_1471_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_0_2_n_2),
        .O(\m_axis_tdata[2]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_112 
       (.I0(bram_bank2_reg_1728_1791_0_2_n_2),
        .I1(bram_bank2_reg_1664_1727_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_0_2_n_2),
        .O(\m_axis_tdata[2]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_113 
       (.I0(bram_bank2_reg_1984_2047_0_2_n_2),
        .I1(bram_bank2_reg_1920_1983_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_0_2_n_2),
        .O(\m_axis_tdata[2]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_114 
       (.I0(bram_bank2_reg_192_255_0_2_n_2),
        .I1(bram_bank2_reg_128_191_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_0_2_n_2),
        .O(\m_axis_tdata[2]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_115 
       (.I0(bram_bank2_reg_448_511_0_2_n_2),
        .I1(bram_bank2_reg_384_447_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_0_2_n_2),
        .O(\m_axis_tdata[2]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_116 
       (.I0(bram_bank2_reg_704_767_0_2_n_2),
        .I1(bram_bank2_reg_640_703_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_0_2_n_2),
        .O(\m_axis_tdata[2]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_117 
       (.I0(bram_bank2_reg_960_1023_0_2_n_2),
        .I1(bram_bank2_reg_896_959_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_0_2_n_2),
        .O(\m_axis_tdata[2]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_2 
       (.I0(\m_axis_tdata_reg[2]_i_6_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_7_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[2]_i_8_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[2]_i_9_n_0 ),
        .O(\m_axis_tdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_3 
       (.I0(\m_axis_tdata_reg[2]_i_10_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_11_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[2]_i_12_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[2]_i_13_n_0 ),
        .O(read_data_reg0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_4 
       (.I0(\m_axis_tdata_reg[2]_i_14_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_15_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[2]_i_16_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[2]_i_17_n_0 ),
        .O(\m_axis_tdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_5 
       (.I0(\m_axis_tdata_reg[2]_i_18_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_19_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[2]_i_20_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[2]_i_21_n_0 ),
        .O(\m_axis_tdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_54 
       (.I0(bram_bank1_reg_3264_3327_0_2_n_2),
        .I1(bram_bank1_reg_3200_3263_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_0_2_n_2),
        .O(\m_axis_tdata[2]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_55 
       (.I0(bram_bank1_reg_3520_3583_0_2_n_2),
        .I1(bram_bank1_reg_3456_3519_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_0_2_n_2),
        .O(\m_axis_tdata[2]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_56 
       (.I0(bram_bank1_reg_3776_3839_0_2_n_2),
        .I1(bram_bank1_reg_3712_3775_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_0_2_n_2),
        .O(\m_axis_tdata[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_57 
       (.I0(bram_bank1_reg_4032_4095_0_2_n_2),
        .I1(bram_bank1_reg_3968_4031_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_0_2_n_2),
        .O(\m_axis_tdata[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_58 
       (.I0(bram_bank1_reg_2240_2303_0_2_n_2),
        .I1(bram_bank1_reg_2176_2239_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_0_2_n_2),
        .O(\m_axis_tdata[2]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_59 
       (.I0(bram_bank1_reg_2496_2559_0_2_n_2),
        .I1(bram_bank1_reg_2432_2495_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_0_2_n_2),
        .O(\m_axis_tdata[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_60 
       (.I0(bram_bank1_reg_2752_2815_0_2_n_2),
        .I1(bram_bank1_reg_2688_2751_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_0_2_n_2),
        .O(\m_axis_tdata[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_61 
       (.I0(bram_bank1_reg_3008_3071_0_2_n_2),
        .I1(bram_bank1_reg_2944_3007_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_0_2_n_2),
        .O(\m_axis_tdata[2]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_62 
       (.I0(bram_bank1_reg_1216_1279_0_2_n_2),
        .I1(bram_bank1_reg_1152_1215_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_0_2_n_2),
        .O(\m_axis_tdata[2]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_63 
       (.I0(bram_bank1_reg_1472_1535_0_2_n_2),
        .I1(bram_bank1_reg_1408_1471_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_0_2_n_2),
        .O(\m_axis_tdata[2]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_64 
       (.I0(bram_bank1_reg_1728_1791_0_2_n_2),
        .I1(bram_bank1_reg_1664_1727_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_0_2_n_2),
        .O(\m_axis_tdata[2]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_65 
       (.I0(bram_bank1_reg_1984_2047_0_2_n_2),
        .I1(bram_bank1_reg_1920_1983_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_0_2_n_2),
        .O(\m_axis_tdata[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_66 
       (.I0(bram_bank1_reg_192_255_0_2_n_2),
        .I1(bram_bank1_reg_128_191_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_0_2_n_2),
        .O(\m_axis_tdata[2]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_67 
       (.I0(bram_bank1_reg_448_511_0_2_n_2),
        .I1(bram_bank1_reg_384_447_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_0_2_n_2),
        .O(\m_axis_tdata[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_68 
       (.I0(bram_bank1_reg_704_767_0_2_n_2),
        .I1(bram_bank1_reg_640_703_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_0_2_n_2),
        .O(\m_axis_tdata[2]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_69 
       (.I0(bram_bank1_reg_960_1023_0_2_n_2),
        .I1(bram_bank1_reg_896_959_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_0_2_n_2),
        .O(\m_axis_tdata[2]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_70 
       (.I0(bram_bank0_reg_3264_3327_0_2_n_2),
        .I1(bram_bank0_reg_3200_3263_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_0_2_n_2),
        .O(\m_axis_tdata[2]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_71 
       (.I0(bram_bank0_reg_3520_3583_0_2_n_2),
        .I1(bram_bank0_reg_3456_3519_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_0_2_n_2),
        .O(\m_axis_tdata[2]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_72 
       (.I0(bram_bank0_reg_3776_3839_0_2_n_2),
        .I1(bram_bank0_reg_3712_3775_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_0_2_n_2),
        .O(\m_axis_tdata[2]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_73 
       (.I0(bram_bank0_reg_4032_4095_0_2_n_2),
        .I1(bram_bank0_reg_3968_4031_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_0_2_n_2),
        .O(\m_axis_tdata[2]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_74 
       (.I0(bram_bank0_reg_2240_2303_0_2_n_2),
        .I1(bram_bank0_reg_2176_2239_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_0_2_n_2),
        .O(\m_axis_tdata[2]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_75 
       (.I0(bram_bank0_reg_2496_2559_0_2_n_2),
        .I1(bram_bank0_reg_2432_2495_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_0_2_n_2),
        .O(\m_axis_tdata[2]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_76 
       (.I0(bram_bank0_reg_2752_2815_0_2_n_2),
        .I1(bram_bank0_reg_2688_2751_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_0_2_n_2),
        .O(\m_axis_tdata[2]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_77 
       (.I0(bram_bank0_reg_3008_3071_0_2_n_2),
        .I1(bram_bank0_reg_2944_3007_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_0_2_n_2),
        .O(\m_axis_tdata[2]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_78 
       (.I0(bram_bank0_reg_1216_1279_0_2_n_2),
        .I1(bram_bank0_reg_1152_1215_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_0_2_n_2),
        .O(\m_axis_tdata[2]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_79 
       (.I0(bram_bank0_reg_1472_1535_0_2_n_2),
        .I1(bram_bank0_reg_1408_1471_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_0_2_n_2),
        .O(\m_axis_tdata[2]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_80 
       (.I0(bram_bank0_reg_1728_1791_0_2_n_2),
        .I1(bram_bank0_reg_1664_1727_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_0_2_n_2),
        .O(\m_axis_tdata[2]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_81 
       (.I0(bram_bank0_reg_1984_2047_0_2_n_2),
        .I1(bram_bank0_reg_1920_1983_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_0_2_n_2),
        .O(\m_axis_tdata[2]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_82 
       (.I0(bram_bank0_reg_192_255_0_2_n_2),
        .I1(bram_bank0_reg_128_191_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_0_2_n_2),
        .O(\m_axis_tdata[2]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_83 
       (.I0(bram_bank0_reg_448_511_0_2_n_2),
        .I1(bram_bank0_reg_384_447_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_0_2_n_2),
        .O(\m_axis_tdata[2]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_84 
       (.I0(bram_bank0_reg_704_767_0_2_n_2),
        .I1(bram_bank0_reg_640_703_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_0_2_n_2),
        .O(\m_axis_tdata[2]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_85 
       (.I0(bram_bank0_reg_960_1023_0_2_n_2),
        .I1(bram_bank0_reg_896_959_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_0_2_n_2),
        .O(\m_axis_tdata[2]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_86 
       (.I0(bram_bank3_reg_3264_3327_0_2_n_2),
        .I1(bram_bank3_reg_3200_3263_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_0_2_n_2),
        .O(\m_axis_tdata[2]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_87 
       (.I0(bram_bank3_reg_3520_3583_0_2_n_2),
        .I1(bram_bank3_reg_3456_3519_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_0_2_n_2),
        .O(\m_axis_tdata[2]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_88 
       (.I0(bram_bank3_reg_3776_3839_0_2_n_2),
        .I1(bram_bank3_reg_3712_3775_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_0_2_n_2),
        .O(\m_axis_tdata[2]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_89 
       (.I0(bram_bank3_reg_4032_4095_0_2_n_2),
        .I1(bram_bank3_reg_3968_4031_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_0_2_n_2),
        .O(\m_axis_tdata[2]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_90 
       (.I0(bram_bank3_reg_2240_2303_0_2_n_2),
        .I1(bram_bank3_reg_2176_2239_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_0_2_n_2),
        .O(\m_axis_tdata[2]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_91 
       (.I0(bram_bank3_reg_2496_2559_0_2_n_2),
        .I1(bram_bank3_reg_2432_2495_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_0_2_n_2),
        .O(\m_axis_tdata[2]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_92 
       (.I0(bram_bank3_reg_2752_2815_0_2_n_2),
        .I1(bram_bank3_reg_2688_2751_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_0_2_n_2),
        .O(\m_axis_tdata[2]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_93 
       (.I0(bram_bank3_reg_3008_3071_0_2_n_2),
        .I1(bram_bank3_reg_2944_3007_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_0_2_n_2),
        .O(\m_axis_tdata[2]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_94 
       (.I0(bram_bank3_reg_1216_1279_0_2_n_2),
        .I1(bram_bank3_reg_1152_1215_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_0_2_n_2),
        .O(\m_axis_tdata[2]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_95 
       (.I0(bram_bank3_reg_1472_1535_0_2_n_2),
        .I1(bram_bank3_reg_1408_1471_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_0_2_n_2),
        .O(\m_axis_tdata[2]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_96 
       (.I0(bram_bank3_reg_1728_1791_0_2_n_2),
        .I1(bram_bank3_reg_1664_1727_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_0_2_n_2),
        .O(\m_axis_tdata[2]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_97 
       (.I0(bram_bank3_reg_1984_2047_0_2_n_2),
        .I1(bram_bank3_reg_1920_1983_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_0_2_n_2),
        .O(\m_axis_tdata[2]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_98 
       (.I0(bram_bank3_reg_192_255_0_2_n_2),
        .I1(bram_bank3_reg_128_191_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_0_2_n_2),
        .O(\m_axis_tdata[2]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[2]_i_99 
       (.I0(bram_bank3_reg_448_511_0_2_n_2),
        .I1(bram_bank3_reg_384_447_0_2_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_0_2_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_0_2_n_2),
        .O(\m_axis_tdata[2]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[3]_i_1 
       (.I0(\m_axis_tdata[3]_i_2_n_0 ),
        .I1(read_data_reg0[3]),
        .I2(\m_axis_tdata[3]_i_4_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[3]_i_5_n_0 ),
        .O(read_data_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_100 
       (.I0(bram_bank3_reg_704_767_3_5_n_0),
        .I1(bram_bank3_reg_640_703_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_3_5_n_0),
        .O(\m_axis_tdata[3]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_101 
       (.I0(bram_bank3_reg_960_1023_3_5_n_0),
        .I1(bram_bank3_reg_896_959_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_3_5_n_0),
        .O(\m_axis_tdata[3]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_102 
       (.I0(bram_bank2_reg_3264_3327_3_5_n_0),
        .I1(bram_bank2_reg_3200_3263_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_3_5_n_0),
        .O(\m_axis_tdata[3]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_103 
       (.I0(bram_bank2_reg_3520_3583_3_5_n_0),
        .I1(bram_bank2_reg_3456_3519_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_3_5_n_0),
        .O(\m_axis_tdata[3]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_104 
       (.I0(bram_bank2_reg_3776_3839_3_5_n_0),
        .I1(bram_bank2_reg_3712_3775_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_3_5_n_0),
        .O(\m_axis_tdata[3]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_105 
       (.I0(bram_bank2_reg_4032_4095_3_5_n_0),
        .I1(bram_bank2_reg_3968_4031_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_3_5_n_0),
        .O(\m_axis_tdata[3]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_106 
       (.I0(bram_bank2_reg_2240_2303_3_5_n_0),
        .I1(bram_bank2_reg_2176_2239_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_3_5_n_0),
        .O(\m_axis_tdata[3]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_107 
       (.I0(bram_bank2_reg_2496_2559_3_5_n_0),
        .I1(bram_bank2_reg_2432_2495_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_3_5_n_0),
        .O(\m_axis_tdata[3]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_108 
       (.I0(bram_bank2_reg_2752_2815_3_5_n_0),
        .I1(bram_bank2_reg_2688_2751_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_3_5_n_0),
        .O(\m_axis_tdata[3]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_109 
       (.I0(bram_bank2_reg_3008_3071_3_5_n_0),
        .I1(bram_bank2_reg_2944_3007_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_3_5_n_0),
        .O(\m_axis_tdata[3]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_110 
       (.I0(bram_bank2_reg_1216_1279_3_5_n_0),
        .I1(bram_bank2_reg_1152_1215_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_3_5_n_0),
        .O(\m_axis_tdata[3]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_111 
       (.I0(bram_bank2_reg_1472_1535_3_5_n_0),
        .I1(bram_bank2_reg_1408_1471_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_3_5_n_0),
        .O(\m_axis_tdata[3]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_112 
       (.I0(bram_bank2_reg_1728_1791_3_5_n_0),
        .I1(bram_bank2_reg_1664_1727_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_3_5_n_0),
        .O(\m_axis_tdata[3]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_113 
       (.I0(bram_bank2_reg_1984_2047_3_5_n_0),
        .I1(bram_bank2_reg_1920_1983_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_3_5_n_0),
        .O(\m_axis_tdata[3]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_114 
       (.I0(bram_bank2_reg_192_255_3_5_n_0),
        .I1(bram_bank2_reg_128_191_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_3_5_n_0),
        .O(\m_axis_tdata[3]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_115 
       (.I0(bram_bank2_reg_448_511_3_5_n_0),
        .I1(bram_bank2_reg_384_447_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_3_5_n_0),
        .O(\m_axis_tdata[3]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_116 
       (.I0(bram_bank2_reg_704_767_3_5_n_0),
        .I1(bram_bank2_reg_640_703_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_3_5_n_0),
        .O(\m_axis_tdata[3]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_117 
       (.I0(bram_bank2_reg_960_1023_3_5_n_0),
        .I1(bram_bank2_reg_896_959_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_3_5_n_0),
        .O(\m_axis_tdata[3]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_2 
       (.I0(\m_axis_tdata_reg[3]_i_6_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_7_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[3]_i_8_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[3]_i_9_n_0 ),
        .O(\m_axis_tdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_3 
       (.I0(\m_axis_tdata_reg[3]_i_10_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_11_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[3]_i_12_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[3]_i_13_n_0 ),
        .O(read_data_reg0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_4 
       (.I0(\m_axis_tdata_reg[3]_i_14_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_15_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[3]_i_16_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[3]_i_17_n_0 ),
        .O(\m_axis_tdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_5 
       (.I0(\m_axis_tdata_reg[3]_i_18_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_19_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[3]_i_20_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[3]_i_21_n_0 ),
        .O(\m_axis_tdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_54 
       (.I0(bram_bank1_reg_3264_3327_3_5_n_0),
        .I1(bram_bank1_reg_3200_3263_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_3_5_n_0),
        .O(\m_axis_tdata[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_55 
       (.I0(bram_bank1_reg_3520_3583_3_5_n_0),
        .I1(bram_bank1_reg_3456_3519_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_3_5_n_0),
        .O(\m_axis_tdata[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_56 
       (.I0(bram_bank1_reg_3776_3839_3_5_n_0),
        .I1(bram_bank1_reg_3712_3775_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_3_5_n_0),
        .O(\m_axis_tdata[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_57 
       (.I0(bram_bank1_reg_4032_4095_3_5_n_0),
        .I1(bram_bank1_reg_3968_4031_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_3_5_n_0),
        .O(\m_axis_tdata[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_58 
       (.I0(bram_bank1_reg_2240_2303_3_5_n_0),
        .I1(bram_bank1_reg_2176_2239_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_3_5_n_0),
        .O(\m_axis_tdata[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_59 
       (.I0(bram_bank1_reg_2496_2559_3_5_n_0),
        .I1(bram_bank1_reg_2432_2495_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_3_5_n_0),
        .O(\m_axis_tdata[3]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_60 
       (.I0(bram_bank1_reg_2752_2815_3_5_n_0),
        .I1(bram_bank1_reg_2688_2751_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_3_5_n_0),
        .O(\m_axis_tdata[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_61 
       (.I0(bram_bank1_reg_3008_3071_3_5_n_0),
        .I1(bram_bank1_reg_2944_3007_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_3_5_n_0),
        .O(\m_axis_tdata[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_62 
       (.I0(bram_bank1_reg_1216_1279_3_5_n_0),
        .I1(bram_bank1_reg_1152_1215_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_3_5_n_0),
        .O(\m_axis_tdata[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_63 
       (.I0(bram_bank1_reg_1472_1535_3_5_n_0),
        .I1(bram_bank1_reg_1408_1471_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_3_5_n_0),
        .O(\m_axis_tdata[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_64 
       (.I0(bram_bank1_reg_1728_1791_3_5_n_0),
        .I1(bram_bank1_reg_1664_1727_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_3_5_n_0),
        .O(\m_axis_tdata[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_65 
       (.I0(bram_bank1_reg_1984_2047_3_5_n_0),
        .I1(bram_bank1_reg_1920_1983_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_3_5_n_0),
        .O(\m_axis_tdata[3]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_66 
       (.I0(bram_bank1_reg_192_255_3_5_n_0),
        .I1(bram_bank1_reg_128_191_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_3_5_n_0),
        .O(\m_axis_tdata[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_67 
       (.I0(bram_bank1_reg_448_511_3_5_n_0),
        .I1(bram_bank1_reg_384_447_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_3_5_n_0),
        .O(\m_axis_tdata[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_68 
       (.I0(bram_bank1_reg_704_767_3_5_n_0),
        .I1(bram_bank1_reg_640_703_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_3_5_n_0),
        .O(\m_axis_tdata[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_69 
       (.I0(bram_bank1_reg_960_1023_3_5_n_0),
        .I1(bram_bank1_reg_896_959_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_3_5_n_0),
        .O(\m_axis_tdata[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_70 
       (.I0(bram_bank0_reg_3264_3327_3_5_n_0),
        .I1(bram_bank0_reg_3200_3263_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_3_5_n_0),
        .O(\m_axis_tdata[3]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_71 
       (.I0(bram_bank0_reg_3520_3583_3_5_n_0),
        .I1(bram_bank0_reg_3456_3519_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_3_5_n_0),
        .O(\m_axis_tdata[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_72 
       (.I0(bram_bank0_reg_3776_3839_3_5_n_0),
        .I1(bram_bank0_reg_3712_3775_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_3_5_n_0),
        .O(\m_axis_tdata[3]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_73 
       (.I0(bram_bank0_reg_4032_4095_3_5_n_0),
        .I1(bram_bank0_reg_3968_4031_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_3_5_n_0),
        .O(\m_axis_tdata[3]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_74 
       (.I0(bram_bank0_reg_2240_2303_3_5_n_0),
        .I1(bram_bank0_reg_2176_2239_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_3_5_n_0),
        .O(\m_axis_tdata[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_75 
       (.I0(bram_bank0_reg_2496_2559_3_5_n_0),
        .I1(bram_bank0_reg_2432_2495_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_3_5_n_0),
        .O(\m_axis_tdata[3]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_76 
       (.I0(bram_bank0_reg_2752_2815_3_5_n_0),
        .I1(bram_bank0_reg_2688_2751_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_3_5_n_0),
        .O(\m_axis_tdata[3]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_77 
       (.I0(bram_bank0_reg_3008_3071_3_5_n_0),
        .I1(bram_bank0_reg_2944_3007_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_3_5_n_0),
        .O(\m_axis_tdata[3]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_78 
       (.I0(bram_bank0_reg_1216_1279_3_5_n_0),
        .I1(bram_bank0_reg_1152_1215_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_3_5_n_0),
        .O(\m_axis_tdata[3]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_79 
       (.I0(bram_bank0_reg_1472_1535_3_5_n_0),
        .I1(bram_bank0_reg_1408_1471_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_3_5_n_0),
        .O(\m_axis_tdata[3]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_80 
       (.I0(bram_bank0_reg_1728_1791_3_5_n_0),
        .I1(bram_bank0_reg_1664_1727_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_3_5_n_0),
        .O(\m_axis_tdata[3]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_81 
       (.I0(bram_bank0_reg_1984_2047_3_5_n_0),
        .I1(bram_bank0_reg_1920_1983_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_3_5_n_0),
        .O(\m_axis_tdata[3]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_82 
       (.I0(bram_bank0_reg_192_255_3_5_n_0),
        .I1(bram_bank0_reg_128_191_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_3_5_n_0),
        .O(\m_axis_tdata[3]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_83 
       (.I0(bram_bank0_reg_448_511_3_5_n_0),
        .I1(bram_bank0_reg_384_447_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_3_5_n_0),
        .O(\m_axis_tdata[3]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_84 
       (.I0(bram_bank0_reg_704_767_3_5_n_0),
        .I1(bram_bank0_reg_640_703_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_3_5_n_0),
        .O(\m_axis_tdata[3]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_85 
       (.I0(bram_bank0_reg_960_1023_3_5_n_0),
        .I1(bram_bank0_reg_896_959_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_3_5_n_0),
        .O(\m_axis_tdata[3]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_86 
       (.I0(bram_bank3_reg_3264_3327_3_5_n_0),
        .I1(bram_bank3_reg_3200_3263_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_3_5_n_0),
        .O(\m_axis_tdata[3]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_87 
       (.I0(bram_bank3_reg_3520_3583_3_5_n_0),
        .I1(bram_bank3_reg_3456_3519_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_3_5_n_0),
        .O(\m_axis_tdata[3]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_88 
       (.I0(bram_bank3_reg_3776_3839_3_5_n_0),
        .I1(bram_bank3_reg_3712_3775_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_3_5_n_0),
        .O(\m_axis_tdata[3]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_89 
       (.I0(bram_bank3_reg_4032_4095_3_5_n_0),
        .I1(bram_bank3_reg_3968_4031_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_3_5_n_0),
        .O(\m_axis_tdata[3]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_90 
       (.I0(bram_bank3_reg_2240_2303_3_5_n_0),
        .I1(bram_bank3_reg_2176_2239_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_3_5_n_0),
        .O(\m_axis_tdata[3]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_91 
       (.I0(bram_bank3_reg_2496_2559_3_5_n_0),
        .I1(bram_bank3_reg_2432_2495_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_3_5_n_0),
        .O(\m_axis_tdata[3]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_92 
       (.I0(bram_bank3_reg_2752_2815_3_5_n_0),
        .I1(bram_bank3_reg_2688_2751_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_3_5_n_0),
        .O(\m_axis_tdata[3]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_93 
       (.I0(bram_bank3_reg_3008_3071_3_5_n_0),
        .I1(bram_bank3_reg_2944_3007_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_3_5_n_0),
        .O(\m_axis_tdata[3]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_94 
       (.I0(bram_bank3_reg_1216_1279_3_5_n_0),
        .I1(bram_bank3_reg_1152_1215_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_3_5_n_0),
        .O(\m_axis_tdata[3]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_95 
       (.I0(bram_bank3_reg_1472_1535_3_5_n_0),
        .I1(bram_bank3_reg_1408_1471_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_3_5_n_0),
        .O(\m_axis_tdata[3]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_96 
       (.I0(bram_bank3_reg_1728_1791_3_5_n_0),
        .I1(bram_bank3_reg_1664_1727_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_3_5_n_0),
        .O(\m_axis_tdata[3]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_97 
       (.I0(bram_bank3_reg_1984_2047_3_5_n_0),
        .I1(bram_bank3_reg_1920_1983_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_3_5_n_0),
        .O(\m_axis_tdata[3]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_98 
       (.I0(bram_bank3_reg_192_255_3_5_n_0),
        .I1(bram_bank3_reg_128_191_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_3_5_n_0),
        .O(\m_axis_tdata[3]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[3]_i_99 
       (.I0(bram_bank3_reg_448_511_3_5_n_0),
        .I1(bram_bank3_reg_384_447_3_5_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_3_5_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_3_5_n_0),
        .O(\m_axis_tdata[3]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[4]_i_1 
       (.I0(\m_axis_tdata[4]_i_2_n_0 ),
        .I1(read_data_reg0[4]),
        .I2(\m_axis_tdata[4]_i_4_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[4]_i_5_n_0 ),
        .O(read_data_reg[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_100 
       (.I0(bram_bank3_reg_704_767_3_5_n_1),
        .I1(bram_bank3_reg_640_703_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_3_5_n_1),
        .O(\m_axis_tdata[4]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_101 
       (.I0(bram_bank3_reg_960_1023_3_5_n_1),
        .I1(bram_bank3_reg_896_959_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_3_5_n_1),
        .O(\m_axis_tdata[4]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_102 
       (.I0(bram_bank2_reg_3264_3327_3_5_n_1),
        .I1(bram_bank2_reg_3200_3263_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_3_5_n_1),
        .O(\m_axis_tdata[4]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_103 
       (.I0(bram_bank2_reg_3520_3583_3_5_n_1),
        .I1(bram_bank2_reg_3456_3519_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_3_5_n_1),
        .O(\m_axis_tdata[4]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_104 
       (.I0(bram_bank2_reg_3776_3839_3_5_n_1),
        .I1(bram_bank2_reg_3712_3775_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_3_5_n_1),
        .O(\m_axis_tdata[4]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_105 
       (.I0(bram_bank2_reg_4032_4095_3_5_n_1),
        .I1(bram_bank2_reg_3968_4031_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_3_5_n_1),
        .O(\m_axis_tdata[4]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_106 
       (.I0(bram_bank2_reg_2240_2303_3_5_n_1),
        .I1(bram_bank2_reg_2176_2239_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_3_5_n_1),
        .O(\m_axis_tdata[4]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_107 
       (.I0(bram_bank2_reg_2496_2559_3_5_n_1),
        .I1(bram_bank2_reg_2432_2495_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_3_5_n_1),
        .O(\m_axis_tdata[4]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_108 
       (.I0(bram_bank2_reg_2752_2815_3_5_n_1),
        .I1(bram_bank2_reg_2688_2751_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_3_5_n_1),
        .O(\m_axis_tdata[4]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_109 
       (.I0(bram_bank2_reg_3008_3071_3_5_n_1),
        .I1(bram_bank2_reg_2944_3007_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_3_5_n_1),
        .O(\m_axis_tdata[4]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_110 
       (.I0(bram_bank2_reg_1216_1279_3_5_n_1),
        .I1(bram_bank2_reg_1152_1215_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_3_5_n_1),
        .O(\m_axis_tdata[4]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_111 
       (.I0(bram_bank2_reg_1472_1535_3_5_n_1),
        .I1(bram_bank2_reg_1408_1471_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_3_5_n_1),
        .O(\m_axis_tdata[4]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_112 
       (.I0(bram_bank2_reg_1728_1791_3_5_n_1),
        .I1(bram_bank2_reg_1664_1727_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_3_5_n_1),
        .O(\m_axis_tdata[4]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_113 
       (.I0(bram_bank2_reg_1984_2047_3_5_n_1),
        .I1(bram_bank2_reg_1920_1983_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_3_5_n_1),
        .O(\m_axis_tdata[4]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_114 
       (.I0(bram_bank2_reg_192_255_3_5_n_1),
        .I1(bram_bank2_reg_128_191_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_3_5_n_1),
        .O(\m_axis_tdata[4]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_115 
       (.I0(bram_bank2_reg_448_511_3_5_n_1),
        .I1(bram_bank2_reg_384_447_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_3_5_n_1),
        .O(\m_axis_tdata[4]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_116 
       (.I0(bram_bank2_reg_704_767_3_5_n_1),
        .I1(bram_bank2_reg_640_703_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_3_5_n_1),
        .O(\m_axis_tdata[4]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_117 
       (.I0(bram_bank2_reg_960_1023_3_5_n_1),
        .I1(bram_bank2_reg_896_959_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_3_5_n_1),
        .O(\m_axis_tdata[4]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_2 
       (.I0(\m_axis_tdata_reg[4]_i_6_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_7_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[4]_i_8_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[4]_i_9_n_0 ),
        .O(\m_axis_tdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_3 
       (.I0(\m_axis_tdata_reg[4]_i_10_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_11_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[4]_i_12_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[4]_i_13_n_0 ),
        .O(read_data_reg0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_4 
       (.I0(\m_axis_tdata_reg[4]_i_14_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_15_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[4]_i_16_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[4]_i_17_n_0 ),
        .O(\m_axis_tdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_5 
       (.I0(\m_axis_tdata_reg[4]_i_18_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_19_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[4]_i_20_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[4]_i_21_n_0 ),
        .O(\m_axis_tdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_54 
       (.I0(bram_bank1_reg_3264_3327_3_5_n_1),
        .I1(bram_bank1_reg_3200_3263_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_3_5_n_1),
        .O(\m_axis_tdata[4]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_55 
       (.I0(bram_bank1_reg_3520_3583_3_5_n_1),
        .I1(bram_bank1_reg_3456_3519_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_3_5_n_1),
        .O(\m_axis_tdata[4]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_56 
       (.I0(bram_bank1_reg_3776_3839_3_5_n_1),
        .I1(bram_bank1_reg_3712_3775_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_3_5_n_1),
        .O(\m_axis_tdata[4]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_57 
       (.I0(bram_bank1_reg_4032_4095_3_5_n_1),
        .I1(bram_bank1_reg_3968_4031_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_3_5_n_1),
        .O(\m_axis_tdata[4]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_58 
       (.I0(bram_bank1_reg_2240_2303_3_5_n_1),
        .I1(bram_bank1_reg_2176_2239_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_3_5_n_1),
        .O(\m_axis_tdata[4]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_59 
       (.I0(bram_bank1_reg_2496_2559_3_5_n_1),
        .I1(bram_bank1_reg_2432_2495_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_3_5_n_1),
        .O(\m_axis_tdata[4]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_60 
       (.I0(bram_bank1_reg_2752_2815_3_5_n_1),
        .I1(bram_bank1_reg_2688_2751_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_3_5_n_1),
        .O(\m_axis_tdata[4]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_61 
       (.I0(bram_bank1_reg_3008_3071_3_5_n_1),
        .I1(bram_bank1_reg_2944_3007_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_3_5_n_1),
        .O(\m_axis_tdata[4]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_62 
       (.I0(bram_bank1_reg_1216_1279_3_5_n_1),
        .I1(bram_bank1_reg_1152_1215_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_3_5_n_1),
        .O(\m_axis_tdata[4]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_63 
       (.I0(bram_bank1_reg_1472_1535_3_5_n_1),
        .I1(bram_bank1_reg_1408_1471_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_3_5_n_1),
        .O(\m_axis_tdata[4]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_64 
       (.I0(bram_bank1_reg_1728_1791_3_5_n_1),
        .I1(bram_bank1_reg_1664_1727_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_3_5_n_1),
        .O(\m_axis_tdata[4]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_65 
       (.I0(bram_bank1_reg_1984_2047_3_5_n_1),
        .I1(bram_bank1_reg_1920_1983_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_3_5_n_1),
        .O(\m_axis_tdata[4]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_66 
       (.I0(bram_bank1_reg_192_255_3_5_n_1),
        .I1(bram_bank1_reg_128_191_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_3_5_n_1),
        .O(\m_axis_tdata[4]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_67 
       (.I0(bram_bank1_reg_448_511_3_5_n_1),
        .I1(bram_bank1_reg_384_447_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_3_5_n_1),
        .O(\m_axis_tdata[4]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_68 
       (.I0(bram_bank1_reg_704_767_3_5_n_1),
        .I1(bram_bank1_reg_640_703_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_3_5_n_1),
        .O(\m_axis_tdata[4]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_69 
       (.I0(bram_bank1_reg_960_1023_3_5_n_1),
        .I1(bram_bank1_reg_896_959_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_3_5_n_1),
        .O(\m_axis_tdata[4]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_70 
       (.I0(bram_bank0_reg_3264_3327_3_5_n_1),
        .I1(bram_bank0_reg_3200_3263_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_3_5_n_1),
        .O(\m_axis_tdata[4]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_71 
       (.I0(bram_bank0_reg_3520_3583_3_5_n_1),
        .I1(bram_bank0_reg_3456_3519_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_3_5_n_1),
        .O(\m_axis_tdata[4]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_72 
       (.I0(bram_bank0_reg_3776_3839_3_5_n_1),
        .I1(bram_bank0_reg_3712_3775_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_3_5_n_1),
        .O(\m_axis_tdata[4]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_73 
       (.I0(bram_bank0_reg_4032_4095_3_5_n_1),
        .I1(bram_bank0_reg_3968_4031_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_3_5_n_1),
        .O(\m_axis_tdata[4]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_74 
       (.I0(bram_bank0_reg_2240_2303_3_5_n_1),
        .I1(bram_bank0_reg_2176_2239_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_3_5_n_1),
        .O(\m_axis_tdata[4]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_75 
       (.I0(bram_bank0_reg_2496_2559_3_5_n_1),
        .I1(bram_bank0_reg_2432_2495_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_3_5_n_1),
        .O(\m_axis_tdata[4]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_76 
       (.I0(bram_bank0_reg_2752_2815_3_5_n_1),
        .I1(bram_bank0_reg_2688_2751_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_3_5_n_1),
        .O(\m_axis_tdata[4]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_77 
       (.I0(bram_bank0_reg_3008_3071_3_5_n_1),
        .I1(bram_bank0_reg_2944_3007_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_3_5_n_1),
        .O(\m_axis_tdata[4]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_78 
       (.I0(bram_bank0_reg_1216_1279_3_5_n_1),
        .I1(bram_bank0_reg_1152_1215_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_3_5_n_1),
        .O(\m_axis_tdata[4]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_79 
       (.I0(bram_bank0_reg_1472_1535_3_5_n_1),
        .I1(bram_bank0_reg_1408_1471_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_3_5_n_1),
        .O(\m_axis_tdata[4]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_80 
       (.I0(bram_bank0_reg_1728_1791_3_5_n_1),
        .I1(bram_bank0_reg_1664_1727_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_3_5_n_1),
        .O(\m_axis_tdata[4]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_81 
       (.I0(bram_bank0_reg_1984_2047_3_5_n_1),
        .I1(bram_bank0_reg_1920_1983_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_3_5_n_1),
        .O(\m_axis_tdata[4]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_82 
       (.I0(bram_bank0_reg_192_255_3_5_n_1),
        .I1(bram_bank0_reg_128_191_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_3_5_n_1),
        .O(\m_axis_tdata[4]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_83 
       (.I0(bram_bank0_reg_448_511_3_5_n_1),
        .I1(bram_bank0_reg_384_447_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_3_5_n_1),
        .O(\m_axis_tdata[4]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_84 
       (.I0(bram_bank0_reg_704_767_3_5_n_1),
        .I1(bram_bank0_reg_640_703_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_3_5_n_1),
        .O(\m_axis_tdata[4]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_85 
       (.I0(bram_bank0_reg_960_1023_3_5_n_1),
        .I1(bram_bank0_reg_896_959_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_3_5_n_1),
        .O(\m_axis_tdata[4]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_86 
       (.I0(bram_bank3_reg_3264_3327_3_5_n_1),
        .I1(bram_bank3_reg_3200_3263_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_3_5_n_1),
        .O(\m_axis_tdata[4]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_87 
       (.I0(bram_bank3_reg_3520_3583_3_5_n_1),
        .I1(bram_bank3_reg_3456_3519_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_3_5_n_1),
        .O(\m_axis_tdata[4]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_88 
       (.I0(bram_bank3_reg_3776_3839_3_5_n_1),
        .I1(bram_bank3_reg_3712_3775_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_3_5_n_1),
        .O(\m_axis_tdata[4]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_89 
       (.I0(bram_bank3_reg_4032_4095_3_5_n_1),
        .I1(bram_bank3_reg_3968_4031_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_3_5_n_1),
        .O(\m_axis_tdata[4]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_90 
       (.I0(bram_bank3_reg_2240_2303_3_5_n_1),
        .I1(bram_bank3_reg_2176_2239_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_3_5_n_1),
        .O(\m_axis_tdata[4]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_91 
       (.I0(bram_bank3_reg_2496_2559_3_5_n_1),
        .I1(bram_bank3_reg_2432_2495_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_3_5_n_1),
        .O(\m_axis_tdata[4]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_92 
       (.I0(bram_bank3_reg_2752_2815_3_5_n_1),
        .I1(bram_bank3_reg_2688_2751_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_3_5_n_1),
        .O(\m_axis_tdata[4]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_93 
       (.I0(bram_bank3_reg_3008_3071_3_5_n_1),
        .I1(bram_bank3_reg_2944_3007_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_3_5_n_1),
        .O(\m_axis_tdata[4]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_94 
       (.I0(bram_bank3_reg_1216_1279_3_5_n_1),
        .I1(bram_bank3_reg_1152_1215_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_3_5_n_1),
        .O(\m_axis_tdata[4]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_95 
       (.I0(bram_bank3_reg_1472_1535_3_5_n_1),
        .I1(bram_bank3_reg_1408_1471_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_3_5_n_1),
        .O(\m_axis_tdata[4]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_96 
       (.I0(bram_bank3_reg_1728_1791_3_5_n_1),
        .I1(bram_bank3_reg_1664_1727_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_3_5_n_1),
        .O(\m_axis_tdata[4]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_97 
       (.I0(bram_bank3_reg_1984_2047_3_5_n_1),
        .I1(bram_bank3_reg_1920_1983_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_3_5_n_1),
        .O(\m_axis_tdata[4]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_98 
       (.I0(bram_bank3_reg_192_255_3_5_n_1),
        .I1(bram_bank3_reg_128_191_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_3_5_n_1),
        .O(\m_axis_tdata[4]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[4]_i_99 
       (.I0(bram_bank3_reg_448_511_3_5_n_1),
        .I1(bram_bank3_reg_384_447_3_5_n_1),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_3_5_n_1),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_3_5_n_1),
        .O(\m_axis_tdata[4]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[5]_i_1 
       (.I0(\m_axis_tdata[5]_i_2_n_0 ),
        .I1(read_data_reg0[5]),
        .I2(\m_axis_tdata[5]_i_4_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[5]_i_5_n_0 ),
        .O(read_data_reg[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_100 
       (.I0(bram_bank3_reg_704_767_3_5_n_2),
        .I1(bram_bank3_reg_640_703_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_3_5_n_2),
        .O(\m_axis_tdata[5]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_101 
       (.I0(bram_bank3_reg_960_1023_3_5_n_2),
        .I1(bram_bank3_reg_896_959_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_3_5_n_2),
        .O(\m_axis_tdata[5]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_102 
       (.I0(bram_bank2_reg_3264_3327_3_5_n_2),
        .I1(bram_bank2_reg_3200_3263_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_3_5_n_2),
        .O(\m_axis_tdata[5]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_103 
       (.I0(bram_bank2_reg_3520_3583_3_5_n_2),
        .I1(bram_bank2_reg_3456_3519_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_3_5_n_2),
        .O(\m_axis_tdata[5]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_104 
       (.I0(bram_bank2_reg_3776_3839_3_5_n_2),
        .I1(bram_bank2_reg_3712_3775_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_3_5_n_2),
        .O(\m_axis_tdata[5]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_105 
       (.I0(bram_bank2_reg_4032_4095_3_5_n_2),
        .I1(bram_bank2_reg_3968_4031_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_3_5_n_2),
        .O(\m_axis_tdata[5]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_106 
       (.I0(bram_bank2_reg_2240_2303_3_5_n_2),
        .I1(bram_bank2_reg_2176_2239_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_3_5_n_2),
        .O(\m_axis_tdata[5]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_107 
       (.I0(bram_bank2_reg_2496_2559_3_5_n_2),
        .I1(bram_bank2_reg_2432_2495_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_3_5_n_2),
        .O(\m_axis_tdata[5]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_108 
       (.I0(bram_bank2_reg_2752_2815_3_5_n_2),
        .I1(bram_bank2_reg_2688_2751_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_3_5_n_2),
        .O(\m_axis_tdata[5]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_109 
       (.I0(bram_bank2_reg_3008_3071_3_5_n_2),
        .I1(bram_bank2_reg_2944_3007_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_3_5_n_2),
        .O(\m_axis_tdata[5]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_110 
       (.I0(bram_bank2_reg_1216_1279_3_5_n_2),
        .I1(bram_bank2_reg_1152_1215_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_3_5_n_2),
        .O(\m_axis_tdata[5]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_111 
       (.I0(bram_bank2_reg_1472_1535_3_5_n_2),
        .I1(bram_bank2_reg_1408_1471_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_3_5_n_2),
        .O(\m_axis_tdata[5]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_112 
       (.I0(bram_bank2_reg_1728_1791_3_5_n_2),
        .I1(bram_bank2_reg_1664_1727_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_3_5_n_2),
        .O(\m_axis_tdata[5]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_113 
       (.I0(bram_bank2_reg_1984_2047_3_5_n_2),
        .I1(bram_bank2_reg_1920_1983_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_3_5_n_2),
        .O(\m_axis_tdata[5]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_114 
       (.I0(bram_bank2_reg_192_255_3_5_n_2),
        .I1(bram_bank2_reg_128_191_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_3_5_n_2),
        .O(\m_axis_tdata[5]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_115 
       (.I0(bram_bank2_reg_448_511_3_5_n_2),
        .I1(bram_bank2_reg_384_447_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_3_5_n_2),
        .O(\m_axis_tdata[5]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_116 
       (.I0(bram_bank2_reg_704_767_3_5_n_2),
        .I1(bram_bank2_reg_640_703_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_3_5_n_2),
        .O(\m_axis_tdata[5]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_117 
       (.I0(bram_bank2_reg_960_1023_3_5_n_2),
        .I1(bram_bank2_reg_896_959_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_3_5_n_2),
        .O(\m_axis_tdata[5]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_2 
       (.I0(\m_axis_tdata_reg[5]_i_6_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_7_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[5]_i_8_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[5]_i_9_n_0 ),
        .O(\m_axis_tdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_3 
       (.I0(\m_axis_tdata_reg[5]_i_10_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_11_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[5]_i_12_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[5]_i_13_n_0 ),
        .O(read_data_reg0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_4 
       (.I0(\m_axis_tdata_reg[5]_i_14_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_15_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[5]_i_16_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[5]_i_17_n_0 ),
        .O(\m_axis_tdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_5 
       (.I0(\m_axis_tdata_reg[5]_i_18_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_19_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[5]_i_20_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[5]_i_21_n_0 ),
        .O(\m_axis_tdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_54 
       (.I0(bram_bank1_reg_3264_3327_3_5_n_2),
        .I1(bram_bank1_reg_3200_3263_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_3_5_n_2),
        .O(\m_axis_tdata[5]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_55 
       (.I0(bram_bank1_reg_3520_3583_3_5_n_2),
        .I1(bram_bank1_reg_3456_3519_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_3_5_n_2),
        .O(\m_axis_tdata[5]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_56 
       (.I0(bram_bank1_reg_3776_3839_3_5_n_2),
        .I1(bram_bank1_reg_3712_3775_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_3_5_n_2),
        .O(\m_axis_tdata[5]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_57 
       (.I0(bram_bank1_reg_4032_4095_3_5_n_2),
        .I1(bram_bank1_reg_3968_4031_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_3_5_n_2),
        .O(\m_axis_tdata[5]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_58 
       (.I0(bram_bank1_reg_2240_2303_3_5_n_2),
        .I1(bram_bank1_reg_2176_2239_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_3_5_n_2),
        .O(\m_axis_tdata[5]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_59 
       (.I0(bram_bank1_reg_2496_2559_3_5_n_2),
        .I1(bram_bank1_reg_2432_2495_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_3_5_n_2),
        .O(\m_axis_tdata[5]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_60 
       (.I0(bram_bank1_reg_2752_2815_3_5_n_2),
        .I1(bram_bank1_reg_2688_2751_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_3_5_n_2),
        .O(\m_axis_tdata[5]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_61 
       (.I0(bram_bank1_reg_3008_3071_3_5_n_2),
        .I1(bram_bank1_reg_2944_3007_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_3_5_n_2),
        .O(\m_axis_tdata[5]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_62 
       (.I0(bram_bank1_reg_1216_1279_3_5_n_2),
        .I1(bram_bank1_reg_1152_1215_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_3_5_n_2),
        .O(\m_axis_tdata[5]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_63 
       (.I0(bram_bank1_reg_1472_1535_3_5_n_2),
        .I1(bram_bank1_reg_1408_1471_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_3_5_n_2),
        .O(\m_axis_tdata[5]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_64 
       (.I0(bram_bank1_reg_1728_1791_3_5_n_2),
        .I1(bram_bank1_reg_1664_1727_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_3_5_n_2),
        .O(\m_axis_tdata[5]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_65 
       (.I0(bram_bank1_reg_1984_2047_3_5_n_2),
        .I1(bram_bank1_reg_1920_1983_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_3_5_n_2),
        .O(\m_axis_tdata[5]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_66 
       (.I0(bram_bank1_reg_192_255_3_5_n_2),
        .I1(bram_bank1_reg_128_191_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_3_5_n_2),
        .O(\m_axis_tdata[5]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_67 
       (.I0(bram_bank1_reg_448_511_3_5_n_2),
        .I1(bram_bank1_reg_384_447_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_3_5_n_2),
        .O(\m_axis_tdata[5]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_68 
       (.I0(bram_bank1_reg_704_767_3_5_n_2),
        .I1(bram_bank1_reg_640_703_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_3_5_n_2),
        .O(\m_axis_tdata[5]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_69 
       (.I0(bram_bank1_reg_960_1023_3_5_n_2),
        .I1(bram_bank1_reg_896_959_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_3_5_n_2),
        .O(\m_axis_tdata[5]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_70 
       (.I0(bram_bank0_reg_3264_3327_3_5_n_2),
        .I1(bram_bank0_reg_3200_3263_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_3_5_n_2),
        .O(\m_axis_tdata[5]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_71 
       (.I0(bram_bank0_reg_3520_3583_3_5_n_2),
        .I1(bram_bank0_reg_3456_3519_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_3_5_n_2),
        .O(\m_axis_tdata[5]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_72 
       (.I0(bram_bank0_reg_3776_3839_3_5_n_2),
        .I1(bram_bank0_reg_3712_3775_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_3_5_n_2),
        .O(\m_axis_tdata[5]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_73 
       (.I0(bram_bank0_reg_4032_4095_3_5_n_2),
        .I1(bram_bank0_reg_3968_4031_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_3_5_n_2),
        .O(\m_axis_tdata[5]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_74 
       (.I0(bram_bank0_reg_2240_2303_3_5_n_2),
        .I1(bram_bank0_reg_2176_2239_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_3_5_n_2),
        .O(\m_axis_tdata[5]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_75 
       (.I0(bram_bank0_reg_2496_2559_3_5_n_2),
        .I1(bram_bank0_reg_2432_2495_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_3_5_n_2),
        .O(\m_axis_tdata[5]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_76 
       (.I0(bram_bank0_reg_2752_2815_3_5_n_2),
        .I1(bram_bank0_reg_2688_2751_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_3_5_n_2),
        .O(\m_axis_tdata[5]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_77 
       (.I0(bram_bank0_reg_3008_3071_3_5_n_2),
        .I1(bram_bank0_reg_2944_3007_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_3_5_n_2),
        .O(\m_axis_tdata[5]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_78 
       (.I0(bram_bank0_reg_1216_1279_3_5_n_2),
        .I1(bram_bank0_reg_1152_1215_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_3_5_n_2),
        .O(\m_axis_tdata[5]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_79 
       (.I0(bram_bank0_reg_1472_1535_3_5_n_2),
        .I1(bram_bank0_reg_1408_1471_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_3_5_n_2),
        .O(\m_axis_tdata[5]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_80 
       (.I0(bram_bank0_reg_1728_1791_3_5_n_2),
        .I1(bram_bank0_reg_1664_1727_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_3_5_n_2),
        .O(\m_axis_tdata[5]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_81 
       (.I0(bram_bank0_reg_1984_2047_3_5_n_2),
        .I1(bram_bank0_reg_1920_1983_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_3_5_n_2),
        .O(\m_axis_tdata[5]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_82 
       (.I0(bram_bank0_reg_192_255_3_5_n_2),
        .I1(bram_bank0_reg_128_191_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_3_5_n_2),
        .O(\m_axis_tdata[5]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_83 
       (.I0(bram_bank0_reg_448_511_3_5_n_2),
        .I1(bram_bank0_reg_384_447_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_3_5_n_2),
        .O(\m_axis_tdata[5]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_84 
       (.I0(bram_bank0_reg_704_767_3_5_n_2),
        .I1(bram_bank0_reg_640_703_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_3_5_n_2),
        .O(\m_axis_tdata[5]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_85 
       (.I0(bram_bank0_reg_960_1023_3_5_n_2),
        .I1(bram_bank0_reg_896_959_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_3_5_n_2),
        .O(\m_axis_tdata[5]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_86 
       (.I0(bram_bank3_reg_3264_3327_3_5_n_2),
        .I1(bram_bank3_reg_3200_3263_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_3_5_n_2),
        .O(\m_axis_tdata[5]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_87 
       (.I0(bram_bank3_reg_3520_3583_3_5_n_2),
        .I1(bram_bank3_reg_3456_3519_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_3_5_n_2),
        .O(\m_axis_tdata[5]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_88 
       (.I0(bram_bank3_reg_3776_3839_3_5_n_2),
        .I1(bram_bank3_reg_3712_3775_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_3_5_n_2),
        .O(\m_axis_tdata[5]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_89 
       (.I0(bram_bank3_reg_4032_4095_3_5_n_2),
        .I1(bram_bank3_reg_3968_4031_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_3_5_n_2),
        .O(\m_axis_tdata[5]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_90 
       (.I0(bram_bank3_reg_2240_2303_3_5_n_2),
        .I1(bram_bank3_reg_2176_2239_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_3_5_n_2),
        .O(\m_axis_tdata[5]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_91 
       (.I0(bram_bank3_reg_2496_2559_3_5_n_2),
        .I1(bram_bank3_reg_2432_2495_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_3_5_n_2),
        .O(\m_axis_tdata[5]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_92 
       (.I0(bram_bank3_reg_2752_2815_3_5_n_2),
        .I1(bram_bank3_reg_2688_2751_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_3_5_n_2),
        .O(\m_axis_tdata[5]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_93 
       (.I0(bram_bank3_reg_3008_3071_3_5_n_2),
        .I1(bram_bank3_reg_2944_3007_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_3_5_n_2),
        .O(\m_axis_tdata[5]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_94 
       (.I0(bram_bank3_reg_1216_1279_3_5_n_2),
        .I1(bram_bank3_reg_1152_1215_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_3_5_n_2),
        .O(\m_axis_tdata[5]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_95 
       (.I0(bram_bank3_reg_1472_1535_3_5_n_2),
        .I1(bram_bank3_reg_1408_1471_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_3_5_n_2),
        .O(\m_axis_tdata[5]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_96 
       (.I0(bram_bank3_reg_1728_1791_3_5_n_2),
        .I1(bram_bank3_reg_1664_1727_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_3_5_n_2),
        .O(\m_axis_tdata[5]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_97 
       (.I0(bram_bank3_reg_1984_2047_3_5_n_2),
        .I1(bram_bank3_reg_1920_1983_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_3_5_n_2),
        .O(\m_axis_tdata[5]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_98 
       (.I0(bram_bank3_reg_192_255_3_5_n_2),
        .I1(bram_bank3_reg_128_191_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_3_5_n_2),
        .O(\m_axis_tdata[5]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[5]_i_99 
       (.I0(bram_bank3_reg_448_511_3_5_n_2),
        .I1(bram_bank3_reg_384_447_3_5_n_2),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_3_5_n_2),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_3_5_n_2),
        .O(\m_axis_tdata[5]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[6]_i_1 
       (.I0(\m_axis_tdata[6]_i_2_n_0 ),
        .I1(read_data_reg0[6]),
        .I2(\m_axis_tdata[6]_i_4_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[6]_i_5_n_0 ),
        .O(read_data_reg[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_100 
       (.I0(bram_bank3_reg_704_767_6_6_n_0),
        .I1(bram_bank3_reg_640_703_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_6_6_n_0),
        .O(\m_axis_tdata[6]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_101 
       (.I0(bram_bank3_reg_960_1023_6_6_n_0),
        .I1(bram_bank3_reg_896_959_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_6_6_n_0),
        .O(\m_axis_tdata[6]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_102 
       (.I0(bram_bank2_reg_3264_3327_6_6_n_0),
        .I1(bram_bank2_reg_3200_3263_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_6_6_n_0),
        .O(\m_axis_tdata[6]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_103 
       (.I0(bram_bank2_reg_3520_3583_6_6_n_0),
        .I1(bram_bank2_reg_3456_3519_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_6_6_n_0),
        .O(\m_axis_tdata[6]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_104 
       (.I0(bram_bank2_reg_3776_3839_6_6_n_0),
        .I1(bram_bank2_reg_3712_3775_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_6_6_n_0),
        .O(\m_axis_tdata[6]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_105 
       (.I0(bram_bank2_reg_4032_4095_6_6_n_0),
        .I1(bram_bank2_reg_3968_4031_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_6_6_n_0),
        .O(\m_axis_tdata[6]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_106 
       (.I0(bram_bank2_reg_2240_2303_6_6_n_0),
        .I1(bram_bank2_reg_2176_2239_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_6_6_n_0),
        .O(\m_axis_tdata[6]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_107 
       (.I0(bram_bank2_reg_2496_2559_6_6_n_0),
        .I1(bram_bank2_reg_2432_2495_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_6_6_n_0),
        .O(\m_axis_tdata[6]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_108 
       (.I0(bram_bank2_reg_2752_2815_6_6_n_0),
        .I1(bram_bank2_reg_2688_2751_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_6_6_n_0),
        .O(\m_axis_tdata[6]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_109 
       (.I0(bram_bank2_reg_3008_3071_6_6_n_0),
        .I1(bram_bank2_reg_2944_3007_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_6_6_n_0),
        .O(\m_axis_tdata[6]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_110 
       (.I0(bram_bank2_reg_1216_1279_6_6_n_0),
        .I1(bram_bank2_reg_1152_1215_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_6_6_n_0),
        .O(\m_axis_tdata[6]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_111 
       (.I0(bram_bank2_reg_1472_1535_6_6_n_0),
        .I1(bram_bank2_reg_1408_1471_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_6_6_n_0),
        .O(\m_axis_tdata[6]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_112 
       (.I0(bram_bank2_reg_1728_1791_6_6_n_0),
        .I1(bram_bank2_reg_1664_1727_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_6_6_n_0),
        .O(\m_axis_tdata[6]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_113 
       (.I0(bram_bank2_reg_1984_2047_6_6_n_0),
        .I1(bram_bank2_reg_1920_1983_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_6_6_n_0),
        .O(\m_axis_tdata[6]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_114 
       (.I0(bram_bank2_reg_192_255_6_6_n_0),
        .I1(bram_bank2_reg_128_191_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_6_6_n_0),
        .O(\m_axis_tdata[6]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_115 
       (.I0(bram_bank2_reg_448_511_6_6_n_0),
        .I1(bram_bank2_reg_384_447_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_6_6_n_0),
        .O(\m_axis_tdata[6]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_116 
       (.I0(bram_bank2_reg_704_767_6_6_n_0),
        .I1(bram_bank2_reg_640_703_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_6_6_n_0),
        .O(\m_axis_tdata[6]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_117 
       (.I0(bram_bank2_reg_960_1023_6_6_n_0),
        .I1(bram_bank2_reg_896_959_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_6_6_n_0),
        .O(\m_axis_tdata[6]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_2 
       (.I0(\m_axis_tdata_reg[6]_i_6_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_7_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[6]_i_8_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[6]_i_9_n_0 ),
        .O(\m_axis_tdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_3 
       (.I0(\m_axis_tdata_reg[6]_i_10_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_11_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[6]_i_12_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[6]_i_13_n_0 ),
        .O(read_data_reg0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_4 
       (.I0(\m_axis_tdata_reg[6]_i_14_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_15_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[6]_i_16_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[6]_i_17_n_0 ),
        .O(\m_axis_tdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_5 
       (.I0(\m_axis_tdata_reg[6]_i_18_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_19_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[6]_i_20_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[6]_i_21_n_0 ),
        .O(\m_axis_tdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_54 
       (.I0(bram_bank1_reg_3264_3327_6_6_n_0),
        .I1(bram_bank1_reg_3200_3263_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_6_6_n_0),
        .O(\m_axis_tdata[6]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_55 
       (.I0(bram_bank1_reg_3520_3583_6_6_n_0),
        .I1(bram_bank1_reg_3456_3519_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_6_6_n_0),
        .O(\m_axis_tdata[6]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_56 
       (.I0(bram_bank1_reg_3776_3839_6_6_n_0),
        .I1(bram_bank1_reg_3712_3775_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_6_6_n_0),
        .O(\m_axis_tdata[6]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_57 
       (.I0(bram_bank1_reg_4032_4095_6_6_n_0),
        .I1(bram_bank1_reg_3968_4031_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_6_6_n_0),
        .O(\m_axis_tdata[6]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_58 
       (.I0(bram_bank1_reg_2240_2303_6_6_n_0),
        .I1(bram_bank1_reg_2176_2239_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_6_6_n_0),
        .O(\m_axis_tdata[6]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_59 
       (.I0(bram_bank1_reg_2496_2559_6_6_n_0),
        .I1(bram_bank1_reg_2432_2495_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_6_6_n_0),
        .O(\m_axis_tdata[6]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_60 
       (.I0(bram_bank1_reg_2752_2815_6_6_n_0),
        .I1(bram_bank1_reg_2688_2751_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_6_6_n_0),
        .O(\m_axis_tdata[6]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_61 
       (.I0(bram_bank1_reg_3008_3071_6_6_n_0),
        .I1(bram_bank1_reg_2944_3007_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_6_6_n_0),
        .O(\m_axis_tdata[6]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_62 
       (.I0(bram_bank1_reg_1216_1279_6_6_n_0),
        .I1(bram_bank1_reg_1152_1215_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_6_6_n_0),
        .O(\m_axis_tdata[6]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_63 
       (.I0(bram_bank1_reg_1472_1535_6_6_n_0),
        .I1(bram_bank1_reg_1408_1471_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_6_6_n_0),
        .O(\m_axis_tdata[6]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_64 
       (.I0(bram_bank1_reg_1728_1791_6_6_n_0),
        .I1(bram_bank1_reg_1664_1727_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_6_6_n_0),
        .O(\m_axis_tdata[6]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_65 
       (.I0(bram_bank1_reg_1984_2047_6_6_n_0),
        .I1(bram_bank1_reg_1920_1983_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_6_6_n_0),
        .O(\m_axis_tdata[6]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_66 
       (.I0(bram_bank1_reg_192_255_6_6_n_0),
        .I1(bram_bank1_reg_128_191_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_6_6_n_0),
        .O(\m_axis_tdata[6]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_67 
       (.I0(bram_bank1_reg_448_511_6_6_n_0),
        .I1(bram_bank1_reg_384_447_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_6_6_n_0),
        .O(\m_axis_tdata[6]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_68 
       (.I0(bram_bank1_reg_704_767_6_6_n_0),
        .I1(bram_bank1_reg_640_703_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_6_6_n_0),
        .O(\m_axis_tdata[6]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_69 
       (.I0(bram_bank1_reg_960_1023_6_6_n_0),
        .I1(bram_bank1_reg_896_959_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_6_6_n_0),
        .O(\m_axis_tdata[6]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_70 
       (.I0(bram_bank0_reg_3264_3327_6_6_n_0),
        .I1(bram_bank0_reg_3200_3263_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_6_6_n_0),
        .O(\m_axis_tdata[6]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_71 
       (.I0(bram_bank0_reg_3520_3583_6_6_n_0),
        .I1(bram_bank0_reg_3456_3519_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_6_6_n_0),
        .O(\m_axis_tdata[6]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_72 
       (.I0(bram_bank0_reg_3776_3839_6_6_n_0),
        .I1(bram_bank0_reg_3712_3775_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_6_6_n_0),
        .O(\m_axis_tdata[6]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_73 
       (.I0(bram_bank0_reg_4032_4095_6_6_n_0),
        .I1(bram_bank0_reg_3968_4031_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_6_6_n_0),
        .O(\m_axis_tdata[6]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_74 
       (.I0(bram_bank0_reg_2240_2303_6_6_n_0),
        .I1(bram_bank0_reg_2176_2239_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_6_6_n_0),
        .O(\m_axis_tdata[6]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_75 
       (.I0(bram_bank0_reg_2496_2559_6_6_n_0),
        .I1(bram_bank0_reg_2432_2495_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_6_6_n_0),
        .O(\m_axis_tdata[6]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_76 
       (.I0(bram_bank0_reg_2752_2815_6_6_n_0),
        .I1(bram_bank0_reg_2688_2751_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_6_6_n_0),
        .O(\m_axis_tdata[6]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_77 
       (.I0(bram_bank0_reg_3008_3071_6_6_n_0),
        .I1(bram_bank0_reg_2944_3007_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_6_6_n_0),
        .O(\m_axis_tdata[6]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_78 
       (.I0(bram_bank0_reg_1216_1279_6_6_n_0),
        .I1(bram_bank0_reg_1152_1215_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_6_6_n_0),
        .O(\m_axis_tdata[6]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_79 
       (.I0(bram_bank0_reg_1472_1535_6_6_n_0),
        .I1(bram_bank0_reg_1408_1471_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_6_6_n_0),
        .O(\m_axis_tdata[6]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_80 
       (.I0(bram_bank0_reg_1728_1791_6_6_n_0),
        .I1(bram_bank0_reg_1664_1727_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_6_6_n_0),
        .O(\m_axis_tdata[6]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_81 
       (.I0(bram_bank0_reg_1984_2047_6_6_n_0),
        .I1(bram_bank0_reg_1920_1983_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_6_6_n_0),
        .O(\m_axis_tdata[6]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_82 
       (.I0(bram_bank0_reg_192_255_6_6_n_0),
        .I1(bram_bank0_reg_128_191_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_6_6_n_0),
        .O(\m_axis_tdata[6]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_83 
       (.I0(bram_bank0_reg_448_511_6_6_n_0),
        .I1(bram_bank0_reg_384_447_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_6_6_n_0),
        .O(\m_axis_tdata[6]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_84 
       (.I0(bram_bank0_reg_704_767_6_6_n_0),
        .I1(bram_bank0_reg_640_703_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_6_6_n_0),
        .O(\m_axis_tdata[6]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_85 
       (.I0(bram_bank0_reg_960_1023_6_6_n_0),
        .I1(bram_bank0_reg_896_959_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_6_6_n_0),
        .O(\m_axis_tdata[6]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_86 
       (.I0(bram_bank3_reg_3264_3327_6_6_n_0),
        .I1(bram_bank3_reg_3200_3263_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_6_6_n_0),
        .O(\m_axis_tdata[6]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_87 
       (.I0(bram_bank3_reg_3520_3583_6_6_n_0),
        .I1(bram_bank3_reg_3456_3519_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_6_6_n_0),
        .O(\m_axis_tdata[6]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_88 
       (.I0(bram_bank3_reg_3776_3839_6_6_n_0),
        .I1(bram_bank3_reg_3712_3775_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_6_6_n_0),
        .O(\m_axis_tdata[6]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_89 
       (.I0(bram_bank3_reg_4032_4095_6_6_n_0),
        .I1(bram_bank3_reg_3968_4031_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_6_6_n_0),
        .O(\m_axis_tdata[6]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_90 
       (.I0(bram_bank3_reg_2240_2303_6_6_n_0),
        .I1(bram_bank3_reg_2176_2239_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_6_6_n_0),
        .O(\m_axis_tdata[6]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_91 
       (.I0(bram_bank3_reg_2496_2559_6_6_n_0),
        .I1(bram_bank3_reg_2432_2495_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_6_6_n_0),
        .O(\m_axis_tdata[6]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_92 
       (.I0(bram_bank3_reg_2752_2815_6_6_n_0),
        .I1(bram_bank3_reg_2688_2751_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_6_6_n_0),
        .O(\m_axis_tdata[6]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_93 
       (.I0(bram_bank3_reg_3008_3071_6_6_n_0),
        .I1(bram_bank3_reg_2944_3007_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_6_6_n_0),
        .O(\m_axis_tdata[6]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_94 
       (.I0(bram_bank3_reg_1216_1279_6_6_n_0),
        .I1(bram_bank3_reg_1152_1215_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_6_6_n_0),
        .O(\m_axis_tdata[6]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_95 
       (.I0(bram_bank3_reg_1472_1535_6_6_n_0),
        .I1(bram_bank3_reg_1408_1471_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_6_6_n_0),
        .O(\m_axis_tdata[6]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_96 
       (.I0(bram_bank3_reg_1728_1791_6_6_n_0),
        .I1(bram_bank3_reg_1664_1727_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_6_6_n_0),
        .O(\m_axis_tdata[6]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_97 
       (.I0(bram_bank3_reg_1984_2047_6_6_n_0),
        .I1(bram_bank3_reg_1920_1983_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_6_6_n_0),
        .O(\m_axis_tdata[6]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_98 
       (.I0(bram_bank3_reg_192_255_6_6_n_0),
        .I1(bram_bank3_reg_128_191_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_6_6_n_0),
        .O(\m_axis_tdata[6]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[6]_i_99 
       (.I0(bram_bank3_reg_448_511_6_6_n_0),
        .I1(bram_bank3_reg_384_447_6_6_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_6_6_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_6_6_n_0),
        .O(\m_axis_tdata[6]_i_99_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \m_axis_tdata[7]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(m_axis_tready),
        .I2(\state_reg_n_0_[1] ),
        .O(\m_axis_tdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_100 
       (.I0(bram_bank3_reg_448_511_7_7_n_0),
        .I1(bram_bank3_reg_384_447_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_320_383_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_256_319_7_7_n_0),
        .O(\m_axis_tdata[7]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_101 
       (.I0(bram_bank3_reg_704_767_7_7_n_0),
        .I1(bram_bank3_reg_640_703_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_576_639_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_512_575_7_7_n_0),
        .O(\m_axis_tdata[7]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_102 
       (.I0(bram_bank3_reg_960_1023_7_7_n_0),
        .I1(bram_bank3_reg_896_959_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_832_895_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_768_831_7_7_n_0),
        .O(\m_axis_tdata[7]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_103 
       (.I0(bram_bank2_reg_3264_3327_7_7_n_0),
        .I1(bram_bank2_reg_3200_3263_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3136_3199_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3072_3135_7_7_n_0),
        .O(\m_axis_tdata[7]_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_104 
       (.I0(bram_bank2_reg_3520_3583_7_7_n_0),
        .I1(bram_bank2_reg_3456_3519_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3392_3455_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3328_3391_7_7_n_0),
        .O(\m_axis_tdata[7]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_105 
       (.I0(bram_bank2_reg_3776_3839_7_7_n_0),
        .I1(bram_bank2_reg_3712_3775_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3648_3711_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3584_3647_7_7_n_0),
        .O(\m_axis_tdata[7]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_106 
       (.I0(bram_bank2_reg_4032_4095_7_7_n_0),
        .I1(bram_bank2_reg_3968_4031_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_3904_3967_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_3840_3903_7_7_n_0),
        .O(\m_axis_tdata[7]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_107 
       (.I0(bram_bank2_reg_2240_2303_7_7_n_0),
        .I1(bram_bank2_reg_2176_2239_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2112_2175_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2048_2111_7_7_n_0),
        .O(\m_axis_tdata[7]_i_107_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_108 
       (.I0(bram_bank2_reg_2496_2559_7_7_n_0),
        .I1(bram_bank2_reg_2432_2495_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2368_2431_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2304_2367_7_7_n_0),
        .O(\m_axis_tdata[7]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_109 
       (.I0(bram_bank2_reg_2752_2815_7_7_n_0),
        .I1(bram_bank2_reg_2688_2751_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2624_2687_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2560_2623_7_7_n_0),
        .O(\m_axis_tdata[7]_i_109_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_110 
       (.I0(bram_bank2_reg_3008_3071_7_7_n_0),
        .I1(bram_bank2_reg_2944_3007_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_2880_2943_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_2816_2879_7_7_n_0),
        .O(\m_axis_tdata[7]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_111 
       (.I0(bram_bank2_reg_1216_1279_7_7_n_0),
        .I1(bram_bank2_reg_1152_1215_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1088_1151_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1024_1087_7_7_n_0),
        .O(\m_axis_tdata[7]_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_112 
       (.I0(bram_bank2_reg_1472_1535_7_7_n_0),
        .I1(bram_bank2_reg_1408_1471_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1344_1407_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1280_1343_7_7_n_0),
        .O(\m_axis_tdata[7]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_113 
       (.I0(bram_bank2_reg_1728_1791_7_7_n_0),
        .I1(bram_bank2_reg_1664_1727_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1600_1663_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1536_1599_7_7_n_0),
        .O(\m_axis_tdata[7]_i_113_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_114 
       (.I0(bram_bank2_reg_1984_2047_7_7_n_0),
        .I1(bram_bank2_reg_1920_1983_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_1856_1919_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_1792_1855_7_7_n_0),
        .O(\m_axis_tdata[7]_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_115 
       (.I0(bram_bank2_reg_192_255_7_7_n_0),
        .I1(bram_bank2_reg_128_191_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_64_127_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_0_63_7_7_n_0),
        .O(\m_axis_tdata[7]_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_116 
       (.I0(bram_bank2_reg_448_511_7_7_n_0),
        .I1(bram_bank2_reg_384_447_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_320_383_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_256_319_7_7_n_0),
        .O(\m_axis_tdata[7]_i_116_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_117 
       (.I0(bram_bank2_reg_704_767_7_7_n_0),
        .I1(bram_bank2_reg_640_703_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_576_639_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_512_575_7_7_n_0),
        .O(\m_axis_tdata[7]_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_118 
       (.I0(bram_bank2_reg_960_1023_7_7_n_0),
        .I1(bram_bank2_reg_896_959_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank2_reg_832_895_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank2_reg_768_831_7_7_n_0),
        .O(\m_axis_tdata[7]_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \m_axis_tdata[7]_i_2 
       (.I0(\m_axis_tdata[7]_i_3_n_0 ),
        .I1(read_data_reg0[7]),
        .I2(\m_axis_tdata[7]_i_5_n_0 ),
        .I3(\_inferred__4/i__carry__6_n_4 ),
        .I4(\_inferred__4/i__carry__6_n_5 ),
        .I5(\m_axis_tdata[7]_i_6_n_0 ),
        .O(read_data_reg[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_3 
       (.I0(\m_axis_tdata_reg[7]_i_7_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_8_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[7]_i_9_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[7]_i_10_n_0 ),
        .O(\m_axis_tdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_4 
       (.I0(\m_axis_tdata_reg[7]_i_11_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_12_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[7]_i_13_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[7]_i_14_n_0 ),
        .O(read_data_reg0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_5 
       (.I0(\m_axis_tdata_reg[7]_i_15_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_16_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[7]_i_17_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[7]_i_18_n_0 ),
        .O(\m_axis_tdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_55 
       (.I0(bram_bank1_reg_3264_3327_7_7_n_0),
        .I1(bram_bank1_reg_3200_3263_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3136_3199_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3072_3135_7_7_n_0),
        .O(\m_axis_tdata[7]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_56 
       (.I0(bram_bank1_reg_3520_3583_7_7_n_0),
        .I1(bram_bank1_reg_3456_3519_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3392_3455_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3328_3391_7_7_n_0),
        .O(\m_axis_tdata[7]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_57 
       (.I0(bram_bank1_reg_3776_3839_7_7_n_0),
        .I1(bram_bank1_reg_3712_3775_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3648_3711_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3584_3647_7_7_n_0),
        .O(\m_axis_tdata[7]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_58 
       (.I0(bram_bank1_reg_4032_4095_7_7_n_0),
        .I1(bram_bank1_reg_3968_4031_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_3904_3967_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_3840_3903_7_7_n_0),
        .O(\m_axis_tdata[7]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_59 
       (.I0(bram_bank1_reg_2240_2303_7_7_n_0),
        .I1(bram_bank1_reg_2176_2239_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2112_2175_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2048_2111_7_7_n_0),
        .O(\m_axis_tdata[7]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_6 
       (.I0(\m_axis_tdata_reg[7]_i_19_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_20_n_0 ),
        .I2(\_inferred__4/i__carry__1_n_4 ),
        .I3(\m_axis_tdata_reg[7]_i_21_n_0 ),
        .I4(\_inferred__4/i__carry__1_n_5 ),
        .I5(\m_axis_tdata_reg[7]_i_22_n_0 ),
        .O(\m_axis_tdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_60 
       (.I0(bram_bank1_reg_2496_2559_7_7_n_0),
        .I1(bram_bank1_reg_2432_2495_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2368_2431_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2304_2367_7_7_n_0),
        .O(\m_axis_tdata[7]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_61 
       (.I0(bram_bank1_reg_2752_2815_7_7_n_0),
        .I1(bram_bank1_reg_2688_2751_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2624_2687_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2560_2623_7_7_n_0),
        .O(\m_axis_tdata[7]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_62 
       (.I0(bram_bank1_reg_3008_3071_7_7_n_0),
        .I1(bram_bank1_reg_2944_3007_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_2880_2943_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_2816_2879_7_7_n_0),
        .O(\m_axis_tdata[7]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_63 
       (.I0(bram_bank1_reg_1216_1279_7_7_n_0),
        .I1(bram_bank1_reg_1152_1215_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1088_1151_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1024_1087_7_7_n_0),
        .O(\m_axis_tdata[7]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_64 
       (.I0(bram_bank1_reg_1472_1535_7_7_n_0),
        .I1(bram_bank1_reg_1408_1471_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1344_1407_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1280_1343_7_7_n_0),
        .O(\m_axis_tdata[7]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_65 
       (.I0(bram_bank1_reg_1728_1791_7_7_n_0),
        .I1(bram_bank1_reg_1664_1727_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1600_1663_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1536_1599_7_7_n_0),
        .O(\m_axis_tdata[7]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_66 
       (.I0(bram_bank1_reg_1984_2047_7_7_n_0),
        .I1(bram_bank1_reg_1920_1983_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_1856_1919_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_1792_1855_7_7_n_0),
        .O(\m_axis_tdata[7]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_67 
       (.I0(bram_bank1_reg_192_255_7_7_n_0),
        .I1(bram_bank1_reg_128_191_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_64_127_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_0_63_7_7_n_0),
        .O(\m_axis_tdata[7]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_68 
       (.I0(bram_bank1_reg_448_511_7_7_n_0),
        .I1(bram_bank1_reg_384_447_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_320_383_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_256_319_7_7_n_0),
        .O(\m_axis_tdata[7]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_69 
       (.I0(bram_bank1_reg_704_767_7_7_n_0),
        .I1(bram_bank1_reg_640_703_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_576_639_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_512_575_7_7_n_0),
        .O(\m_axis_tdata[7]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_70 
       (.I0(bram_bank1_reg_960_1023_7_7_n_0),
        .I1(bram_bank1_reg_896_959_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank1_reg_832_895_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank1_reg_768_831_7_7_n_0),
        .O(\m_axis_tdata[7]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_71 
       (.I0(bram_bank0_reg_3264_3327_7_7_n_0),
        .I1(bram_bank0_reg_3200_3263_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3136_3199_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3072_3135_7_7_n_0),
        .O(\m_axis_tdata[7]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_72 
       (.I0(bram_bank0_reg_3520_3583_7_7_n_0),
        .I1(bram_bank0_reg_3456_3519_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3392_3455_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3328_3391_7_7_n_0),
        .O(\m_axis_tdata[7]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_73 
       (.I0(bram_bank0_reg_3776_3839_7_7_n_0),
        .I1(bram_bank0_reg_3712_3775_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3648_3711_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3584_3647_7_7_n_0),
        .O(\m_axis_tdata[7]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_74 
       (.I0(bram_bank0_reg_4032_4095_7_7_n_0),
        .I1(bram_bank0_reg_3968_4031_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_3904_3967_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_3840_3903_7_7_n_0),
        .O(\m_axis_tdata[7]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_75 
       (.I0(bram_bank0_reg_2240_2303_7_7_n_0),
        .I1(bram_bank0_reg_2176_2239_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2112_2175_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2048_2111_7_7_n_0),
        .O(\m_axis_tdata[7]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_76 
       (.I0(bram_bank0_reg_2496_2559_7_7_n_0),
        .I1(bram_bank0_reg_2432_2495_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2368_2431_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2304_2367_7_7_n_0),
        .O(\m_axis_tdata[7]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_77 
       (.I0(bram_bank0_reg_2752_2815_7_7_n_0),
        .I1(bram_bank0_reg_2688_2751_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2624_2687_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2560_2623_7_7_n_0),
        .O(\m_axis_tdata[7]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_78 
       (.I0(bram_bank0_reg_3008_3071_7_7_n_0),
        .I1(bram_bank0_reg_2944_3007_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_2880_2943_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_2816_2879_7_7_n_0),
        .O(\m_axis_tdata[7]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_79 
       (.I0(bram_bank0_reg_1216_1279_7_7_n_0),
        .I1(bram_bank0_reg_1152_1215_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1088_1151_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1024_1087_7_7_n_0),
        .O(\m_axis_tdata[7]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_80 
       (.I0(bram_bank0_reg_1472_1535_7_7_n_0),
        .I1(bram_bank0_reg_1408_1471_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1344_1407_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1280_1343_7_7_n_0),
        .O(\m_axis_tdata[7]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_81 
       (.I0(bram_bank0_reg_1728_1791_7_7_n_0),
        .I1(bram_bank0_reg_1664_1727_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1600_1663_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1536_1599_7_7_n_0),
        .O(\m_axis_tdata[7]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_82 
       (.I0(bram_bank0_reg_1984_2047_7_7_n_0),
        .I1(bram_bank0_reg_1920_1983_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_1856_1919_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_1792_1855_7_7_n_0),
        .O(\m_axis_tdata[7]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_83 
       (.I0(bram_bank0_reg_192_255_7_7_n_0),
        .I1(bram_bank0_reg_128_191_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_64_127_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_0_63_7_7_n_0),
        .O(\m_axis_tdata[7]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_84 
       (.I0(bram_bank0_reg_448_511_7_7_n_0),
        .I1(bram_bank0_reg_384_447_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_320_383_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_256_319_7_7_n_0),
        .O(\m_axis_tdata[7]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_85 
       (.I0(bram_bank0_reg_704_767_7_7_n_0),
        .I1(bram_bank0_reg_640_703_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_576_639_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_512_575_7_7_n_0),
        .O(\m_axis_tdata[7]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_86 
       (.I0(bram_bank0_reg_960_1023_7_7_n_0),
        .I1(bram_bank0_reg_896_959_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank0_reg_832_895_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank0_reg_768_831_7_7_n_0),
        .O(\m_axis_tdata[7]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_87 
       (.I0(bram_bank3_reg_3264_3327_7_7_n_0),
        .I1(bram_bank3_reg_3200_3263_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3136_3199_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3072_3135_7_7_n_0),
        .O(\m_axis_tdata[7]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_88 
       (.I0(bram_bank3_reg_3520_3583_7_7_n_0),
        .I1(bram_bank3_reg_3456_3519_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3392_3455_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3328_3391_7_7_n_0),
        .O(\m_axis_tdata[7]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_89 
       (.I0(bram_bank3_reg_3776_3839_7_7_n_0),
        .I1(bram_bank3_reg_3712_3775_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3648_3711_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3584_3647_7_7_n_0),
        .O(\m_axis_tdata[7]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_90 
       (.I0(bram_bank3_reg_4032_4095_7_7_n_0),
        .I1(bram_bank3_reg_3968_4031_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_3904_3967_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_3840_3903_7_7_n_0),
        .O(\m_axis_tdata[7]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_91 
       (.I0(bram_bank3_reg_2240_2303_7_7_n_0),
        .I1(bram_bank3_reg_2176_2239_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2112_2175_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2048_2111_7_7_n_0),
        .O(\m_axis_tdata[7]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_92 
       (.I0(bram_bank3_reg_2496_2559_7_7_n_0),
        .I1(bram_bank3_reg_2432_2495_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2368_2431_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2304_2367_7_7_n_0),
        .O(\m_axis_tdata[7]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_93 
       (.I0(bram_bank3_reg_2752_2815_7_7_n_0),
        .I1(bram_bank3_reg_2688_2751_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2624_2687_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2560_2623_7_7_n_0),
        .O(\m_axis_tdata[7]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_94 
       (.I0(bram_bank3_reg_3008_3071_7_7_n_0),
        .I1(bram_bank3_reg_2944_3007_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_2880_2943_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_2816_2879_7_7_n_0),
        .O(\m_axis_tdata[7]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_95 
       (.I0(bram_bank3_reg_1216_1279_7_7_n_0),
        .I1(bram_bank3_reg_1152_1215_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1088_1151_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1024_1087_7_7_n_0),
        .O(\m_axis_tdata[7]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_96 
       (.I0(bram_bank3_reg_1472_1535_7_7_n_0),
        .I1(bram_bank3_reg_1408_1471_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1344_1407_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1280_1343_7_7_n_0),
        .O(\m_axis_tdata[7]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_97 
       (.I0(bram_bank3_reg_1728_1791_7_7_n_0),
        .I1(bram_bank3_reg_1664_1727_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1600_1663_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1536_1599_7_7_n_0),
        .O(\m_axis_tdata[7]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_98 
       (.I0(bram_bank3_reg_1984_2047_7_7_n_0),
        .I1(bram_bank3_reg_1920_1983_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_1856_1919_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_1792_1855_7_7_n_0),
        .O(\m_axis_tdata[7]_i_98_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_tdata[7]_i_99 
       (.I0(bram_bank3_reg_192_255_7_7_n_0),
        .I1(bram_bank3_reg_128_191_7_7_n_0),
        .I2(\_inferred__4/i__carry__0_n_4 ),
        .I3(bram_bank3_reg_64_127_7_7_n_0),
        .I4(\_inferred__4/i__carry__0_n_5 ),
        .I5(bram_bank3_reg_0_63_7_7_n_0),
        .O(\m_axis_tdata[7]_i_99_n_0 ));
  FDCE \m_axis_tdata_reg[0] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[0]),
        .Q(m_axis_tdata[0]));
  MUXF8 \m_axis_tdata_reg[0]_i_10 
       (.I0(\m_axis_tdata_reg[0]_i_30_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_11 
       (.I0(\m_axis_tdata_reg[0]_i_32_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_12 
       (.I0(\m_axis_tdata_reg[0]_i_34_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_13 
       (.I0(\m_axis_tdata_reg[0]_i_36_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_14 
       (.I0(\m_axis_tdata_reg[0]_i_38_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_15 
       (.I0(\m_axis_tdata_reg[0]_i_40_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_16 
       (.I0(\m_axis_tdata_reg[0]_i_42_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_17 
       (.I0(\m_axis_tdata_reg[0]_i_44_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_18 
       (.I0(\m_axis_tdata_reg[0]_i_46_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_47_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_19 
       (.I0(\m_axis_tdata_reg[0]_i_48_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_49_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_20 
       (.I0(\m_axis_tdata_reg[0]_i_50_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_51_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_21 
       (.I0(\m_axis_tdata_reg[0]_i_52_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_53_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[0]_i_22 
       (.I0(\m_axis_tdata[0]_i_54_n_0 ),
        .I1(\m_axis_tdata[0]_i_55_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_23 
       (.I0(\m_axis_tdata[0]_i_56_n_0 ),
        .I1(\m_axis_tdata[0]_i_57_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_24 
       (.I0(\m_axis_tdata[0]_i_58_n_0 ),
        .I1(\m_axis_tdata[0]_i_59_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_25 
       (.I0(\m_axis_tdata[0]_i_60_n_0 ),
        .I1(\m_axis_tdata[0]_i_61_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_26 
       (.I0(\m_axis_tdata[0]_i_62_n_0 ),
        .I1(\m_axis_tdata[0]_i_63_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_27 
       (.I0(\m_axis_tdata[0]_i_64_n_0 ),
        .I1(\m_axis_tdata[0]_i_65_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_28 
       (.I0(\m_axis_tdata[0]_i_66_n_0 ),
        .I1(\m_axis_tdata[0]_i_67_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_29 
       (.I0(\m_axis_tdata[0]_i_68_n_0 ),
        .I1(\m_axis_tdata[0]_i_69_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_30 
       (.I0(\m_axis_tdata[0]_i_70_n_0 ),
        .I1(\m_axis_tdata[0]_i_71_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_31 
       (.I0(\m_axis_tdata[0]_i_72_n_0 ),
        .I1(\m_axis_tdata[0]_i_73_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_32 
       (.I0(\m_axis_tdata[0]_i_74_n_0 ),
        .I1(\m_axis_tdata[0]_i_75_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_33 
       (.I0(\m_axis_tdata[0]_i_76_n_0 ),
        .I1(\m_axis_tdata[0]_i_77_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_34 
       (.I0(\m_axis_tdata[0]_i_78_n_0 ),
        .I1(\m_axis_tdata[0]_i_79_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_35 
       (.I0(\m_axis_tdata[0]_i_80_n_0 ),
        .I1(\m_axis_tdata[0]_i_81_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_36 
       (.I0(\m_axis_tdata[0]_i_82_n_0 ),
        .I1(\m_axis_tdata[0]_i_83_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_37 
       (.I0(\m_axis_tdata[0]_i_84_n_0 ),
        .I1(\m_axis_tdata[0]_i_85_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_38 
       (.I0(\m_axis_tdata[0]_i_86_n_0 ),
        .I1(\m_axis_tdata[0]_i_87_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_39 
       (.I0(\m_axis_tdata[0]_i_88_n_0 ),
        .I1(\m_axis_tdata[0]_i_89_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_40 
       (.I0(\m_axis_tdata[0]_i_90_n_0 ),
        .I1(\m_axis_tdata[0]_i_91_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_41 
       (.I0(\m_axis_tdata[0]_i_92_n_0 ),
        .I1(\m_axis_tdata[0]_i_93_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_42 
       (.I0(\m_axis_tdata[0]_i_94_n_0 ),
        .I1(\m_axis_tdata[0]_i_95_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_43 
       (.I0(\m_axis_tdata[0]_i_96_n_0 ),
        .I1(\m_axis_tdata[0]_i_97_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_44 
       (.I0(\m_axis_tdata[0]_i_98_n_0 ),
        .I1(\m_axis_tdata[0]_i_99_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_45 
       (.I0(\m_axis_tdata[0]_i_100_n_0 ),
        .I1(\m_axis_tdata[0]_i_101_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_46 
       (.I0(\m_axis_tdata[0]_i_102_n_0 ),
        .I1(\m_axis_tdata[0]_i_103_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_47 
       (.I0(\m_axis_tdata[0]_i_104_n_0 ),
        .I1(\m_axis_tdata[0]_i_105_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_48 
       (.I0(\m_axis_tdata[0]_i_106_n_0 ),
        .I1(\m_axis_tdata[0]_i_107_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_49 
       (.I0(\m_axis_tdata[0]_i_108_n_0 ),
        .I1(\m_axis_tdata[0]_i_109_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_50 
       (.I0(\m_axis_tdata[0]_i_110_n_0 ),
        .I1(\m_axis_tdata[0]_i_111_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_51 
       (.I0(\m_axis_tdata[0]_i_112_n_0 ),
        .I1(\m_axis_tdata[0]_i_113_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_52 
       (.I0(\m_axis_tdata[0]_i_114_n_0 ),
        .I1(\m_axis_tdata[0]_i_115_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[0]_i_53 
       (.I0(\m_axis_tdata[0]_i_116_n_0 ),
        .I1(\m_axis_tdata[0]_i_117_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[0]_i_6 
       (.I0(\m_axis_tdata_reg[0]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_6_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_7 
       (.I0(\m_axis_tdata_reg[0]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_8 
       (.I0(\m_axis_tdata_reg[0]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[0]_i_9 
       (.I0(\m_axis_tdata_reg[0]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[0]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[0]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  FDCE \m_axis_tdata_reg[1] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[1]),
        .Q(m_axis_tdata[1]));
  MUXF8 \m_axis_tdata_reg[1]_i_10 
       (.I0(\m_axis_tdata_reg[1]_i_30_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_11 
       (.I0(\m_axis_tdata_reg[1]_i_32_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_12 
       (.I0(\m_axis_tdata_reg[1]_i_34_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_13 
       (.I0(\m_axis_tdata_reg[1]_i_36_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_14 
       (.I0(\m_axis_tdata_reg[1]_i_38_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_15 
       (.I0(\m_axis_tdata_reg[1]_i_40_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_16 
       (.I0(\m_axis_tdata_reg[1]_i_42_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_17 
       (.I0(\m_axis_tdata_reg[1]_i_44_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_18 
       (.I0(\m_axis_tdata_reg[1]_i_46_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_47_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_19 
       (.I0(\m_axis_tdata_reg[1]_i_48_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_49_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_20 
       (.I0(\m_axis_tdata_reg[1]_i_50_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_51_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_21 
       (.I0(\m_axis_tdata_reg[1]_i_52_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_53_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[1]_i_22 
       (.I0(\m_axis_tdata[1]_i_54_n_0 ),
        .I1(\m_axis_tdata[1]_i_55_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_23 
       (.I0(\m_axis_tdata[1]_i_56_n_0 ),
        .I1(\m_axis_tdata[1]_i_57_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_24 
       (.I0(\m_axis_tdata[1]_i_58_n_0 ),
        .I1(\m_axis_tdata[1]_i_59_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_25 
       (.I0(\m_axis_tdata[1]_i_60_n_0 ),
        .I1(\m_axis_tdata[1]_i_61_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_26 
       (.I0(\m_axis_tdata[1]_i_62_n_0 ),
        .I1(\m_axis_tdata[1]_i_63_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_27 
       (.I0(\m_axis_tdata[1]_i_64_n_0 ),
        .I1(\m_axis_tdata[1]_i_65_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_28 
       (.I0(\m_axis_tdata[1]_i_66_n_0 ),
        .I1(\m_axis_tdata[1]_i_67_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_29 
       (.I0(\m_axis_tdata[1]_i_68_n_0 ),
        .I1(\m_axis_tdata[1]_i_69_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_30 
       (.I0(\m_axis_tdata[1]_i_70_n_0 ),
        .I1(\m_axis_tdata[1]_i_71_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_31 
       (.I0(\m_axis_tdata[1]_i_72_n_0 ),
        .I1(\m_axis_tdata[1]_i_73_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_32 
       (.I0(\m_axis_tdata[1]_i_74_n_0 ),
        .I1(\m_axis_tdata[1]_i_75_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_33 
       (.I0(\m_axis_tdata[1]_i_76_n_0 ),
        .I1(\m_axis_tdata[1]_i_77_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_34 
       (.I0(\m_axis_tdata[1]_i_78_n_0 ),
        .I1(\m_axis_tdata[1]_i_79_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_35 
       (.I0(\m_axis_tdata[1]_i_80_n_0 ),
        .I1(\m_axis_tdata[1]_i_81_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_36 
       (.I0(\m_axis_tdata[1]_i_82_n_0 ),
        .I1(\m_axis_tdata[1]_i_83_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_37 
       (.I0(\m_axis_tdata[1]_i_84_n_0 ),
        .I1(\m_axis_tdata[1]_i_85_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_38 
       (.I0(\m_axis_tdata[1]_i_86_n_0 ),
        .I1(\m_axis_tdata[1]_i_87_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_39 
       (.I0(\m_axis_tdata[1]_i_88_n_0 ),
        .I1(\m_axis_tdata[1]_i_89_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_40 
       (.I0(\m_axis_tdata[1]_i_90_n_0 ),
        .I1(\m_axis_tdata[1]_i_91_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_41 
       (.I0(\m_axis_tdata[1]_i_92_n_0 ),
        .I1(\m_axis_tdata[1]_i_93_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_42 
       (.I0(\m_axis_tdata[1]_i_94_n_0 ),
        .I1(\m_axis_tdata[1]_i_95_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_43 
       (.I0(\m_axis_tdata[1]_i_96_n_0 ),
        .I1(\m_axis_tdata[1]_i_97_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_44 
       (.I0(\m_axis_tdata[1]_i_98_n_0 ),
        .I1(\m_axis_tdata[1]_i_99_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_45 
       (.I0(\m_axis_tdata[1]_i_100_n_0 ),
        .I1(\m_axis_tdata[1]_i_101_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_46 
       (.I0(\m_axis_tdata[1]_i_102_n_0 ),
        .I1(\m_axis_tdata[1]_i_103_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_47 
       (.I0(\m_axis_tdata[1]_i_104_n_0 ),
        .I1(\m_axis_tdata[1]_i_105_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_48 
       (.I0(\m_axis_tdata[1]_i_106_n_0 ),
        .I1(\m_axis_tdata[1]_i_107_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_49 
       (.I0(\m_axis_tdata[1]_i_108_n_0 ),
        .I1(\m_axis_tdata[1]_i_109_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_50 
       (.I0(\m_axis_tdata[1]_i_110_n_0 ),
        .I1(\m_axis_tdata[1]_i_111_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_51 
       (.I0(\m_axis_tdata[1]_i_112_n_0 ),
        .I1(\m_axis_tdata[1]_i_113_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_52 
       (.I0(\m_axis_tdata[1]_i_114_n_0 ),
        .I1(\m_axis_tdata[1]_i_115_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[1]_i_53 
       (.I0(\m_axis_tdata[1]_i_116_n_0 ),
        .I1(\m_axis_tdata[1]_i_117_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[1]_i_6 
       (.I0(\m_axis_tdata_reg[1]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_6_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_7 
       (.I0(\m_axis_tdata_reg[1]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_8 
       (.I0(\m_axis_tdata_reg[1]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[1]_i_9 
       (.I0(\m_axis_tdata_reg[1]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[1]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[1]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  FDCE \m_axis_tdata_reg[2] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[2]),
        .Q(m_axis_tdata[2]));
  MUXF8 \m_axis_tdata_reg[2]_i_10 
       (.I0(\m_axis_tdata_reg[2]_i_30_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_11 
       (.I0(\m_axis_tdata_reg[2]_i_32_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_12 
       (.I0(\m_axis_tdata_reg[2]_i_34_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_13 
       (.I0(\m_axis_tdata_reg[2]_i_36_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_14 
       (.I0(\m_axis_tdata_reg[2]_i_38_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_15 
       (.I0(\m_axis_tdata_reg[2]_i_40_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_16 
       (.I0(\m_axis_tdata_reg[2]_i_42_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_17 
       (.I0(\m_axis_tdata_reg[2]_i_44_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_18 
       (.I0(\m_axis_tdata_reg[2]_i_46_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_47_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_19 
       (.I0(\m_axis_tdata_reg[2]_i_48_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_49_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_20 
       (.I0(\m_axis_tdata_reg[2]_i_50_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_51_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_21 
       (.I0(\m_axis_tdata_reg[2]_i_52_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_53_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[2]_i_22 
       (.I0(\m_axis_tdata[2]_i_54_n_0 ),
        .I1(\m_axis_tdata[2]_i_55_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_23 
       (.I0(\m_axis_tdata[2]_i_56_n_0 ),
        .I1(\m_axis_tdata[2]_i_57_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_24 
       (.I0(\m_axis_tdata[2]_i_58_n_0 ),
        .I1(\m_axis_tdata[2]_i_59_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_25 
       (.I0(\m_axis_tdata[2]_i_60_n_0 ),
        .I1(\m_axis_tdata[2]_i_61_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_26 
       (.I0(\m_axis_tdata[2]_i_62_n_0 ),
        .I1(\m_axis_tdata[2]_i_63_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_27 
       (.I0(\m_axis_tdata[2]_i_64_n_0 ),
        .I1(\m_axis_tdata[2]_i_65_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_28 
       (.I0(\m_axis_tdata[2]_i_66_n_0 ),
        .I1(\m_axis_tdata[2]_i_67_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_29 
       (.I0(\m_axis_tdata[2]_i_68_n_0 ),
        .I1(\m_axis_tdata[2]_i_69_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_30 
       (.I0(\m_axis_tdata[2]_i_70_n_0 ),
        .I1(\m_axis_tdata[2]_i_71_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_31 
       (.I0(\m_axis_tdata[2]_i_72_n_0 ),
        .I1(\m_axis_tdata[2]_i_73_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_32 
       (.I0(\m_axis_tdata[2]_i_74_n_0 ),
        .I1(\m_axis_tdata[2]_i_75_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_33 
       (.I0(\m_axis_tdata[2]_i_76_n_0 ),
        .I1(\m_axis_tdata[2]_i_77_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_34 
       (.I0(\m_axis_tdata[2]_i_78_n_0 ),
        .I1(\m_axis_tdata[2]_i_79_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_35 
       (.I0(\m_axis_tdata[2]_i_80_n_0 ),
        .I1(\m_axis_tdata[2]_i_81_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_36 
       (.I0(\m_axis_tdata[2]_i_82_n_0 ),
        .I1(\m_axis_tdata[2]_i_83_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_37 
       (.I0(\m_axis_tdata[2]_i_84_n_0 ),
        .I1(\m_axis_tdata[2]_i_85_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_38 
       (.I0(\m_axis_tdata[2]_i_86_n_0 ),
        .I1(\m_axis_tdata[2]_i_87_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_39 
       (.I0(\m_axis_tdata[2]_i_88_n_0 ),
        .I1(\m_axis_tdata[2]_i_89_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_40 
       (.I0(\m_axis_tdata[2]_i_90_n_0 ),
        .I1(\m_axis_tdata[2]_i_91_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_41 
       (.I0(\m_axis_tdata[2]_i_92_n_0 ),
        .I1(\m_axis_tdata[2]_i_93_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_42 
       (.I0(\m_axis_tdata[2]_i_94_n_0 ),
        .I1(\m_axis_tdata[2]_i_95_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_43 
       (.I0(\m_axis_tdata[2]_i_96_n_0 ),
        .I1(\m_axis_tdata[2]_i_97_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_44 
       (.I0(\m_axis_tdata[2]_i_98_n_0 ),
        .I1(\m_axis_tdata[2]_i_99_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_45 
       (.I0(\m_axis_tdata[2]_i_100_n_0 ),
        .I1(\m_axis_tdata[2]_i_101_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_46 
       (.I0(\m_axis_tdata[2]_i_102_n_0 ),
        .I1(\m_axis_tdata[2]_i_103_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_47 
       (.I0(\m_axis_tdata[2]_i_104_n_0 ),
        .I1(\m_axis_tdata[2]_i_105_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_48 
       (.I0(\m_axis_tdata[2]_i_106_n_0 ),
        .I1(\m_axis_tdata[2]_i_107_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_49 
       (.I0(\m_axis_tdata[2]_i_108_n_0 ),
        .I1(\m_axis_tdata[2]_i_109_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_50 
       (.I0(\m_axis_tdata[2]_i_110_n_0 ),
        .I1(\m_axis_tdata[2]_i_111_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_51 
       (.I0(\m_axis_tdata[2]_i_112_n_0 ),
        .I1(\m_axis_tdata[2]_i_113_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_52 
       (.I0(\m_axis_tdata[2]_i_114_n_0 ),
        .I1(\m_axis_tdata[2]_i_115_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[2]_i_53 
       (.I0(\m_axis_tdata[2]_i_116_n_0 ),
        .I1(\m_axis_tdata[2]_i_117_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[2]_i_6 
       (.I0(\m_axis_tdata_reg[2]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_6_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_7 
       (.I0(\m_axis_tdata_reg[2]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_8 
       (.I0(\m_axis_tdata_reg[2]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[2]_i_9 
       (.I0(\m_axis_tdata_reg[2]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[2]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[2]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  FDCE \m_axis_tdata_reg[3] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[3]),
        .Q(m_axis_tdata[3]));
  MUXF8 \m_axis_tdata_reg[3]_i_10 
       (.I0(\m_axis_tdata_reg[3]_i_30_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_11 
       (.I0(\m_axis_tdata_reg[3]_i_32_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_12 
       (.I0(\m_axis_tdata_reg[3]_i_34_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_13 
       (.I0(\m_axis_tdata_reg[3]_i_36_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_14 
       (.I0(\m_axis_tdata_reg[3]_i_38_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_15 
       (.I0(\m_axis_tdata_reg[3]_i_40_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_16 
       (.I0(\m_axis_tdata_reg[3]_i_42_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_17 
       (.I0(\m_axis_tdata_reg[3]_i_44_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_18 
       (.I0(\m_axis_tdata_reg[3]_i_46_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_47_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_19 
       (.I0(\m_axis_tdata_reg[3]_i_48_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_49_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_20 
       (.I0(\m_axis_tdata_reg[3]_i_50_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_51_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_21 
       (.I0(\m_axis_tdata_reg[3]_i_52_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_53_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[3]_i_22 
       (.I0(\m_axis_tdata[3]_i_54_n_0 ),
        .I1(\m_axis_tdata[3]_i_55_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_23 
       (.I0(\m_axis_tdata[3]_i_56_n_0 ),
        .I1(\m_axis_tdata[3]_i_57_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_24 
       (.I0(\m_axis_tdata[3]_i_58_n_0 ),
        .I1(\m_axis_tdata[3]_i_59_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_25 
       (.I0(\m_axis_tdata[3]_i_60_n_0 ),
        .I1(\m_axis_tdata[3]_i_61_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_26 
       (.I0(\m_axis_tdata[3]_i_62_n_0 ),
        .I1(\m_axis_tdata[3]_i_63_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_27 
       (.I0(\m_axis_tdata[3]_i_64_n_0 ),
        .I1(\m_axis_tdata[3]_i_65_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_28 
       (.I0(\m_axis_tdata[3]_i_66_n_0 ),
        .I1(\m_axis_tdata[3]_i_67_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_29 
       (.I0(\m_axis_tdata[3]_i_68_n_0 ),
        .I1(\m_axis_tdata[3]_i_69_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_30 
       (.I0(\m_axis_tdata[3]_i_70_n_0 ),
        .I1(\m_axis_tdata[3]_i_71_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_31 
       (.I0(\m_axis_tdata[3]_i_72_n_0 ),
        .I1(\m_axis_tdata[3]_i_73_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_32 
       (.I0(\m_axis_tdata[3]_i_74_n_0 ),
        .I1(\m_axis_tdata[3]_i_75_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_33 
       (.I0(\m_axis_tdata[3]_i_76_n_0 ),
        .I1(\m_axis_tdata[3]_i_77_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_34 
       (.I0(\m_axis_tdata[3]_i_78_n_0 ),
        .I1(\m_axis_tdata[3]_i_79_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_35 
       (.I0(\m_axis_tdata[3]_i_80_n_0 ),
        .I1(\m_axis_tdata[3]_i_81_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_36 
       (.I0(\m_axis_tdata[3]_i_82_n_0 ),
        .I1(\m_axis_tdata[3]_i_83_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_37 
       (.I0(\m_axis_tdata[3]_i_84_n_0 ),
        .I1(\m_axis_tdata[3]_i_85_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_38 
       (.I0(\m_axis_tdata[3]_i_86_n_0 ),
        .I1(\m_axis_tdata[3]_i_87_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_39 
       (.I0(\m_axis_tdata[3]_i_88_n_0 ),
        .I1(\m_axis_tdata[3]_i_89_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_40 
       (.I0(\m_axis_tdata[3]_i_90_n_0 ),
        .I1(\m_axis_tdata[3]_i_91_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_41 
       (.I0(\m_axis_tdata[3]_i_92_n_0 ),
        .I1(\m_axis_tdata[3]_i_93_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_42 
       (.I0(\m_axis_tdata[3]_i_94_n_0 ),
        .I1(\m_axis_tdata[3]_i_95_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_43 
       (.I0(\m_axis_tdata[3]_i_96_n_0 ),
        .I1(\m_axis_tdata[3]_i_97_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_44 
       (.I0(\m_axis_tdata[3]_i_98_n_0 ),
        .I1(\m_axis_tdata[3]_i_99_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_45 
       (.I0(\m_axis_tdata[3]_i_100_n_0 ),
        .I1(\m_axis_tdata[3]_i_101_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_46 
       (.I0(\m_axis_tdata[3]_i_102_n_0 ),
        .I1(\m_axis_tdata[3]_i_103_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_47 
       (.I0(\m_axis_tdata[3]_i_104_n_0 ),
        .I1(\m_axis_tdata[3]_i_105_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_48 
       (.I0(\m_axis_tdata[3]_i_106_n_0 ),
        .I1(\m_axis_tdata[3]_i_107_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_49 
       (.I0(\m_axis_tdata[3]_i_108_n_0 ),
        .I1(\m_axis_tdata[3]_i_109_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_50 
       (.I0(\m_axis_tdata[3]_i_110_n_0 ),
        .I1(\m_axis_tdata[3]_i_111_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_51 
       (.I0(\m_axis_tdata[3]_i_112_n_0 ),
        .I1(\m_axis_tdata[3]_i_113_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_52 
       (.I0(\m_axis_tdata[3]_i_114_n_0 ),
        .I1(\m_axis_tdata[3]_i_115_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[3]_i_53 
       (.I0(\m_axis_tdata[3]_i_116_n_0 ),
        .I1(\m_axis_tdata[3]_i_117_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[3]_i_6 
       (.I0(\m_axis_tdata_reg[3]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_6_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_7 
       (.I0(\m_axis_tdata_reg[3]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_8 
       (.I0(\m_axis_tdata_reg[3]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[3]_i_9 
       (.I0(\m_axis_tdata_reg[3]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[3]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[3]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  FDCE \m_axis_tdata_reg[4] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[4]),
        .Q(m_axis_tdata[4]));
  MUXF8 \m_axis_tdata_reg[4]_i_10 
       (.I0(\m_axis_tdata_reg[4]_i_30_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_11 
       (.I0(\m_axis_tdata_reg[4]_i_32_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_12 
       (.I0(\m_axis_tdata_reg[4]_i_34_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_13 
       (.I0(\m_axis_tdata_reg[4]_i_36_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_14 
       (.I0(\m_axis_tdata_reg[4]_i_38_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_15 
       (.I0(\m_axis_tdata_reg[4]_i_40_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_16 
       (.I0(\m_axis_tdata_reg[4]_i_42_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_17 
       (.I0(\m_axis_tdata_reg[4]_i_44_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_18 
       (.I0(\m_axis_tdata_reg[4]_i_46_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_47_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_19 
       (.I0(\m_axis_tdata_reg[4]_i_48_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_49_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_20 
       (.I0(\m_axis_tdata_reg[4]_i_50_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_51_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_21 
       (.I0(\m_axis_tdata_reg[4]_i_52_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_53_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[4]_i_22 
       (.I0(\m_axis_tdata[4]_i_54_n_0 ),
        .I1(\m_axis_tdata[4]_i_55_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_23 
       (.I0(\m_axis_tdata[4]_i_56_n_0 ),
        .I1(\m_axis_tdata[4]_i_57_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_24 
       (.I0(\m_axis_tdata[4]_i_58_n_0 ),
        .I1(\m_axis_tdata[4]_i_59_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_25 
       (.I0(\m_axis_tdata[4]_i_60_n_0 ),
        .I1(\m_axis_tdata[4]_i_61_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_26 
       (.I0(\m_axis_tdata[4]_i_62_n_0 ),
        .I1(\m_axis_tdata[4]_i_63_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_27 
       (.I0(\m_axis_tdata[4]_i_64_n_0 ),
        .I1(\m_axis_tdata[4]_i_65_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_28 
       (.I0(\m_axis_tdata[4]_i_66_n_0 ),
        .I1(\m_axis_tdata[4]_i_67_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_29 
       (.I0(\m_axis_tdata[4]_i_68_n_0 ),
        .I1(\m_axis_tdata[4]_i_69_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_30 
       (.I0(\m_axis_tdata[4]_i_70_n_0 ),
        .I1(\m_axis_tdata[4]_i_71_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_31 
       (.I0(\m_axis_tdata[4]_i_72_n_0 ),
        .I1(\m_axis_tdata[4]_i_73_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_32 
       (.I0(\m_axis_tdata[4]_i_74_n_0 ),
        .I1(\m_axis_tdata[4]_i_75_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_33 
       (.I0(\m_axis_tdata[4]_i_76_n_0 ),
        .I1(\m_axis_tdata[4]_i_77_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_34 
       (.I0(\m_axis_tdata[4]_i_78_n_0 ),
        .I1(\m_axis_tdata[4]_i_79_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_35 
       (.I0(\m_axis_tdata[4]_i_80_n_0 ),
        .I1(\m_axis_tdata[4]_i_81_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_36 
       (.I0(\m_axis_tdata[4]_i_82_n_0 ),
        .I1(\m_axis_tdata[4]_i_83_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_37 
       (.I0(\m_axis_tdata[4]_i_84_n_0 ),
        .I1(\m_axis_tdata[4]_i_85_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_38 
       (.I0(\m_axis_tdata[4]_i_86_n_0 ),
        .I1(\m_axis_tdata[4]_i_87_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_39 
       (.I0(\m_axis_tdata[4]_i_88_n_0 ),
        .I1(\m_axis_tdata[4]_i_89_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_40 
       (.I0(\m_axis_tdata[4]_i_90_n_0 ),
        .I1(\m_axis_tdata[4]_i_91_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_41 
       (.I0(\m_axis_tdata[4]_i_92_n_0 ),
        .I1(\m_axis_tdata[4]_i_93_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_42 
       (.I0(\m_axis_tdata[4]_i_94_n_0 ),
        .I1(\m_axis_tdata[4]_i_95_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_43 
       (.I0(\m_axis_tdata[4]_i_96_n_0 ),
        .I1(\m_axis_tdata[4]_i_97_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_44 
       (.I0(\m_axis_tdata[4]_i_98_n_0 ),
        .I1(\m_axis_tdata[4]_i_99_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_45 
       (.I0(\m_axis_tdata[4]_i_100_n_0 ),
        .I1(\m_axis_tdata[4]_i_101_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_46 
       (.I0(\m_axis_tdata[4]_i_102_n_0 ),
        .I1(\m_axis_tdata[4]_i_103_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_47 
       (.I0(\m_axis_tdata[4]_i_104_n_0 ),
        .I1(\m_axis_tdata[4]_i_105_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_48 
       (.I0(\m_axis_tdata[4]_i_106_n_0 ),
        .I1(\m_axis_tdata[4]_i_107_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_49 
       (.I0(\m_axis_tdata[4]_i_108_n_0 ),
        .I1(\m_axis_tdata[4]_i_109_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_50 
       (.I0(\m_axis_tdata[4]_i_110_n_0 ),
        .I1(\m_axis_tdata[4]_i_111_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_51 
       (.I0(\m_axis_tdata[4]_i_112_n_0 ),
        .I1(\m_axis_tdata[4]_i_113_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_52 
       (.I0(\m_axis_tdata[4]_i_114_n_0 ),
        .I1(\m_axis_tdata[4]_i_115_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[4]_i_53 
       (.I0(\m_axis_tdata[4]_i_116_n_0 ),
        .I1(\m_axis_tdata[4]_i_117_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[4]_i_6 
       (.I0(\m_axis_tdata_reg[4]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_6_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_7 
       (.I0(\m_axis_tdata_reg[4]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_8 
       (.I0(\m_axis_tdata_reg[4]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[4]_i_9 
       (.I0(\m_axis_tdata_reg[4]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[4]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[4]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  FDCE \m_axis_tdata_reg[5] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[5]),
        .Q(m_axis_tdata[5]));
  MUXF8 \m_axis_tdata_reg[5]_i_10 
       (.I0(\m_axis_tdata_reg[5]_i_30_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_11 
       (.I0(\m_axis_tdata_reg[5]_i_32_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_12 
       (.I0(\m_axis_tdata_reg[5]_i_34_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_13 
       (.I0(\m_axis_tdata_reg[5]_i_36_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_14 
       (.I0(\m_axis_tdata_reg[5]_i_38_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_15 
       (.I0(\m_axis_tdata_reg[5]_i_40_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_16 
       (.I0(\m_axis_tdata_reg[5]_i_42_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_17 
       (.I0(\m_axis_tdata_reg[5]_i_44_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_18 
       (.I0(\m_axis_tdata_reg[5]_i_46_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_47_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_19 
       (.I0(\m_axis_tdata_reg[5]_i_48_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_49_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_20 
       (.I0(\m_axis_tdata_reg[5]_i_50_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_51_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_21 
       (.I0(\m_axis_tdata_reg[5]_i_52_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_53_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[5]_i_22 
       (.I0(\m_axis_tdata[5]_i_54_n_0 ),
        .I1(\m_axis_tdata[5]_i_55_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_23 
       (.I0(\m_axis_tdata[5]_i_56_n_0 ),
        .I1(\m_axis_tdata[5]_i_57_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_24 
       (.I0(\m_axis_tdata[5]_i_58_n_0 ),
        .I1(\m_axis_tdata[5]_i_59_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_25 
       (.I0(\m_axis_tdata[5]_i_60_n_0 ),
        .I1(\m_axis_tdata[5]_i_61_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_26 
       (.I0(\m_axis_tdata[5]_i_62_n_0 ),
        .I1(\m_axis_tdata[5]_i_63_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_27 
       (.I0(\m_axis_tdata[5]_i_64_n_0 ),
        .I1(\m_axis_tdata[5]_i_65_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_28 
       (.I0(\m_axis_tdata[5]_i_66_n_0 ),
        .I1(\m_axis_tdata[5]_i_67_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_29 
       (.I0(\m_axis_tdata[5]_i_68_n_0 ),
        .I1(\m_axis_tdata[5]_i_69_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_30 
       (.I0(\m_axis_tdata[5]_i_70_n_0 ),
        .I1(\m_axis_tdata[5]_i_71_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_31 
       (.I0(\m_axis_tdata[5]_i_72_n_0 ),
        .I1(\m_axis_tdata[5]_i_73_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_32 
       (.I0(\m_axis_tdata[5]_i_74_n_0 ),
        .I1(\m_axis_tdata[5]_i_75_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_33 
       (.I0(\m_axis_tdata[5]_i_76_n_0 ),
        .I1(\m_axis_tdata[5]_i_77_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_34 
       (.I0(\m_axis_tdata[5]_i_78_n_0 ),
        .I1(\m_axis_tdata[5]_i_79_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_35 
       (.I0(\m_axis_tdata[5]_i_80_n_0 ),
        .I1(\m_axis_tdata[5]_i_81_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_36 
       (.I0(\m_axis_tdata[5]_i_82_n_0 ),
        .I1(\m_axis_tdata[5]_i_83_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_37 
       (.I0(\m_axis_tdata[5]_i_84_n_0 ),
        .I1(\m_axis_tdata[5]_i_85_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_38 
       (.I0(\m_axis_tdata[5]_i_86_n_0 ),
        .I1(\m_axis_tdata[5]_i_87_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_39 
       (.I0(\m_axis_tdata[5]_i_88_n_0 ),
        .I1(\m_axis_tdata[5]_i_89_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_40 
       (.I0(\m_axis_tdata[5]_i_90_n_0 ),
        .I1(\m_axis_tdata[5]_i_91_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_41 
       (.I0(\m_axis_tdata[5]_i_92_n_0 ),
        .I1(\m_axis_tdata[5]_i_93_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_42 
       (.I0(\m_axis_tdata[5]_i_94_n_0 ),
        .I1(\m_axis_tdata[5]_i_95_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_43 
       (.I0(\m_axis_tdata[5]_i_96_n_0 ),
        .I1(\m_axis_tdata[5]_i_97_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_44 
       (.I0(\m_axis_tdata[5]_i_98_n_0 ),
        .I1(\m_axis_tdata[5]_i_99_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_45 
       (.I0(\m_axis_tdata[5]_i_100_n_0 ),
        .I1(\m_axis_tdata[5]_i_101_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_46 
       (.I0(\m_axis_tdata[5]_i_102_n_0 ),
        .I1(\m_axis_tdata[5]_i_103_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_47 
       (.I0(\m_axis_tdata[5]_i_104_n_0 ),
        .I1(\m_axis_tdata[5]_i_105_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_48 
       (.I0(\m_axis_tdata[5]_i_106_n_0 ),
        .I1(\m_axis_tdata[5]_i_107_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_49 
       (.I0(\m_axis_tdata[5]_i_108_n_0 ),
        .I1(\m_axis_tdata[5]_i_109_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_50 
       (.I0(\m_axis_tdata[5]_i_110_n_0 ),
        .I1(\m_axis_tdata[5]_i_111_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_51 
       (.I0(\m_axis_tdata[5]_i_112_n_0 ),
        .I1(\m_axis_tdata[5]_i_113_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_52 
       (.I0(\m_axis_tdata[5]_i_114_n_0 ),
        .I1(\m_axis_tdata[5]_i_115_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[5]_i_53 
       (.I0(\m_axis_tdata[5]_i_116_n_0 ),
        .I1(\m_axis_tdata[5]_i_117_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[5]_i_6 
       (.I0(\m_axis_tdata_reg[5]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_6_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_7 
       (.I0(\m_axis_tdata_reg[5]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_8 
       (.I0(\m_axis_tdata_reg[5]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[5]_i_9 
       (.I0(\m_axis_tdata_reg[5]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[5]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[5]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  FDCE \m_axis_tdata_reg[6] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[6]),
        .Q(m_axis_tdata[6]));
  MUXF8 \m_axis_tdata_reg[6]_i_10 
       (.I0(\m_axis_tdata_reg[6]_i_30_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_31_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_11 
       (.I0(\m_axis_tdata_reg[6]_i_32_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_33_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_12 
       (.I0(\m_axis_tdata_reg[6]_i_34_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_35_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_13 
       (.I0(\m_axis_tdata_reg[6]_i_36_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_37_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_14 
       (.I0(\m_axis_tdata_reg[6]_i_38_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_39_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_15 
       (.I0(\m_axis_tdata_reg[6]_i_40_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_41_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_16 
       (.I0(\m_axis_tdata_reg[6]_i_42_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_43_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_17 
       (.I0(\m_axis_tdata_reg[6]_i_44_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_45_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_18 
       (.I0(\m_axis_tdata_reg[6]_i_46_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_47_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_19 
       (.I0(\m_axis_tdata_reg[6]_i_48_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_49_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_20 
       (.I0(\m_axis_tdata_reg[6]_i_50_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_51_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_21 
       (.I0(\m_axis_tdata_reg[6]_i_52_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_53_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[6]_i_22 
       (.I0(\m_axis_tdata[6]_i_54_n_0 ),
        .I1(\m_axis_tdata[6]_i_55_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_23 
       (.I0(\m_axis_tdata[6]_i_56_n_0 ),
        .I1(\m_axis_tdata[6]_i_57_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_24 
       (.I0(\m_axis_tdata[6]_i_58_n_0 ),
        .I1(\m_axis_tdata[6]_i_59_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_25 
       (.I0(\m_axis_tdata[6]_i_60_n_0 ),
        .I1(\m_axis_tdata[6]_i_61_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_26 
       (.I0(\m_axis_tdata[6]_i_62_n_0 ),
        .I1(\m_axis_tdata[6]_i_63_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_27 
       (.I0(\m_axis_tdata[6]_i_64_n_0 ),
        .I1(\m_axis_tdata[6]_i_65_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_28 
       (.I0(\m_axis_tdata[6]_i_66_n_0 ),
        .I1(\m_axis_tdata[6]_i_67_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_29 
       (.I0(\m_axis_tdata[6]_i_68_n_0 ),
        .I1(\m_axis_tdata[6]_i_69_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_30 
       (.I0(\m_axis_tdata[6]_i_70_n_0 ),
        .I1(\m_axis_tdata[6]_i_71_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_31 
       (.I0(\m_axis_tdata[6]_i_72_n_0 ),
        .I1(\m_axis_tdata[6]_i_73_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_32 
       (.I0(\m_axis_tdata[6]_i_74_n_0 ),
        .I1(\m_axis_tdata[6]_i_75_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_33 
       (.I0(\m_axis_tdata[6]_i_76_n_0 ),
        .I1(\m_axis_tdata[6]_i_77_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_34 
       (.I0(\m_axis_tdata[6]_i_78_n_0 ),
        .I1(\m_axis_tdata[6]_i_79_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_35 
       (.I0(\m_axis_tdata[6]_i_80_n_0 ),
        .I1(\m_axis_tdata[6]_i_81_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_36 
       (.I0(\m_axis_tdata[6]_i_82_n_0 ),
        .I1(\m_axis_tdata[6]_i_83_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_37 
       (.I0(\m_axis_tdata[6]_i_84_n_0 ),
        .I1(\m_axis_tdata[6]_i_85_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_38 
       (.I0(\m_axis_tdata[6]_i_86_n_0 ),
        .I1(\m_axis_tdata[6]_i_87_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_39 
       (.I0(\m_axis_tdata[6]_i_88_n_0 ),
        .I1(\m_axis_tdata[6]_i_89_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_40 
       (.I0(\m_axis_tdata[6]_i_90_n_0 ),
        .I1(\m_axis_tdata[6]_i_91_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_41 
       (.I0(\m_axis_tdata[6]_i_92_n_0 ),
        .I1(\m_axis_tdata[6]_i_93_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_42 
       (.I0(\m_axis_tdata[6]_i_94_n_0 ),
        .I1(\m_axis_tdata[6]_i_95_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_43 
       (.I0(\m_axis_tdata[6]_i_96_n_0 ),
        .I1(\m_axis_tdata[6]_i_97_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_44 
       (.I0(\m_axis_tdata[6]_i_98_n_0 ),
        .I1(\m_axis_tdata[6]_i_99_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_45 
       (.I0(\m_axis_tdata[6]_i_100_n_0 ),
        .I1(\m_axis_tdata[6]_i_101_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_46 
       (.I0(\m_axis_tdata[6]_i_102_n_0 ),
        .I1(\m_axis_tdata[6]_i_103_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_47 
       (.I0(\m_axis_tdata[6]_i_104_n_0 ),
        .I1(\m_axis_tdata[6]_i_105_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_48 
       (.I0(\m_axis_tdata[6]_i_106_n_0 ),
        .I1(\m_axis_tdata[6]_i_107_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_49 
       (.I0(\m_axis_tdata[6]_i_108_n_0 ),
        .I1(\m_axis_tdata[6]_i_109_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_50 
       (.I0(\m_axis_tdata[6]_i_110_n_0 ),
        .I1(\m_axis_tdata[6]_i_111_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_51 
       (.I0(\m_axis_tdata[6]_i_112_n_0 ),
        .I1(\m_axis_tdata[6]_i_113_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_52 
       (.I0(\m_axis_tdata[6]_i_114_n_0 ),
        .I1(\m_axis_tdata[6]_i_115_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[6]_i_53 
       (.I0(\m_axis_tdata[6]_i_116_n_0 ),
        .I1(\m_axis_tdata[6]_i_117_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[6]_i_6 
       (.I0(\m_axis_tdata_reg[6]_i_22_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_23_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_6_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_7 
       (.I0(\m_axis_tdata_reg[6]_i_24_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_25_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_8 
       (.I0(\m_axis_tdata_reg[6]_i_26_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_27_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[6]_i_9 
       (.I0(\m_axis_tdata_reg[6]_i_28_n_0 ),
        .I1(\m_axis_tdata_reg[6]_i_29_n_0 ),
        .O(\m_axis_tdata_reg[6]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  FDCE \m_axis_tdata_reg[7] 
       (.C(aclk),
        .CE(\m_axis_tdata[7]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(read_data_reg[7]),
        .Q(m_axis_tdata[7]));
  MUXF8 \m_axis_tdata_reg[7]_i_10 
       (.I0(\m_axis_tdata_reg[7]_i_29_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_30_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_10_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_11 
       (.I0(\m_axis_tdata_reg[7]_i_31_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_32_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_11_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_12 
       (.I0(\m_axis_tdata_reg[7]_i_33_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_34_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_12_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_13 
       (.I0(\m_axis_tdata_reg[7]_i_35_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_36_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_13_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_14 
       (.I0(\m_axis_tdata_reg[7]_i_37_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_38_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_14_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_15 
       (.I0(\m_axis_tdata_reg[7]_i_39_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_40_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_15_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_16 
       (.I0(\m_axis_tdata_reg[7]_i_41_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_42_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_16_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_17 
       (.I0(\m_axis_tdata_reg[7]_i_43_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_44_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_17_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_18 
       (.I0(\m_axis_tdata_reg[7]_i_45_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_46_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_18_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_19 
       (.I0(\m_axis_tdata_reg[7]_i_47_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_48_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_19_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_20 
       (.I0(\m_axis_tdata_reg[7]_i_49_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_50_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_20_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_21 
       (.I0(\m_axis_tdata_reg[7]_i_51_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_52_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_21_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_22 
       (.I0(\m_axis_tdata_reg[7]_i_53_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_54_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_22_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF7 \m_axis_tdata_reg[7]_i_23 
       (.I0(\m_axis_tdata[7]_i_55_n_0 ),
        .I1(\m_axis_tdata[7]_i_56_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_23_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_24 
       (.I0(\m_axis_tdata[7]_i_57_n_0 ),
        .I1(\m_axis_tdata[7]_i_58_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_24_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_25 
       (.I0(\m_axis_tdata[7]_i_59_n_0 ),
        .I1(\m_axis_tdata[7]_i_60_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_25_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_26 
       (.I0(\m_axis_tdata[7]_i_61_n_0 ),
        .I1(\m_axis_tdata[7]_i_62_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_26_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_27 
       (.I0(\m_axis_tdata[7]_i_63_n_0 ),
        .I1(\m_axis_tdata[7]_i_64_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_27_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_28 
       (.I0(\m_axis_tdata[7]_i_65_n_0 ),
        .I1(\m_axis_tdata[7]_i_66_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_28_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_29 
       (.I0(\m_axis_tdata[7]_i_67_n_0 ),
        .I1(\m_axis_tdata[7]_i_68_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_29_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_30 
       (.I0(\m_axis_tdata[7]_i_69_n_0 ),
        .I1(\m_axis_tdata[7]_i_70_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_30_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_31 
       (.I0(\m_axis_tdata[7]_i_71_n_0 ),
        .I1(\m_axis_tdata[7]_i_72_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_31_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_32 
       (.I0(\m_axis_tdata[7]_i_73_n_0 ),
        .I1(\m_axis_tdata[7]_i_74_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_32_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_33 
       (.I0(\m_axis_tdata[7]_i_75_n_0 ),
        .I1(\m_axis_tdata[7]_i_76_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_33_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_34 
       (.I0(\m_axis_tdata[7]_i_77_n_0 ),
        .I1(\m_axis_tdata[7]_i_78_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_34_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_35 
       (.I0(\m_axis_tdata[7]_i_79_n_0 ),
        .I1(\m_axis_tdata[7]_i_80_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_35_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_36 
       (.I0(\m_axis_tdata[7]_i_81_n_0 ),
        .I1(\m_axis_tdata[7]_i_82_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_36_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_37 
       (.I0(\m_axis_tdata[7]_i_83_n_0 ),
        .I1(\m_axis_tdata[7]_i_84_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_37_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_38 
       (.I0(\m_axis_tdata[7]_i_85_n_0 ),
        .I1(\m_axis_tdata[7]_i_86_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_38_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_39 
       (.I0(\m_axis_tdata[7]_i_87_n_0 ),
        .I1(\m_axis_tdata[7]_i_88_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_39_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_40 
       (.I0(\m_axis_tdata[7]_i_89_n_0 ),
        .I1(\m_axis_tdata[7]_i_90_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_40_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_41 
       (.I0(\m_axis_tdata[7]_i_91_n_0 ),
        .I1(\m_axis_tdata[7]_i_92_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_41_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_42 
       (.I0(\m_axis_tdata[7]_i_93_n_0 ),
        .I1(\m_axis_tdata[7]_i_94_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_42_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_43 
       (.I0(\m_axis_tdata[7]_i_95_n_0 ),
        .I1(\m_axis_tdata[7]_i_96_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_43_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_44 
       (.I0(\m_axis_tdata[7]_i_97_n_0 ),
        .I1(\m_axis_tdata[7]_i_98_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_44_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_45 
       (.I0(\m_axis_tdata[7]_i_99_n_0 ),
        .I1(\m_axis_tdata[7]_i_100_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_45_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_46 
       (.I0(\m_axis_tdata[7]_i_101_n_0 ),
        .I1(\m_axis_tdata[7]_i_102_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_46_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_47 
       (.I0(\m_axis_tdata[7]_i_103_n_0 ),
        .I1(\m_axis_tdata[7]_i_104_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_47_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_48 
       (.I0(\m_axis_tdata[7]_i_105_n_0 ),
        .I1(\m_axis_tdata[7]_i_106_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_48_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_49 
       (.I0(\m_axis_tdata[7]_i_107_n_0 ),
        .I1(\m_axis_tdata[7]_i_108_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_49_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_50 
       (.I0(\m_axis_tdata[7]_i_109_n_0 ),
        .I1(\m_axis_tdata[7]_i_110_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_50_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_51 
       (.I0(\m_axis_tdata[7]_i_111_n_0 ),
        .I1(\m_axis_tdata[7]_i_112_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_51_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_52 
       (.I0(\m_axis_tdata[7]_i_113_n_0 ),
        .I1(\m_axis_tdata[7]_i_114_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_52_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_53 
       (.I0(\m_axis_tdata[7]_i_115_n_0 ),
        .I1(\m_axis_tdata[7]_i_116_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_53_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF7 \m_axis_tdata_reg[7]_i_54 
       (.I0(\m_axis_tdata[7]_i_117_n_0 ),
        .I1(\m_axis_tdata[7]_i_118_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_54_n_0 ),
        .S(\_inferred__4/i__carry__1_n_7 ));
  MUXF8 \m_axis_tdata_reg[7]_i_7 
       (.I0(\m_axis_tdata_reg[7]_i_23_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_24_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_7_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_8 
       (.I0(\m_axis_tdata_reg[7]_i_25_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_26_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_8_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  MUXF8 \m_axis_tdata_reg[7]_i_9 
       (.I0(\m_axis_tdata_reg[7]_i_27_n_0 ),
        .I1(\m_axis_tdata_reg[7]_i_28_n_0 ),
        .O(\m_axis_tdata_reg[7]_i_9_n_0 ),
        .S(\_inferred__4/i__carry__1_n_6 ));
  LUT6 #(
    .INIT(64'hF8FFF0F008000000)) 
    m_axis_tlast_i_1
       (.I0(state1),
        .I1(state11_out),
        .I2(\state_reg_n_0_[0] ),
        .I3(m_axis_tready),
        .I4(\state_reg_n_0_[1] ),
        .I5(m_axis_tlast),
        .O(m_axis_tlast_i_1_n_0));
  FDCE m_axis_tlast_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(s_axis_tready_i_2_n_0),
        .D(m_axis_tlast_i_1_n_0),
        .Q(m_axis_tlast));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFA40)) 
    m_axis_tvalid_i_1
       (.I0(\state_reg_n_0_[0] ),
        .I1(m_axis_tready),
        .I2(\state_reg_n_0_[1] ),
        .I3(m_axis_tvalid),
        .O(m_axis_tvalid_i_1_n_0));
  FDCE m_axis_tvalid_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(s_axis_tready_i_2_n_0),
        .D(m_axis_tvalid_i_1_n_0),
        .Q(m_axis_tvalid));
  LUT6 #(
    .INIT(64'h8C8C8CCCDDDDDDDD)) 
    s_axis_tready_i_1
       (.I0(\state_reg_n_0_[1] ),
        .I1(s_axis_tready_reg_0),
        .I2(s_axis_tvalid),
        .I3(state13_out),
        .I4(s_axis_tlast),
        .I5(\state_reg_n_0_[0] ),
        .O(s_axis_tready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axis_tready_i_2
       (.I0(aresetn),
        .O(s_axis_tready_i_2_n_0));
  FDCE s_axis_tready_reg
       (.C(aclk),
        .CE(1'b1),
        .CLR(s_axis_tready_i_2_n_0),
        .D(s_axis_tready_i_1_n_0),
        .Q(s_axis_tready_reg_0));
  CARRY4 state1_carry
       (.CI(1'b0),
        .CO({state1_carry_n_0,state1_carry_n_1,state1_carry_n_2,state1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry_O_UNCONNECTED[3:0]),
        .S({state1_carry_i_1_n_0,state1_carry_i_2_n_0,state1_carry_i_3_n_0,state1_carry_i_4_n_0}));
  CARRY4 state1_carry__0
       (.CI(state1_carry_n_0),
        .CO({state1_carry__0_n_0,state1_carry__0_n_1,state1_carry__0_n_2,state1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry__0_O_UNCONNECTED[3:0]),
        .S({state1_carry__0_i_1_n_0,state1_carry__0_i_2_n_0,state1_carry__0_i_3_n_0,state1_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry__0_i_1
       (.I0(\wr_ptr_reg_n_0_[21] ),
        .I1(state2_n_84),
        .I2(state2_n_82),
        .I3(\wr_ptr_reg_n_0_[23] ),
        .I4(state2_n_83),
        .I5(\wr_ptr_reg_n_0_[22] ),
        .O(state1_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry__0_i_2
       (.I0(\wr_ptr_reg_n_0_[18] ),
        .I1(state2_n_87),
        .I2(state2_n_85),
        .I3(\wr_ptr_reg_n_0_[20] ),
        .I4(state2_n_86),
        .I5(\wr_ptr_reg_n_0_[19] ),
        .O(state1_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry__0_i_3
       (.I0(\wr_ptr_reg_n_0_[15] ),
        .I1(state2_n_90),
        .I2(state2_n_88),
        .I3(\wr_ptr_reg_n_0_[17] ),
        .I4(state2_n_89),
        .I5(\wr_ptr_reg_n_0_[16] ),
        .O(state1_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry__0_i_4
       (.I0(\wr_ptr_reg_n_0_[12] ),
        .I1(state2_n_93),
        .I2(state2_n_91),
        .I3(\wr_ptr_reg_n_0_[14] ),
        .I4(state2_n_92),
        .I5(\wr_ptr_reg_n_0_[13] ),
        .O(state1_carry__0_i_4_n_0));
  CARRY4 state1_carry__1
       (.CI(state1_carry__0_n_0),
        .CO({NLW_state1_carry__1_CO_UNCONNECTED[3],state13_out,state1_carry__1_n_2,state1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_state1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,state1_carry__1_i_1_n_0,state1_carry__1_i_2_n_0,state1_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    state1_carry__1_i_1
       (.I0(wr_bank_sel[0]),
        .I1(state2_n_75),
        .I2(wr_bank_sel[1]),
        .I3(state2_n_74),
        .O(state1_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry__1_i_2
       (.I0(\wr_ptr_reg_n_0_[27] ),
        .I1(state2_n_78),
        .I2(state2_n_76),
        .I3(\wr_ptr_reg_n_0_[29] ),
        .I4(state2_n_77),
        .I5(\wr_ptr_reg_n_0_[28] ),
        .O(state1_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry__1_i_3
       (.I0(\wr_ptr_reg_n_0_[24] ),
        .I1(state2_n_81),
        .I2(state2_n_79),
        .I3(\wr_ptr_reg_n_0_[26] ),
        .I4(state2_n_80),
        .I5(\wr_ptr_reg_n_0_[25] ),
        .O(state1_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_1
       (.I0(\wr_ptr_reg[9]_rep_n_0 ),
        .I1(state2_n_96),
        .I2(state2_n_94),
        .I3(\wr_ptr_reg_n_0_[11] ),
        .I4(state2_n_95),
        .I5(\wr_ptr_reg[10]_rep_n_0 ),
        .O(state1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_2
       (.I0(\wr_ptr_reg_n_0_[6] ),
        .I1(state2_n_99),
        .I2(state2_n_97),
        .I3(\wr_ptr_reg_n_0_[8] ),
        .I4(state2_n_98),
        .I5(\wr_ptr_reg_n_0_[7] ),
        .O(state1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_3
       (.I0(\wr_ptr_reg_n_0_[3] ),
        .I1(state2_n_102),
        .I2(state2_n_100),
        .I3(\wr_ptr_reg[5]_rep__2_n_0 ),
        .I4(state2_n_101),
        .I5(\wr_ptr_reg_n_0_[4] ),
        .O(state1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    state1_carry_i_4
       (.I0(\wr_ptr_reg[0]_rep__7_n_0 ),
        .I1(state2_n_105),
        .I2(state2_n_103),
        .I3(\wr_ptr_reg_n_0_[2] ),
        .I4(state2_n_104),
        .I5(\wr_ptr_reg_n_0_[1] ),
        .O(state1_carry_i_4_n_0));
  CARRY4 \state1_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\state1_inferred__1/i__carry_n_0 ,\state1_inferred__1/i__carry_n_1 ,\state1_inferred__1/i__carry_n_2 ,\state1_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 \state1_inferred__1/i__carry__0 
       (.CI(\state1_inferred__1/i__carry_n_0 ),
        .CO({\state1_inferred__1/i__carry__0_n_0 ,\state1_inferred__1/i__carry__0_n_1 ,\state1_inferred__1/i__carry__0_n_2 ,\state1_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({state2_carry__2_n_0,state2_carry__2_n_0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}));
  CARRY4 \state1_inferred__1/i__carry__1 
       (.CI(\state1_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_state1_inferred__1/i__carry__1_CO_UNCONNECTED [3],state1,\state1_inferred__1/i__carry__1_n_2 ,\state1_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__1/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,state2_carry__2_n_0,state2_carry__2_n_0,state2_carry__2_n_0}));
  CARRY4 \state1_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\state1_inferred__2/i__carry_n_0 ,\state1_inferred__2/i__carry_n_1 ,\state1_inferred__2/i__carry_n_2 ,\state1_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \state1_inferred__2/i__carry__0 
       (.CI(\state1_inferred__2/i__carry_n_0 ),
        .CO({\state1_inferred__2/i__carry__0_n_0 ,\state1_inferred__2/i__carry__0_n_1 ,\state1_inferred__2/i__carry__0_n_2 ,\state1_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({\state2_inferred__0/i__carry__2_n_0 ,\state2_inferred__0/i__carry__2_n_0 ,i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0}));
  CARRY4 \state1_inferred__2/i__carry__1 
       (.CI(\state1_inferred__2/i__carry__0_n_0 ),
        .CO({\NLW_state1_inferred__2/i__carry__1_CO_UNCONNECTED [3],state11_out,\state1_inferred__2/i__carry__1_n_2 ,\state1_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_state1_inferred__2/i__carry__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\state2_inferred__0/i__carry__2_n_0 ,\state2_inferred__0/i__carry__2_n_0 ,\state2_inferred__0/i__carry__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    state2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,img_height}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_state2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,img_width}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_state2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_state2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_state2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_state2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_state2_OVERFLOW_UNCONNECTED),
        .P({NLW_state2_P_UNCONNECTED[47:32],state2_n_74,state2_n_75,state2_n_76,state2_n_77,state2_n_78,state2_n_79,state2_n_80,state2_n_81,state2_n_82,state2_n_83,state2_n_84,state2_n_85,state2_n_86,state2_n_87,state2_n_88,state2_n_89,state2_n_90,state2_n_91,state2_n_92,state2_n_93,state2_n_94,state2_n_95,state2_n_96,state2_n_97,state2_n_98,state2_n_99,state2_n_100,state2_n_101,state2_n_102,state2_n_103,state2_n_104,state2_n_105}),
        .PATTERNBDETECT(NLW_state2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_state2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_state2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_state2_UNDERFLOW_UNCONNECTED));
  CARRY4 state2_carry
       (.CI(1'b0),
        .CO({state2_carry_n_0,state2_carry_n_1,state2_carry_n_2,state2_carry_n_3}),
        .CYINIT(new_width),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(state2__0[4:1]),
        .S({state2_carry_i_2_n_0,state2_carry_i_3_n_0,state2_carry_i_4_n_0,state2_carry_i_5_n_0}));
  CARRY4 state2_carry__0
       (.CI(state2_carry_n_0),
        .CO({state2_carry__0_n_0,state2_carry__0_n_1,state2_carry__0_n_2,state2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(state2__0[8:5]),
        .S({state2_carry__0_i_1_n_0,state2_carry__0_i_2_n_0,state2_carry__0_i_3_n_0,state2_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__0_i_1
       (.I0(img_height[8]),
        .I1(img_width[8]),
        .I2(i_mode[1]),
        .O(state2_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__0_i_2
       (.I0(img_height[7]),
        .I1(img_width[7]),
        .I2(i_mode[1]),
        .O(state2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__0_i_3
       (.I0(img_height[6]),
        .I1(img_width[6]),
        .I2(i_mode[1]),
        .O(state2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__0_i_4
       (.I0(img_height[5]),
        .I1(img_width[5]),
        .I2(i_mode[1]),
        .O(state2_carry__0_i_4_n_0));
  CARRY4 state2_carry__1
       (.CI(state2_carry__0_n_0),
        .CO({state2_carry__1_n_0,state2_carry__1_n_1,state2_carry__1_n_2,state2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(state2__0[12:9]),
        .S({state2_carry__1_i_1_n_0,state2_carry__1_i_2_n_0,state2_carry__1_i_3_n_0,state2_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__1_i_1
       (.I0(img_height[12]),
        .I1(img_width[12]),
        .I2(i_mode[1]),
        .O(state2_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__1_i_2
       (.I0(img_height[11]),
        .I1(img_width[11]),
        .I2(i_mode[1]),
        .O(state2_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__1_i_3
       (.I0(img_height[10]),
        .I1(img_width[10]),
        .I2(i_mode[1]),
        .O(state2_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__1_i_4
       (.I0(img_height[9]),
        .I1(img_width[9]),
        .I2(i_mode[1]),
        .O(state2_carry__1_i_4_n_0));
  CARRY4 state2_carry__2
       (.CI(state2_carry__1_n_0),
        .CO({state2_carry__2_n_0,NLW_state2_carry__2_CO_UNCONNECTED[2],state2_carry__2_n_2,state2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({NLW_state2_carry__2_O_UNCONNECTED[3],state2__0[15:13]}),
        .S({1'b1,state2_carry__2_i_1_n_0,state2_carry__2_i_2_n_0,state2_carry__2_i_3_n_0}));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__2_i_1
       (.I0(img_height[15]),
        .I1(img_width[15]),
        .I2(i_mode[1]),
        .O(state2_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__2_i_2
       (.I0(img_height[14]),
        .I1(img_width[14]),
        .I2(i_mode[1]),
        .O(state2_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry__2_i_3
       (.I0(img_height[13]),
        .I1(img_width[13]),
        .I2(i_mode[1]),
        .O(state2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'hCA)) 
    state2_carry_i_1
       (.I0(img_height[0]),
        .I1(img_width[0]),
        .I2(i_mode[1]),
        .O(new_width));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry_i_2
       (.I0(img_height[4]),
        .I1(img_width[4]),
        .I2(i_mode[1]),
        .O(state2_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry_i_3
       (.I0(img_height[3]),
        .I1(img_width[3]),
        .I2(i_mode[1]),
        .O(state2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry_i_4
       (.I0(img_height[2]),
        .I1(img_width[2]),
        .I2(i_mode[1]),
        .O(state2_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    state2_carry_i_5
       (.I0(img_height[1]),
        .I1(img_width[1]),
        .I2(i_mode[1]),
        .O(state2_carry_i_5_n_0));
  CARRY4 \state2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\state2_inferred__0/i__carry_n_0 ,\state2_inferred__0/i__carry_n_1 ,\state2_inferred__0/i__carry_n_2 ,\state2_inferred__0/i__carry_n_3 }),
        .CYINIT(new_height),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(state20_in[4:1]),
        .S({i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0,i__carry_i_5__0_n_0}));
  CARRY4 \state2_inferred__0/i__carry__0 
       (.CI(\state2_inferred__0/i__carry_n_0 ),
        .CO({\state2_inferred__0/i__carry__0_n_0 ,\state2_inferred__0/i__carry__0_n_1 ,\state2_inferred__0/i__carry__0_n_2 ,\state2_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(state20_in[8:5]),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \state2_inferred__0/i__carry__1 
       (.CI(\state2_inferred__0/i__carry__0_n_0 ),
        .CO({\state2_inferred__0/i__carry__1_n_0 ,\state2_inferred__0/i__carry__1_n_1 ,\state2_inferred__0/i__carry__1_n_2 ,\state2_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(state20_in[12:9]),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  CARRY4 \state2_inferred__0/i__carry__2 
       (.CI(\state2_inferred__0/i__carry__1_n_0 ),
        .CO({\state2_inferred__0/i__carry__2_n_0 ,\NLW_state2_inferred__0/i__carry__2_CO_UNCONNECTED [2],\state2_inferred__0/i__carry__2_n_2 ,\state2_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\NLW_state2_inferred__0/i__carry__2_O_UNCONNECTED [3],state20_in[15:13]}),
        .S({1'b1,i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \state[0]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA3FFF0000)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(state11_out),
        .I2(state1),
        .I3(m_axis_tready),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \state[1]_i_2 
       (.I0(s_axis_tready_reg_0),
        .I1(s_axis_tvalid),
        .I2(state13_out),
        .I3(s_axis_tlast),
        .O(\state[1]_i_2_n_0 ));
  FDCE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ));
  FDCE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry
       (.CI(1'b0),
        .CO({wr_ptr0_carry_n_0,wr_ptr0_carry_n_1,wr_ptr0_carry_n_2,wr_ptr0_carry_n_3}),
        .CYINIT(\wr_ptr_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr0[4:1]),
        .S({\wr_ptr_reg_n_0_[4] ,\wr_ptr_reg_n_0_[3] ,\wr_ptr_reg_n_0_[2] ,\wr_ptr_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry__0
       (.CI(wr_ptr0_carry_n_0),
        .CO({wr_ptr0_carry__0_n_0,wr_ptr0_carry__0_n_1,wr_ptr0_carry__0_n_2,wr_ptr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr0[8:5]),
        .S({\wr_ptr_reg_n_0_[8] ,\wr_ptr_reg_n_0_[7] ,\wr_ptr_reg_n_0_[6] ,\wr_ptr_reg[5]_rep__2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry__1
       (.CI(wr_ptr0_carry__0_n_0),
        .CO({wr_ptr0_carry__1_n_0,wr_ptr0_carry__1_n_1,wr_ptr0_carry__1_n_2,wr_ptr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr0[12:9]),
        .S({\wr_ptr_reg_n_0_[12] ,\wr_ptr_reg_n_0_[11] ,\wr_ptr_reg[10]_rep_n_0 ,\wr_ptr_reg[9]_rep_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry__2
       (.CI(wr_ptr0_carry__1_n_0),
        .CO({wr_ptr0_carry__2_n_0,wr_ptr0_carry__2_n_1,wr_ptr0_carry__2_n_2,wr_ptr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr0[16:13]),
        .S({\wr_ptr_reg_n_0_[16] ,\wr_ptr_reg_n_0_[15] ,\wr_ptr_reg_n_0_[14] ,\wr_ptr_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry__3
       (.CI(wr_ptr0_carry__2_n_0),
        .CO({wr_ptr0_carry__3_n_0,wr_ptr0_carry__3_n_1,wr_ptr0_carry__3_n_2,wr_ptr0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr0[20:17]),
        .S({\wr_ptr_reg_n_0_[20] ,\wr_ptr_reg_n_0_[19] ,\wr_ptr_reg_n_0_[18] ,\wr_ptr_reg_n_0_[17] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry__4
       (.CI(wr_ptr0_carry__3_n_0),
        .CO({wr_ptr0_carry__4_n_0,wr_ptr0_carry__4_n_1,wr_ptr0_carry__4_n_2,wr_ptr0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr0[24:21]),
        .S({\wr_ptr_reg_n_0_[24] ,\wr_ptr_reg_n_0_[23] ,\wr_ptr_reg_n_0_[22] ,\wr_ptr_reg_n_0_[21] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry__5
       (.CI(wr_ptr0_carry__4_n_0),
        .CO({wr_ptr0_carry__5_n_0,wr_ptr0_carry__5_n_1,wr_ptr0_carry__5_n_2,wr_ptr0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wr_ptr0[28:25]),
        .S({\wr_ptr_reg_n_0_[28] ,\wr_ptr_reg_n_0_[27] ,\wr_ptr_reg_n_0_[26] ,\wr_ptr_reg_n_0_[25] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 wr_ptr0_carry__6
       (.CI(wr_ptr0_carry__5_n_0),
        .CO({NLW_wr_ptr0_carry__6_CO_UNCONNECTED[3:2],wr_ptr0_carry__6_n_2,wr_ptr0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wr_ptr0_carry__6_O_UNCONNECTED[3],wr_ptr0[31:29]}),
        .S({1'b0,wr_bank_sel,\wr_ptr_reg_n_0_[29] }));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__3 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__4 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__6 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wr_ptr[0]_rep_i_1__7 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\wr_ptr_reg[0]_rep__7_n_0 ),
        .O(\wr_ptr[0]_rep_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[10]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[10]),
        .O(\wr_ptr[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[10]_rep_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[10]),
        .O(\wr_ptr[10]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[11]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[11]),
        .O(\wr_ptr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[12]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[12]),
        .O(\wr_ptr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[13]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[13]),
        .O(\wr_ptr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[14]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[14]),
        .O(\wr_ptr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[15]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[15]),
        .O(\wr_ptr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[16]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[16]),
        .O(\wr_ptr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[17]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[17]),
        .O(\wr_ptr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[18]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[18]),
        .O(\wr_ptr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[19]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[19]),
        .O(\wr_ptr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[1]),
        .O(\wr_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[20]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[20]),
        .O(\wr_ptr[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[21]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[21]),
        .O(\wr_ptr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[22]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[22]),
        .O(\wr_ptr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[23]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[23]),
        .O(\wr_ptr[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[24]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[24]),
        .O(\wr_ptr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[25]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[25]),
        .O(\wr_ptr[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[26]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[26]),
        .O(\wr_ptr[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[27]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[27]),
        .O(\wr_ptr[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[28]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[28]),
        .O(\wr_ptr[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[29]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[29]),
        .O(\wr_ptr[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[2]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[2]),
        .O(\wr_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[30]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[30]),
        .O(\wr_ptr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055555555)) 
    \wr_ptr[31]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(s_axis_tready_reg_0),
        .I2(s_axis_tvalid),
        .I3(state13_out),
        .I4(s_axis_tlast),
        .I5(\state_reg_n_0_[0] ),
        .O(\wr_ptr[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[31]_i_2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[31]),
        .O(\wr_ptr[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[3]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[3]),
        .O(\wr_ptr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[4]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[4]),
        .O(\wr_ptr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__3 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__4 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__6 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__7 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[5]_rep_i_1__8 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[5]),
        .O(\wr_ptr[5]_rep_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[6]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[6]),
        .O(\wr_ptr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[7]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[7]),
        .O(\wr_ptr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[8]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[8]),
        .O(\wr_ptr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[9]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[9]),
        .O(\wr_ptr[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \wr_ptr[9]_rep_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(wr_ptr0[9]),
        .O(\wr_ptr[9]_rep_i_1_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[0] ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1_n_0 ),
        .Q(\wr_ptr_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__0 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__0_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__1 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__1_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__2 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__2_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__3 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__3_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__3_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__4 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__4_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__4_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__5 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__5_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__5_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__6 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__6_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__6_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[0]" *) 
  FDCE \wr_ptr_reg[0]_rep__7 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[0]_rep_i_1__7_n_0 ),
        .Q(\wr_ptr_reg[0]_rep__7_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[10]" *) 
  FDCE \wr_ptr_reg[10] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[10]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[10] ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[10]" *) 
  FDCE \wr_ptr_reg[10]_rep 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[10]_rep_i_1_n_0 ),
        .Q(\wr_ptr_reg[10]_rep_n_0 ));
  FDCE \wr_ptr_reg[11] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[11]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[11] ));
  FDCE \wr_ptr_reg[12] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[12]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[12] ));
  FDCE \wr_ptr_reg[13] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[13]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[13] ));
  FDCE \wr_ptr_reg[14] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[14]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[14] ));
  FDCE \wr_ptr_reg[15] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[15]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[15] ));
  FDCE \wr_ptr_reg[16] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[16]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[16] ));
  FDCE \wr_ptr_reg[17] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[17]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[17] ));
  FDCE \wr_ptr_reg[18] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[18]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[18] ));
  FDCE \wr_ptr_reg[19] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[19]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[19] ));
  FDCE \wr_ptr_reg[1] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[1]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[1] ));
  FDCE \wr_ptr_reg[20] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[20]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[20] ));
  FDCE \wr_ptr_reg[21] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[21]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[21] ));
  FDCE \wr_ptr_reg[22] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[22]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[22] ));
  FDCE \wr_ptr_reg[23] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[23]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[23] ));
  FDCE \wr_ptr_reg[24] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[24]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[24] ));
  FDCE \wr_ptr_reg[25] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[25]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[25] ));
  FDCE \wr_ptr_reg[26] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[26]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[26] ));
  FDCE \wr_ptr_reg[27] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[27]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[27] ));
  FDCE \wr_ptr_reg[28] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[28]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[28] ));
  FDCE \wr_ptr_reg[29] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[29]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[29] ));
  FDCE \wr_ptr_reg[2] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[2]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[2] ));
  FDCE \wr_ptr_reg[30] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[30]_i_1_n_0 ),
        .Q(wr_bank_sel[0]));
  FDCE \wr_ptr_reg[31] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[31]_i_2_n_0 ),
        .Q(wr_bank_sel[1]));
  FDCE \wr_ptr_reg[3] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[3]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[3] ));
  FDCE \wr_ptr_reg[4] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[4]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[4] ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[5] ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1_n_0 ),
        .Q(\wr_ptr_reg[5]_rep_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__0 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__0_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__0_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__1 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__1_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__1_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__2 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__2_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__2_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__3 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__3_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__3_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__4 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__4_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__4_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__5 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__5_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__5_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__6 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__6_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__6_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__7 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__7_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__7_n_0 ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[5]" *) 
  FDCE \wr_ptr_reg[5]_rep__8 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[5]_rep_i_1__8_n_0 ),
        .Q(\wr_ptr_reg[5]_rep__8_n_0 ));
  FDCE \wr_ptr_reg[6] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[6]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[6] ));
  FDCE \wr_ptr_reg[7] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[7]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[7] ));
  FDCE \wr_ptr_reg[8] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[8]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[8] ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[9]" *) 
  FDCE \wr_ptr_reg[9] 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[9]_i_1_n_0 ),
        .Q(\wr_ptr_reg_n_0_[9] ));
  (* ORIG_CELL_NAME = "wr_ptr_reg[9]" *) 
  FDCE \wr_ptr_reg[9]_rep 
       (.C(aclk),
        .CE(\wr_ptr[31]_i_1_n_0 ),
        .CLR(s_axis_tready_i_2_n_0),
        .D(\wr_ptr[9]_rep_i_1_n_0 ),
        .Q(\wr_ptr_reg[9]_rep_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
