_run 開始
create network 開始
create network 終了 (10.653[s])
compile 開始
lr = 5.00e-01
compile 終了 (4.327[s])
__________________________________________________________________________________________________
Layer (type)                    Output Shape         Param #     Connected to                     
==================================================================================================
input_1 (InputLayer)            (None, 32, 32, 3)    0                                            
__________________________________________________________________________________________________
stage1_block_start (Conv2D)     (None, 32, 32, 128)  3456        input_1[0][0]                    
__________________________________________________________________________________________________
stage1_block_start_bn (BatchNor (None, 32, 32, 128)  512         stage1_block_start[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_c1 (Conv2D)     (None, 32, 32, 32)   36864       stage1_block_start_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_c1_bn (BatchNor (None, 32, 32, 32)   128         stage1_block_r0_c1[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_c1_act (Activat (None, 32, 32, 32)   0           stage1_block_r0_c1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d0 (Conv2D)     (None, 32, 32, 16)   4608        stage1_block_r0_c1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d0_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d0[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d0_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d0_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d0_cat (Concate (None, 32, 32, 48)   0           stage1_block_r0_c1_act[0][0]     
                                                                 stage1_block_r0_d0_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d1 (Conv2D)     (None, 32, 32, 16)   6912        stage1_block_r0_d0_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d1_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d1[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d1_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d1_cat (Concate (None, 32, 32, 64)   0           stage1_block_r0_d0_cat[0][0]     
                                                                 stage1_block_r0_d1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d2 (Conv2D)     (None, 32, 32, 16)   9216        stage1_block_r0_d1_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d2_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d2[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d2_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d2_cat (Concate (None, 32, 32, 80)   0           stage1_block_r0_d1_cat[0][0]     
                                                                 stage1_block_r0_d2_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d3 (Conv2D)     (None, 32, 32, 16)   11520       stage1_block_r0_d2_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d3_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d3[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d3_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d3_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d3_cat (Concate (None, 32, 32, 96)   0           stage1_block_r0_d2_cat[0][0]     
                                                                 stage1_block_r0_d3_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d4 (Conv2D)     (None, 32, 32, 16)   13824       stage1_block_r0_d3_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d4_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d4[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d4_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d4_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d4_cat (Concate (None, 32, 32, 112)  0           stage1_block_r0_d3_cat[0][0]     
                                                                 stage1_block_r0_d4_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d5 (Conv2D)     (None, 32, 32, 16)   16128       stage1_block_r0_d4_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d5_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d5[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d5_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d5_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d5_cat (Concate (None, 32, 32, 128)  0           stage1_block_r0_d4_cat[0][0]     
                                                                 stage1_block_r0_d5_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d6 (Conv2D)     (None, 32, 32, 16)   18432       stage1_block_r0_d5_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d6_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d6[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d6_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d6_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d6_cat (Concate (None, 32, 32, 144)  0           stage1_block_r0_d5_cat[0][0]     
                                                                 stage1_block_r0_d6_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d7 (Conv2D)     (None, 32, 32, 16)   20736       stage1_block_r0_d6_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_d7_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r0_d7[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_d7_act (Activat (None, 32, 32, 16)   0           stage1_block_r0_d7_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r0_d7_cat (Concate (None, 32, 32, 160)  0           stage1_block_r0_d6_cat[0][0]     
                                                                 stage1_block_r0_d7_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_c2 (Conv2D)     (None, 32, 32, 128)  20480       stage1_block_r0_d7_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r0_c2_bn (BatchNor (None, 32, 32, 128)  512         stage1_block_r0_c2[0][0]         
__________________________________________________________________________________________________
stage1_block_r0_add (Add)       (None, 32, 32, 128)  0           stage1_block_start_bn[0][0]      
                                                                 stage1_block_r0_c2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_c1 (Conv2D)     (None, 32, 32, 32)   36864       stage1_block_r0_add[0][0]        
__________________________________________________________________________________________________
stage1_block_r1_c1_bn (BatchNor (None, 32, 32, 32)   128         stage1_block_r1_c1[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_c1_act (Activat (None, 32, 32, 32)   0           stage1_block_r1_c1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d0 (Conv2D)     (None, 32, 32, 16)   4608        stage1_block_r1_c1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d0_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d0[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d0_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d0_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d0_cat (Concate (None, 32, 32, 48)   0           stage1_block_r1_c1_act[0][0]     
                                                                 stage1_block_r1_d0_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d1 (Conv2D)     (None, 32, 32, 16)   6912        stage1_block_r1_d0_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d1_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d1[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d1_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d1_cat (Concate (None, 32, 32, 64)   0           stage1_block_r1_d0_cat[0][0]     
                                                                 stage1_block_r1_d1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d2 (Conv2D)     (None, 32, 32, 16)   9216        stage1_block_r1_d1_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d2_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d2[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d2_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d2_cat (Concate (None, 32, 32, 80)   0           stage1_block_r1_d1_cat[0][0]     
                                                                 stage1_block_r1_d2_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d3 (Conv2D)     (None, 32, 32, 16)   11520       stage1_block_r1_d2_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d3_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d3[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d3_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d3_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d3_cat (Concate (None, 32, 32, 96)   0           stage1_block_r1_d2_cat[0][0]     
                                                                 stage1_block_r1_d3_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d4 (Conv2D)     (None, 32, 32, 16)   13824       stage1_block_r1_d3_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d4_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d4[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d4_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d4_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d4_cat (Concate (None, 32, 32, 112)  0           stage1_block_r1_d3_cat[0][0]     
                                                                 stage1_block_r1_d4_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d5 (Conv2D)     (None, 32, 32, 16)   16128       stage1_block_r1_d4_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d5_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d5[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d5_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d5_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d5_cat (Concate (None, 32, 32, 128)  0           stage1_block_r1_d4_cat[0][0]     
                                                                 stage1_block_r1_d5_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d6 (Conv2D)     (None, 32, 32, 16)   18432       stage1_block_r1_d5_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d6_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d6[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d6_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d6_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d6_cat (Concate (None, 32, 32, 144)  0           stage1_block_r1_d5_cat[0][0]     
                                                                 stage1_block_r1_d6_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d7 (Conv2D)     (None, 32, 32, 16)   20736       stage1_block_r1_d6_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_d7_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r1_d7[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_d7_act (Activat (None, 32, 32, 16)   0           stage1_block_r1_d7_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r1_d7_cat (Concate (None, 32, 32, 160)  0           stage1_block_r1_d6_cat[0][0]     
                                                                 stage1_block_r1_d7_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_c2 (Conv2D)     (None, 32, 32, 128)  20480       stage1_block_r1_d7_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r1_c2_bn (BatchNor (None, 32, 32, 128)  512         stage1_block_r1_c2[0][0]         
__________________________________________________________________________________________________
stage1_block_r1_add (Add)       (None, 32, 32, 128)  0           stage1_block_r0_add[0][0]        
                                                                 stage1_block_r1_c2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_c1 (Conv2D)     (None, 32, 32, 32)   36864       stage1_block_r1_add[0][0]        
__________________________________________________________________________________________________
stage1_block_r2_c1_bn (BatchNor (None, 32, 32, 32)   128         stage1_block_r2_c1[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_c1_act (Activat (None, 32, 32, 32)   0           stage1_block_r2_c1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d0 (Conv2D)     (None, 32, 32, 16)   4608        stage1_block_r2_c1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d0_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d0[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d0_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d0_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d0_cat (Concate (None, 32, 32, 48)   0           stage1_block_r2_c1_act[0][0]     
                                                                 stage1_block_r2_d0_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d1 (Conv2D)     (None, 32, 32, 16)   6912        stage1_block_r2_d0_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d1_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d1[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d1_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d1_cat (Concate (None, 32, 32, 64)   0           stage1_block_r2_d0_cat[0][0]     
                                                                 stage1_block_r2_d1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d2 (Conv2D)     (None, 32, 32, 16)   9216        stage1_block_r2_d1_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d2_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d2[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d2_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d2_cat (Concate (None, 32, 32, 80)   0           stage1_block_r2_d1_cat[0][0]     
                                                                 stage1_block_r2_d2_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d3 (Conv2D)     (None, 32, 32, 16)   11520       stage1_block_r2_d2_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d3_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d3[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d3_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d3_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d3_cat (Concate (None, 32, 32, 96)   0           stage1_block_r2_d2_cat[0][0]     
                                                                 stage1_block_r2_d3_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d4 (Conv2D)     (None, 32, 32, 16)   13824       stage1_block_r2_d3_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d4_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d4[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d4_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d4_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d4_cat (Concate (None, 32, 32, 112)  0           stage1_block_r2_d3_cat[0][0]     
                                                                 stage1_block_r2_d4_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d5 (Conv2D)     (None, 32, 32, 16)   16128       stage1_block_r2_d4_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d5_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d5[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d5_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d5_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d5_cat (Concate (None, 32, 32, 128)  0           stage1_block_r2_d4_cat[0][0]     
                                                                 stage1_block_r2_d5_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d6 (Conv2D)     (None, 32, 32, 16)   18432       stage1_block_r2_d5_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d6_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d6[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d6_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d6_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d6_cat (Concate (None, 32, 32, 144)  0           stage1_block_r2_d5_cat[0][0]     
                                                                 stage1_block_r2_d6_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d7 (Conv2D)     (None, 32, 32, 16)   20736       stage1_block_r2_d6_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_d7_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r2_d7[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_d7_act (Activat (None, 32, 32, 16)   0           stage1_block_r2_d7_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r2_d7_cat (Concate (None, 32, 32, 160)  0           stage1_block_r2_d6_cat[0][0]     
                                                                 stage1_block_r2_d7_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_c2 (Conv2D)     (None, 32, 32, 128)  20480       stage1_block_r2_d7_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r2_c2_bn (BatchNor (None, 32, 32, 128)  512         stage1_block_r2_c2[0][0]         
__________________________________________________________________________________________________
stage1_block_r2_add (Add)       (None, 32, 32, 128)  0           stage1_block_r1_add[0][0]        
                                                                 stage1_block_r2_c2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_c1 (Conv2D)     (None, 32, 32, 32)   36864       stage1_block_r2_add[0][0]        
__________________________________________________________________________________________________
stage1_block_r3_c1_bn (BatchNor (None, 32, 32, 32)   128         stage1_block_r3_c1[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_c1_act (Activat (None, 32, 32, 32)   0           stage1_block_r3_c1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d0 (Conv2D)     (None, 32, 32, 16)   4608        stage1_block_r3_c1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d0_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d0[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d0_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d0_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d0_cat (Concate (None, 32, 32, 48)   0           stage1_block_r3_c1_act[0][0]     
                                                                 stage1_block_r3_d0_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d1 (Conv2D)     (None, 32, 32, 16)   6912        stage1_block_r3_d0_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d1_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d1[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d1_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d1_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d1_cat (Concate (None, 32, 32, 64)   0           stage1_block_r3_d0_cat[0][0]     
                                                                 stage1_block_r3_d1_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d2 (Conv2D)     (None, 32, 32, 16)   9216        stage1_block_r3_d1_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d2_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d2[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d2_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d2_cat (Concate (None, 32, 32, 80)   0           stage1_block_r3_d1_cat[0][0]     
                                                                 stage1_block_r3_d2_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d3 (Conv2D)     (None, 32, 32, 16)   11520       stage1_block_r3_d2_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d3_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d3[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d3_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d3_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d3_cat (Concate (None, 32, 32, 96)   0           stage1_block_r3_d2_cat[0][0]     
                                                                 stage1_block_r3_d3_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d4 (Conv2D)     (None, 32, 32, 16)   13824       stage1_block_r3_d3_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d4_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d4[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d4_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d4_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d4_cat (Concate (None, 32, 32, 112)  0           stage1_block_r3_d3_cat[0][0]     
                                                                 stage1_block_r3_d4_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d5 (Conv2D)     (None, 32, 32, 16)   16128       stage1_block_r3_d4_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d5_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d5[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d5_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d5_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d5_cat (Concate (None, 32, 32, 128)  0           stage1_block_r3_d4_cat[0][0]     
                                                                 stage1_block_r3_d5_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d6 (Conv2D)     (None, 32, 32, 16)   18432       stage1_block_r3_d5_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d6_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d6[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d6_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d6_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d6_cat (Concate (None, 32, 32, 144)  0           stage1_block_r3_d5_cat[0][0]     
                                                                 stage1_block_r3_d6_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d7 (Conv2D)     (None, 32, 32, 16)   20736       stage1_block_r3_d6_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_d7_bn (BatchNor (None, 32, 32, 16)   64          stage1_block_r3_d7[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_d7_act (Activat (None, 32, 32, 16)   0           stage1_block_r3_d7_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_r3_d7_cat (Concate (None, 32, 32, 160)  0           stage1_block_r3_d6_cat[0][0]     
                                                                 stage1_block_r3_d7_act[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_c2 (Conv2D)     (None, 32, 32, 128)  20480       stage1_block_r3_d7_cat[0][0]     
__________________________________________________________________________________________________
stage1_block_r3_c2_bn (BatchNor (None, 32, 32, 128)  512         stage1_block_r3_c2[0][0]         
__________________________________________________________________________________________________
stage1_block_r3_add (Add)       (None, 32, 32, 128)  0           stage1_block_r2_add[0][0]        
                                                                 stage1_block_r3_c2_bn[0][0]      
__________________________________________________________________________________________________
stage1_block_bn (BatchNormaliza (None, 32, 32, 128)  512         stage1_block_r3_add[0][0]        
__________________________________________________________________________________________________
stage1_block_act (Activation)   (None, 32, 32, 128)  0           stage1_block_bn[0][0]            
__________________________________________________________________________________________________
stage2_block_start (Conv2D)     (None, 16, 16, 256)  294912      stage1_block_act[0][0]           
__________________________________________________________________________________________________
stage2_block_start_bn (BatchNor (None, 16, 16, 256)  1024        stage2_block_start[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_c1 (Conv2D)     (None, 16, 16, 64)   147456      stage2_block_start_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_c1_bn (BatchNor (None, 16, 16, 64)   256         stage2_block_r0_c1[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_c1_act (Activat (None, 16, 16, 64)   0           stage2_block_r0_c1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d0 (Conv2D)     (None, 16, 16, 32)   18432       stage2_block_r0_c1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d0_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d0[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d0_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d0_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d0_cat (Concate (None, 16, 16, 96)   0           stage2_block_r0_c1_act[0][0]     
                                                                 stage2_block_r0_d0_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d1 (Conv2D)     (None, 16, 16, 32)   27648       stage2_block_r0_d0_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d1_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d1[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d1_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d1_cat (Concate (None, 16, 16, 128)  0           stage2_block_r0_d0_cat[0][0]     
                                                                 stage2_block_r0_d1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d2 (Conv2D)     (None, 16, 16, 32)   36864       stage2_block_r0_d1_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d2_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d2[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d2_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d2_cat (Concate (None, 16, 16, 160)  0           stage2_block_r0_d1_cat[0][0]     
                                                                 stage2_block_r0_d2_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d3 (Conv2D)     (None, 16, 16, 32)   46080       stage2_block_r0_d2_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d3_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d3[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d3_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d3_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d3_cat (Concate (None, 16, 16, 192)  0           stage2_block_r0_d2_cat[0][0]     
                                                                 stage2_block_r0_d3_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d4 (Conv2D)     (None, 16, 16, 32)   55296       stage2_block_r0_d3_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d4_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d4[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d4_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d4_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d4_cat (Concate (None, 16, 16, 224)  0           stage2_block_r0_d3_cat[0][0]     
                                                                 stage2_block_r0_d4_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d5 (Conv2D)     (None, 16, 16, 32)   64512       stage2_block_r0_d4_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d5_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d5[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d5_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d5_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d5_cat (Concate (None, 16, 16, 256)  0           stage2_block_r0_d4_cat[0][0]     
                                                                 stage2_block_r0_d5_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d6 (Conv2D)     (None, 16, 16, 32)   73728       stage2_block_r0_d5_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d6_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d6[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d6_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d6_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d6_cat (Concate (None, 16, 16, 288)  0           stage2_block_r0_d5_cat[0][0]     
                                                                 stage2_block_r0_d6_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d7 (Conv2D)     (None, 16, 16, 32)   82944       stage2_block_r0_d6_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_d7_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r0_d7[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_d7_act (Activat (None, 16, 16, 32)   0           stage2_block_r0_d7_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r0_d7_cat (Concate (None, 16, 16, 320)  0           stage2_block_r0_d6_cat[0][0]     
                                                                 stage2_block_r0_d7_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_c2 (Conv2D)     (None, 16, 16, 256)  81920       stage2_block_r0_d7_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r0_c2_bn (BatchNor (None, 16, 16, 256)  1024        stage2_block_r0_c2[0][0]         
__________________________________________________________________________________________________
stage2_block_r0_add (Add)       (None, 16, 16, 256)  0           stage2_block_start_bn[0][0]      
                                                                 stage2_block_r0_c2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_c1 (Conv2D)     (None, 16, 16, 64)   147456      stage2_block_r0_add[0][0]        
__________________________________________________________________________________________________
stage2_block_r1_c1_bn (BatchNor (None, 16, 16, 64)   256         stage2_block_r1_c1[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_c1_act (Activat (None, 16, 16, 64)   0           stage2_block_r1_c1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d0 (Conv2D)     (None, 16, 16, 32)   18432       stage2_block_r1_c1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d0_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d0[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d0_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d0_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d0_cat (Concate (None, 16, 16, 96)   0           stage2_block_r1_c1_act[0][0]     
                                                                 stage2_block_r1_d0_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d1 (Conv2D)     (None, 16, 16, 32)   27648       stage2_block_r1_d0_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d1_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d1[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d1_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d1_cat (Concate (None, 16, 16, 128)  0           stage2_block_r1_d0_cat[0][0]     
                                                                 stage2_block_r1_d1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d2 (Conv2D)     (None, 16, 16, 32)   36864       stage2_block_r1_d1_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d2_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d2[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d2_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d2_cat (Concate (None, 16, 16, 160)  0           stage2_block_r1_d1_cat[0][0]     
                                                                 stage2_block_r1_d2_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d3 (Conv2D)     (None, 16, 16, 32)   46080       stage2_block_r1_d2_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d3_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d3[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d3_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d3_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d3_cat (Concate (None, 16, 16, 192)  0           stage2_block_r1_d2_cat[0][0]     
                                                                 stage2_block_r1_d3_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d4 (Conv2D)     (None, 16, 16, 32)   55296       stage2_block_r1_d3_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d4_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d4[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d4_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d4_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d4_cat (Concate (None, 16, 16, 224)  0           stage2_block_r1_d3_cat[0][0]     
                                                                 stage2_block_r1_d4_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d5 (Conv2D)     (None, 16, 16, 32)   64512       stage2_block_r1_d4_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d5_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d5[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d5_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d5_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d5_cat (Concate (None, 16, 16, 256)  0           stage2_block_r1_d4_cat[0][0]     
                                                                 stage2_block_r1_d5_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d6 (Conv2D)     (None, 16, 16, 32)   73728       stage2_block_r1_d5_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d6_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d6[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d6_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d6_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d6_cat (Concate (None, 16, 16, 288)  0           stage2_block_r1_d5_cat[0][0]     
                                                                 stage2_block_r1_d6_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d7 (Conv2D)     (None, 16, 16, 32)   82944       stage2_block_r1_d6_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_d7_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r1_d7[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_d7_act (Activat (None, 16, 16, 32)   0           stage2_block_r1_d7_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r1_d7_cat (Concate (None, 16, 16, 320)  0           stage2_block_r1_d6_cat[0][0]     
                                                                 stage2_block_r1_d7_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_c2 (Conv2D)     (None, 16, 16, 256)  81920       stage2_block_r1_d7_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r1_c2_bn (BatchNor (None, 16, 16, 256)  1024        stage2_block_r1_c2[0][0]         
__________________________________________________________________________________________________
stage2_block_r1_add (Add)       (None, 16, 16, 256)  0           stage2_block_r0_add[0][0]        
                                                                 stage2_block_r1_c2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_c1 (Conv2D)     (None, 16, 16, 64)   147456      stage2_block_r1_add[0][0]        
__________________________________________________________________________________________________
stage2_block_r2_c1_bn (BatchNor (None, 16, 16, 64)   256         stage2_block_r2_c1[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_c1_act (Activat (None, 16, 16, 64)   0           stage2_block_r2_c1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d0 (Conv2D)     (None, 16, 16, 32)   18432       stage2_block_r2_c1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d0_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d0[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d0_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d0_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d0_cat (Concate (None, 16, 16, 96)   0           stage2_block_r2_c1_act[0][0]     
                                                                 stage2_block_r2_d0_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d1 (Conv2D)     (None, 16, 16, 32)   27648       stage2_block_r2_d0_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d1_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d1[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d1_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d1_cat (Concate (None, 16, 16, 128)  0           stage2_block_r2_d0_cat[0][0]     
                                                                 stage2_block_r2_d1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d2 (Conv2D)     (None, 16, 16, 32)   36864       stage2_block_r2_d1_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d2_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d2[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d2_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d2_cat (Concate (None, 16, 16, 160)  0           stage2_block_r2_d1_cat[0][0]     
                                                                 stage2_block_r2_d2_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d3 (Conv2D)     (None, 16, 16, 32)   46080       stage2_block_r2_d2_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d3_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d3[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d3_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d3_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d3_cat (Concate (None, 16, 16, 192)  0           stage2_block_r2_d2_cat[0][0]     
                                                                 stage2_block_r2_d3_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d4 (Conv2D)     (None, 16, 16, 32)   55296       stage2_block_r2_d3_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d4_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d4[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d4_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d4_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d4_cat (Concate (None, 16, 16, 224)  0           stage2_block_r2_d3_cat[0][0]     
                                                                 stage2_block_r2_d4_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d5 (Conv2D)     (None, 16, 16, 32)   64512       stage2_block_r2_d4_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d5_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d5[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d5_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d5_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d5_cat (Concate (None, 16, 16, 256)  0           stage2_block_r2_d4_cat[0][0]     
                                                                 stage2_block_r2_d5_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d6 (Conv2D)     (None, 16, 16, 32)   73728       stage2_block_r2_d5_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d6_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d6[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d6_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d6_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d6_cat (Concate (None, 16, 16, 288)  0           stage2_block_r2_d5_cat[0][0]     
                                                                 stage2_block_r2_d6_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d7 (Conv2D)     (None, 16, 16, 32)   82944       stage2_block_r2_d6_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_d7_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r2_d7[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_d7_act (Activat (None, 16, 16, 32)   0           stage2_block_r2_d7_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r2_d7_cat (Concate (None, 16, 16, 320)  0           stage2_block_r2_d6_cat[0][0]     
                                                                 stage2_block_r2_d7_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_c2 (Conv2D)     (None, 16, 16, 256)  81920       stage2_block_r2_d7_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r2_c2_bn (BatchNor (None, 16, 16, 256)  1024        stage2_block_r2_c2[0][0]         
__________________________________________________________________________________________________
stage2_block_r2_add (Add)       (None, 16, 16, 256)  0           stage2_block_r1_add[0][0]        
                                                                 stage2_block_r2_c2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_c1 (Conv2D)     (None, 16, 16, 64)   147456      stage2_block_r2_add[0][0]        
__________________________________________________________________________________________________
stage2_block_r3_c1_bn (BatchNor (None, 16, 16, 64)   256         stage2_block_r3_c1[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_c1_act (Activat (None, 16, 16, 64)   0           stage2_block_r3_c1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d0 (Conv2D)     (None, 16, 16, 32)   18432       stage2_block_r3_c1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d0_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d0[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d0_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d0_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d0_cat (Concate (None, 16, 16, 96)   0           stage2_block_r3_c1_act[0][0]     
                                                                 stage2_block_r3_d0_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d1 (Conv2D)     (None, 16, 16, 32)   27648       stage2_block_r3_d0_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d1_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d1[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d1_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d1_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d1_cat (Concate (None, 16, 16, 128)  0           stage2_block_r3_d0_cat[0][0]     
                                                                 stage2_block_r3_d1_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d2 (Conv2D)     (None, 16, 16, 32)   36864       stage2_block_r3_d1_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d2_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d2[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d2_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d2_cat (Concate (None, 16, 16, 160)  0           stage2_block_r3_d1_cat[0][0]     
                                                                 stage2_block_r3_d2_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d3 (Conv2D)     (None, 16, 16, 32)   46080       stage2_block_r3_d2_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d3_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d3[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d3_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d3_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d3_cat (Concate (None, 16, 16, 192)  0           stage2_block_r3_d2_cat[0][0]     
                                                                 stage2_block_r3_d3_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d4 (Conv2D)     (None, 16, 16, 32)   55296       stage2_block_r3_d3_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d4_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d4[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d4_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d4_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d4_cat (Concate (None, 16, 16, 224)  0           stage2_block_r3_d3_cat[0][0]     
                                                                 stage2_block_r3_d4_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d5 (Conv2D)     (None, 16, 16, 32)   64512       stage2_block_r3_d4_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d5_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d5[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d5_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d5_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d5_cat (Concate (None, 16, 16, 256)  0           stage2_block_r3_d4_cat[0][0]     
                                                                 stage2_block_r3_d5_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d6 (Conv2D)     (None, 16, 16, 32)   73728       stage2_block_r3_d5_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d6_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d6[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d6_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d6_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d6_cat (Concate (None, 16, 16, 288)  0           stage2_block_r3_d5_cat[0][0]     
                                                                 stage2_block_r3_d6_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d7 (Conv2D)     (None, 16, 16, 32)   82944       stage2_block_r3_d6_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_d7_bn (BatchNor (None, 16, 16, 32)   128         stage2_block_r3_d7[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_d7_act (Activat (None, 16, 16, 32)   0           stage2_block_r3_d7_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_r3_d7_cat (Concate (None, 16, 16, 320)  0           stage2_block_r3_d6_cat[0][0]     
                                                                 stage2_block_r3_d7_act[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_c2 (Conv2D)     (None, 16, 16, 256)  81920       stage2_block_r3_d7_cat[0][0]     
__________________________________________________________________________________________________
stage2_block_r3_c2_bn (BatchNor (None, 16, 16, 256)  1024        stage2_block_r3_c2[0][0]         
__________________________________________________________________________________________________
stage2_block_r3_add (Add)       (None, 16, 16, 256)  0           stage2_block_r2_add[0][0]        
                                                                 stage2_block_r3_c2_bn[0][0]      
__________________________________________________________________________________________________
stage2_block_bn (BatchNormaliza (None, 16, 16, 256)  1024        stage2_block_r3_add[0][0]        
__________________________________________________________________________________________________
stage2_block_act (Activation)   (None, 16, 16, 256)  0           stage2_block_bn[0][0]            
__________________________________________________________________________________________________
stage3_block_start (Conv2D)     (None, 8, 8, 512)    1179648     stage2_block_act[0][0]           
__________________________________________________________________________________________________
stage3_block_start_bn (BatchNor (None, 8, 8, 512)    2048        stage3_block_start[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_c1 (Conv2D)     (None, 8, 8, 128)    589824      stage3_block_start_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_c1_bn (BatchNor (None, 8, 8, 128)    512         stage3_block_r0_c1[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_c1_act (Activat (None, 8, 8, 128)    0           stage3_block_r0_c1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d0 (Conv2D)     (None, 8, 8, 64)     73728       stage3_block_r0_c1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d0_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d0[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d0_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d0_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d0_cat (Concate (None, 8, 8, 192)    0           stage3_block_r0_c1_act[0][0]     
                                                                 stage3_block_r0_d0_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d1 (Conv2D)     (None, 8, 8, 64)     110592      stage3_block_r0_d0_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d1_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d1[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d1_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d1_cat (Concate (None, 8, 8, 256)    0           stage3_block_r0_d0_cat[0][0]     
                                                                 stage3_block_r0_d1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d2 (Conv2D)     (None, 8, 8, 64)     147456      stage3_block_r0_d1_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d2_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d2[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d2_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d2_cat (Concate (None, 8, 8, 320)    0           stage3_block_r0_d1_cat[0][0]     
                                                                 stage3_block_r0_d2_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d3 (Conv2D)     (None, 8, 8, 64)     184320      stage3_block_r0_d2_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d3_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d3[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d3_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d3_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d3_cat (Concate (None, 8, 8, 384)    0           stage3_block_r0_d2_cat[0][0]     
                                                                 stage3_block_r0_d3_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d4 (Conv2D)     (None, 8, 8, 64)     221184      stage3_block_r0_d3_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d4_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d4[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d4_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d4_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d4_cat (Concate (None, 8, 8, 448)    0           stage3_block_r0_d3_cat[0][0]     
                                                                 stage3_block_r0_d4_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d5 (Conv2D)     (None, 8, 8, 64)     258048      stage3_block_r0_d4_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d5_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d5[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d5_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d5_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d5_cat (Concate (None, 8, 8, 512)    0           stage3_block_r0_d4_cat[0][0]     
                                                                 stage3_block_r0_d5_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d6 (Conv2D)     (None, 8, 8, 64)     294912      stage3_block_r0_d5_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d6_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d6[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d6_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d6_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d6_cat (Concate (None, 8, 8, 576)    0           stage3_block_r0_d5_cat[0][0]     
                                                                 stage3_block_r0_d6_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d7 (Conv2D)     (None, 8, 8, 64)     331776      stage3_block_r0_d6_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_d7_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r0_d7[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_d7_act (Activat (None, 8, 8, 64)     0           stage3_block_r0_d7_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r0_d7_cat (Concate (None, 8, 8, 640)    0           stage3_block_r0_d6_cat[0][0]     
                                                                 stage3_block_r0_d7_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_c2 (Conv2D)     (None, 8, 8, 512)    327680      stage3_block_r0_d7_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r0_c2_bn (BatchNor (None, 8, 8, 512)    2048        stage3_block_r0_c2[0][0]         
__________________________________________________________________________________________________
stage3_block_r0_add (Add)       (None, 8, 8, 512)    0           stage3_block_start_bn[0][0]      
                                                                 stage3_block_r0_c2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_c1 (Conv2D)     (None, 8, 8, 128)    589824      stage3_block_r0_add[0][0]        
__________________________________________________________________________________________________
stage3_block_r1_c1_bn (BatchNor (None, 8, 8, 128)    512         stage3_block_r1_c1[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_c1_act (Activat (None, 8, 8, 128)    0           stage3_block_r1_c1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d0 (Conv2D)     (None, 8, 8, 64)     73728       stage3_block_r1_c1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d0_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d0[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d0_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d0_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d0_cat (Concate (None, 8, 8, 192)    0           stage3_block_r1_c1_act[0][0]     
                                                                 stage3_block_r1_d0_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d1 (Conv2D)     (None, 8, 8, 64)     110592      stage3_block_r1_d0_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d1_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d1[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d1_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d1_cat (Concate (None, 8, 8, 256)    0           stage3_block_r1_d0_cat[0][0]     
                                                                 stage3_block_r1_d1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d2 (Conv2D)     (None, 8, 8, 64)     147456      stage3_block_r1_d1_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d2_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d2[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d2_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d2_cat (Concate (None, 8, 8, 320)    0           stage3_block_r1_d1_cat[0][0]     
                                                                 stage3_block_r1_d2_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d3 (Conv2D)     (None, 8, 8, 64)     184320      stage3_block_r1_d2_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d3_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d3[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d3_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d3_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d3_cat (Concate (None, 8, 8, 384)    0           stage3_block_r1_d2_cat[0][0]     
                                                                 stage3_block_r1_d3_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d4 (Conv2D)     (None, 8, 8, 64)     221184      stage3_block_r1_d3_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d4_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d4[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d4_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d4_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d4_cat (Concate (None, 8, 8, 448)    0           stage3_block_r1_d3_cat[0][0]     
                                                                 stage3_block_r1_d4_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d5 (Conv2D)     (None, 8, 8, 64)     258048      stage3_block_r1_d4_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d5_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d5[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d5_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d5_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d5_cat (Concate (None, 8, 8, 512)    0           stage3_block_r1_d4_cat[0][0]     
                                                                 stage3_block_r1_d5_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d6 (Conv2D)     (None, 8, 8, 64)     294912      stage3_block_r1_d5_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d6_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d6[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d6_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d6_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d6_cat (Concate (None, 8, 8, 576)    0           stage3_block_r1_d5_cat[0][0]     
                                                                 stage3_block_r1_d6_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d7 (Conv2D)     (None, 8, 8, 64)     331776      stage3_block_r1_d6_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_d7_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r1_d7[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_d7_act (Activat (None, 8, 8, 64)     0           stage3_block_r1_d7_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r1_d7_cat (Concate (None, 8, 8, 640)    0           stage3_block_r1_d6_cat[0][0]     
                                                                 stage3_block_r1_d7_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_c2 (Conv2D)     (None, 8, 8, 512)    327680      stage3_block_r1_d7_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r1_c2_bn (BatchNor (None, 8, 8, 512)    2048        stage3_block_r1_c2[0][0]         
__________________________________________________________________________________________________
stage3_block_r1_add (Add)       (None, 8, 8, 512)    0           stage3_block_r0_add[0][0]        
                                                                 stage3_block_r1_c2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_c1 (Conv2D)     (None, 8, 8, 128)    589824      stage3_block_r1_add[0][0]        
__________________________________________________________________________________________________
stage3_block_r2_c1_bn (BatchNor (None, 8, 8, 128)    512         stage3_block_r2_c1[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_c1_act (Activat (None, 8, 8, 128)    0           stage3_block_r2_c1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d0 (Conv2D)     (None, 8, 8, 64)     73728       stage3_block_r2_c1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d0_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d0[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d0_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d0_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d0_cat (Concate (None, 8, 8, 192)    0           stage3_block_r2_c1_act[0][0]     
                                                                 stage3_block_r2_d0_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d1 (Conv2D)     (None, 8, 8, 64)     110592      stage3_block_r2_d0_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d1_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d1[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d1_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d1_cat (Concate (None, 8, 8, 256)    0           stage3_block_r2_d0_cat[0][0]     
                                                                 stage3_block_r2_d1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d2 (Conv2D)     (None, 8, 8, 64)     147456      stage3_block_r2_d1_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d2_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d2[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d2_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d2_cat (Concate (None, 8, 8, 320)    0           stage3_block_r2_d1_cat[0][0]     
                                                                 stage3_block_r2_d2_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d3 (Conv2D)     (None, 8, 8, 64)     184320      stage3_block_r2_d2_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d3_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d3[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d3_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d3_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d3_cat (Concate (None, 8, 8, 384)    0           stage3_block_r2_d2_cat[0][0]     
                                                                 stage3_block_r2_d3_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d4 (Conv2D)     (None, 8, 8, 64)     221184      stage3_block_r2_d3_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d4_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d4[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d4_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d4_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d4_cat (Concate (None, 8, 8, 448)    0           stage3_block_r2_d3_cat[0][0]     
                                                                 stage3_block_r2_d4_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d5 (Conv2D)     (None, 8, 8, 64)     258048      stage3_block_r2_d4_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d5_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d5[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d5_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d5_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d5_cat (Concate (None, 8, 8, 512)    0           stage3_block_r2_d4_cat[0][0]     
                                                                 stage3_block_r2_d5_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d6 (Conv2D)     (None, 8, 8, 64)     294912      stage3_block_r2_d5_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d6_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d6[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d6_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d6_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d6_cat (Concate (None, 8, 8, 576)    0           stage3_block_r2_d5_cat[0][0]     
                                                                 stage3_block_r2_d6_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d7 (Conv2D)     (None, 8, 8, 64)     331776      stage3_block_r2_d6_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_d7_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r2_d7[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_d7_act (Activat (None, 8, 8, 64)     0           stage3_block_r2_d7_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r2_d7_cat (Concate (None, 8, 8, 640)    0           stage3_block_r2_d6_cat[0][0]     
                                                                 stage3_block_r2_d7_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_c2 (Conv2D)     (None, 8, 8, 512)    327680      stage3_block_r2_d7_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r2_c2_bn (BatchNor (None, 8, 8, 512)    2048        stage3_block_r2_c2[0][0]         
__________________________________________________________________________________________________
stage3_block_r2_add (Add)       (None, 8, 8, 512)    0           stage3_block_r1_add[0][0]        
                                                                 stage3_block_r2_c2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_c1 (Conv2D)     (None, 8, 8, 128)    589824      stage3_block_r2_add[0][0]        
__________________________________________________________________________________________________
stage3_block_r3_c1_bn (BatchNor (None, 8, 8, 128)    512         stage3_block_r3_c1[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_c1_act (Activat (None, 8, 8, 128)    0           stage3_block_r3_c1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d0 (Conv2D)     (None, 8, 8, 64)     73728       stage3_block_r3_c1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d0_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d0[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d0_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d0_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d0_cat (Concate (None, 8, 8, 192)    0           stage3_block_r3_c1_act[0][0]     
                                                                 stage3_block_r3_d0_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d1 (Conv2D)     (None, 8, 8, 64)     110592      stage3_block_r3_d0_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d1_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d1[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d1_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d1_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d1_cat (Concate (None, 8, 8, 256)    0           stage3_block_r3_d0_cat[0][0]     
                                                                 stage3_block_r3_d1_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d2 (Conv2D)     (None, 8, 8, 64)     147456      stage3_block_r3_d1_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d2_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d2[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d2_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d2_cat (Concate (None, 8, 8, 320)    0           stage3_block_r3_d1_cat[0][0]     
                                                                 stage3_block_r3_d2_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d3 (Conv2D)     (None, 8, 8, 64)     184320      stage3_block_r3_d2_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d3_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d3[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d3_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d3_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d3_cat (Concate (None, 8, 8, 384)    0           stage3_block_r3_d2_cat[0][0]     
                                                                 stage3_block_r3_d3_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d4 (Conv2D)     (None, 8, 8, 64)     221184      stage3_block_r3_d3_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d4_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d4[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d4_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d4_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d4_cat (Concate (None, 8, 8, 448)    0           stage3_block_r3_d3_cat[0][0]     
                                                                 stage3_block_r3_d4_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d5 (Conv2D)     (None, 8, 8, 64)     258048      stage3_block_r3_d4_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d5_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d5[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d5_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d5_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d5_cat (Concate (None, 8, 8, 512)    0           stage3_block_r3_d4_cat[0][0]     
                                                                 stage3_block_r3_d5_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d6 (Conv2D)     (None, 8, 8, 64)     294912      stage3_block_r3_d5_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d6_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d6[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d6_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d6_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d6_cat (Concate (None, 8, 8, 576)    0           stage3_block_r3_d5_cat[0][0]     
                                                                 stage3_block_r3_d6_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d7 (Conv2D)     (None, 8, 8, 64)     331776      stage3_block_r3_d6_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_d7_bn (BatchNor (None, 8, 8, 64)     256         stage3_block_r3_d7[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_d7_act (Activat (None, 8, 8, 64)     0           stage3_block_r3_d7_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_r3_d7_cat (Concate (None, 8, 8, 640)    0           stage3_block_r3_d6_cat[0][0]     
                                                                 stage3_block_r3_d7_act[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_c2 (Conv2D)     (None, 8, 8, 512)    327680      stage3_block_r3_d7_cat[0][0]     
__________________________________________________________________________________________________
stage3_block_r3_c2_bn (BatchNor (None, 8, 8, 512)    2048        stage3_block_r3_c2[0][0]         
__________________________________________________________________________________________________
stage3_block_r3_add (Add)       (None, 8, 8, 512)    0           stage3_block_r2_add[0][0]        
                                                                 stage3_block_r3_c2_bn[0][0]      
__________________________________________________________________________________________________
stage3_block_bn (BatchNormaliza (None, 8, 8, 512)    2048        stage3_block_r3_add[0][0]        
__________________________________________________________________________________________________
stage3_block_act (Activation)   (None, 8, 8, 512)    0           stage3_block_bn[0][0]            
__________________________________________________________________________________________________
dropout (Dropout)               (None, 8, 8, 512)    0           stage3_block_act[0][0]           
__________________________________________________________________________________________________
pooling (GlobalAveragePooling2D (None, 512)          0           dropout[0][0]                    
__________________________________________________________________________________________________
predictions (Dense)             (None, 100)          51300       pooling[0][0]                    
==================================================================================================
Total params: 14,901,220
Trainable params: 14,881,508
Non-trainable params: 19,712
__________________________________________________________________________________________________
network depth: 124
fit 開始
Epoch 150: Learning rate 5.0e-01 -> 5.0e-02
Epoch 225: Learning rate 5.0e-02 -> 5.0e-03
Epoch 285: Freeze BNs (layers = 126)
Epoch 300: Unfreeze BNs (layers = 126)
fit 終了 (20100.358[s])
save 開始
save 終了 (57.061[s])
evaluate 開始
evaluate 終了 (17.245[s])
Test loss:     1.110
Test accuracy: 0.821
Test error:    0.179
_run 終了 (20191.014[s])
