* ******************************************************************************

* iCEcube Report

* Version:            2016.02.27810

* Build Date:         Jan 29 2016 01:44:18

* File Generated:     Aug 24 2016 00:01:43

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  649
    LUTs:                 1041
    RAMs:                 2
    IOBs:                 22
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1042/1280
        Combinational Logic Cells: 393      out of   1280      30.7031%
        Sequential Logic Cells:    649      out of   1280      50.7031%
        Logic Tiles:               158      out of   160       98.75%
    Registers: 
        Logic Registers:           649      out of   1280      50.7031%
        IO Registers:              1        out of   560       0.178571
    Block RAMs:                    2        out of   16        12.5%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                10       out of   96        10.4167%
        Output Pins:               12       out of   96        12.5%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 3        out of   24        12.5%
    Bank 1: 3        out of   25        12%
    Bank 0: 8        out of   23        34.7826%
    Bank 2: 8        out of   24        33.3333%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function        Signal Name   
    ----------  ---------  -----------  -------  -------  -----------        -----------   
    9           Input      SB_LVCMOS    No       3        Simple Input       rx            
    21          Input      SB_LVCMOS    No       3        Simple Input       xtalClock     
    112         Input      SB_LVCMOS    No       0        Simple Input       input[0]      
    113         Input      SB_LVCMOS    No       0        Simple Input       input[1]      
    114         Input      SB_LVCMOS    No       0        Simple Input       input[2]      
    115         Input      SB_LVCMOS    No       0        Simple Input       input[3]      
    116         Input      SB_LVCMOS    No       0        Simple Input       input[4]      
    117         Input      SB_LVCMOS    No       0        Simple Input       input[5]      
    118         Input      SB_LVCMOS    No       0        Simple Input       input[6]      
    119         Input      SB_LVCMOS    No       0        Simple Input       input[7]      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function        Signal Name   
    ----------  ---------  -----------  -------  -------  -----------        -----------   
    8           Output     SB_LVCMOS    No       3        Simple Output      tx            
    44          Output     SB_LVCMOS    No       2        Simple Output      testcnt[7]    
    45          Output     SB_LVCMOS    No       2        Simple Output      testcnt[6]    
    47          Output     SB_LVCMOS    No       2        Simple Output      testcnt[5]    
    48          Output     SB_LVCMOS    No       2        Simple Output      testcnt[4]    
    56          Output     SB_LVCMOS    No       2        Simple Output      testcnt[3]    
    60          Output     SB_LVCMOS    No       2        Simple Output      testcnt[2]    
    61          Output     SB_LVCMOS    No       2        Simple Output      testcnt[1]    
    62          Output     SB_LVCMOS    No       2        Simple Output      testcnt[0]    
    95          Output     SB_LVCMOS    No       1        Simple Output      debugleds[1]  
    98          Output     SB_LVCMOS    No       1        Simple Output      debugleds[0]  
    99          Output     SB_LVCMOS    No       1        Output Registered  ready50       

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name  
    -------------  -------  ---------  ------  -----------  
    1              3        IO         648     xtalClock_c  
