
;; Function yy_state_type yy_get_previous_state() (_ZL21yy_get_previous_statev, funcdef_no=87, decl_uid=4292, cgraph_uid=87, symbol_order=114) (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 17 n_edges 23 count 29 (  1.7)


yy_state_type yy_get_previous_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,16u} r7={1d,16u} r16={1d,15u} r17={9d,7u} r20={1d,16u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r141={1d,1u} r146={1d,1u} 
;;    total ref usage 177{60d,117u,0e} in 60{60 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 17[9,17] 20[18,18] 21[19,19] 22[20,20] 23[21,21] 24[22,22] 25[23,23] 26[24,24] 27[25,25] 28[26,26] 37[27,27] 38[28,28] 100[29,31] 101[32,33] 102[34,36] 103[37,37] 104[38,38] 108[39,39] 114[40,40] 120[41,42] 121[43,44] 122[45,46] 123[47,48] 126[49,49] 127[50,50] 129[51,51] 131[52,52] 133[53,53] 134[54,54] 135[55,55] 136[56,56] 137[57,57] 141[58,58] 146[59,59] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d18(20){ }d19(21){ }d20(22){ }d21(23){ }d22(24){ }d23(25){ }d24(26){ }d25(27){ }d26(28){ }d27(37){ }d28(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[18],21[19],22[20],23[21],24[22],25[23],26[24],27[25],28[26],37[27],38[28]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[18],21[19],22[20],23[21],24[22],25[23],26[24],27[25],28[26],37[27],38[28]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[18]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 101 103 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 100 101 103 120 121 122 123
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[18]
;; rd  gen 	(7) 100[31],101[33],103[37],120[42],121[44],122[46],123[48]
;; rd  kill	(14) 100[29,30,31],101[32,33],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; rd  out 	(11) 6[6],7[7],16[8],20[18],100[31],101[33],103[37],120[42],121[44],122[46],123[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 2 11 )->[3]->( 12 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ d6(bb 0 insn -1) }u7(7){ d7(bb 0 insn -1) }u8(16){ d8(bb 0 insn -1) }u9(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;; rd  gen 	(1) 17[17]
;; rd  kill	(9) 17[9,10,11,12,13,14,15,16,17]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; rd  out 	(17) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ d6(bb 0 insn -1) }u16(7){ d7(bb 0 insn -1) }u17(16){ d8(bb 0 insn -1) }u18(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 102 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags] 102 104
;; live  kill	
;; rd  in  	(18) 6[6],7[7],16[8],17[17],20[18],100[29,31],101[32,33],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;; rd  gen 	(3) 17[16],102[36],104[38]
;; rd  kill	(13) 17[9,10,11,12,13,14,15,16,17],102[34,35,36],104[38]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 104 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 104 120 121 122 123
;; rd  out 	(19) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],102[36],103[37],104[38],120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ d6(bb 0 insn -1) }u23(7){ d7(bb 0 insn -1) }u24(16){ d8(bb 0 insn -1) }u25(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 102 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  gen 	 102 126 127
;; live  kill	
;; rd  in  	(19) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],102[36],103[37],104[38],120[41,42],121[43,44],122[45,46],123[47,48]
;; rd  gen 	(3) 102[35],126[49],127[50]
;; rd  kill	(5) 102[34,35,36],126[49],127[50]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; rd  out 	(18) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],102[35],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 4 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(6){ d6(bb 0 insn -1) }u30(7){ d7(bb 0 insn -1) }u31(16){ d8(bb 0 insn -1) }u32(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags] 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 129
;; live  kill	
;; rd  in  	(20) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],102[35,36],103[37],104[38],120[41,42],121[43,44],122[45,46],123[47,48]
;; rd  gen 	(2) 17[9],129[51]
;; rd  kill	(10) 17[9,10,11,12,13,14,15,16,17],129[51]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; rd  out 	(19) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],102[35,36],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(6){ d6(bb 0 insn -1) }u38(7){ d7(bb 0 insn -1) }u39(16){ d8(bb 0 insn -1) }u40(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  gen 	 120 121 122 123
;; live  kill	
;; rd  in  	(19) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],102[35,36],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;; rd  gen 	(4) 120[41],121[43],122[45],123[47]
;; rd  kill	(8) 120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; rd  out 	(15) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],102[35,36],103[37],120[41],121[43],122[45],123[47]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 7 10 6 9 )->[8]->( 11 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ d6(bb 0 insn -1) }u44(7){ d7(bb 0 insn -1) }u45(16){ d8(bb 0 insn -1) }u46(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 131 133 134 135 136 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 108 131 133 134 135 136 137
;; live  kill	 17 [flags]
;; rd  in  	(22) 6[6],7[7],16[8],20[18],100[29,30,31],101[32,33],102[34,35,36],103[37],120[41,42],121[43,44],122[45,46],123[47,48],134[54]
;; rd  gen 	(8) 17[14],108[39],131[52],133[53],134[54],135[55],136[56],137[57]
;; rd  kill	(16) 17[9,10,11,12,13,14,15,16,17],108[39],131[52],133[53],134[54],135[55],136[56],137[57]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
;; rd  out 	(21) 6[6],7[7],16[8],20[18],101[32,33],102[34,35,36],103[37],120[41,42],121[43,44],122[45,46],123[47,48],131[52],134[54],135[55]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 8 )->[9]->( 10 8 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(6){ d6(bb 0 insn -1) }u61(7){ d7(bb 0 insn -1) }u62(16){ d8(bb 0 insn -1) }u63(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; live  gen 	 17 [flags] 100 114
;; live  kill	
;; rd  in  	(26) 6[6],7[7],16[8],17[14],20[18],101[32,33],102[34,35,36],103[37],108[39],120[41,42],121[43,44],122[45,46],123[47,48],131[52],133[53],134[54],135[55],136[56],137[57]
;; rd  gen 	(3) 17[13],100[30],114[40]
;; rd  kill	(13) 17[9,10,11,12,13,14,15,16,17],100[29,30,31],114[40]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
;; rd  out 	(20) 6[6],7[7],16[8],20[18],100[30],101[32,33],102[34,35,36],103[37],120[41,42],121[43,44],122[45,46],123[47,48],134[54]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 9 )->[10]->( 8 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ d6(bb 0 insn -1) }u70(7){ d7(bb 0 insn -1) }u71(16){ d8(bb 0 insn -1) }u72(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; live  gen 	 102 141
;; live  kill	
;; rd  in  	(20) 6[6],7[7],16[8],20[18],100[30],101[32,33],102[34,35,36],103[37],120[41,42],121[43,44],122[45,46],123[47,48],134[54]
;; rd  gen 	(2) 102[34],141[58]
;; rd  kill	(4) 102[34,35,36],141[58]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; rd  out 	(17) 6[6],7[7],16[8],20[18],100[30],101[32,33],102[34],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 8 )->[11]->( 3 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(6){ d6(bb 0 insn -1) }u77(7){ d7(bb 0 insn -1) }u78(16){ d8(bb 0 insn -1) }u79(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 135
;; lr  def 	 17 [flags] 100 101 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; live  gen 	 100 101 146
;; live  kill	 17 [flags]
;; rd  in  	(21) 6[6],7[7],16[8],20[18],101[32,33],102[34,35,36],103[37],120[41,42],121[43,44],122[45,46],123[47,48],131[52],134[54],135[55]
;; rd  gen 	(3) 100[29],101[32],146[59]
;; rd  kill	(15) 17[9,10,11,12,13,14,15,16,17],100[29,30,31],101[32,33],146[59]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; rd  out 	(15) 6[6],7[7],16[8],20[18],100[29],101[32],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 3 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(6){ d6(bb 0 insn -1) }u86(7){ d7(bb 0 insn -1) }u87(16){ d8(bb 0 insn -1) }u88(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 6[6],7[7],16[8],20[18],100[29,31],101[32,33],103[37],120[41,42],121[43,44],122[45,46],123[47,48]
;; rd  gen 	(1) 17[11]
;; rd  kill	(9) 17[9,10,11,12,13,14,15,16,17]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; rd  out 	(12) 6[6],7[7],16[8],20[18],100[29,31],120[41,42],121[43,44],123[47,48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(6){ d6(bb 0 insn -1) }u92(7){ d7(bb 0 insn -1) }u93(16){ d8(bb 0 insn -1) }u94(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 6[6],7[7],16[8],20[18],100[29,31],120[41,42],121[43,44],123[47,48]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; rd  out 	(10) 6[6],7[7],16[8],20[18],100[29,31],120[41,42],121[43,44]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 13 12 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(6){ d6(bb 0 insn -1) }u97(7){ d7(bb 0 insn -1) }u98(16){ d8(bb 0 insn -1) }u99(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 6[6],7[7],16[8],20[18],100[29,31],120[41,42],121[43,44],123[47,48]
;; rd  gen 	(1) 17[10]
;; rd  kill	(9) 17[9,10,11,12,13,14,15,16,17]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; rd  out 	(8) 6[6],7[7],16[8],20[18],100[29,31],121[43,44]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(6){ d6(bb 0 insn -1) }u103(7){ d7(bb 0 insn -1) }u104(16){ d8(bb 0 insn -1) }u105(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 6[6],7[7],16[8],20[18],100[29,31],121[43,44]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; rd  out 	(6) 6[6],7[7],16[8],20[18],100[29,31]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 15 14 )->[16]->( 1 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(6){ d6(bb 0 insn -1) }u108(7){ d7(bb 0 insn -1) }u109(16){ d8(bb 0 insn -1) }u110(20){ d18(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(8) 6[6],7[7],16[8],20[18],100[29,31],121[43,44]
;; rd  gen 	(1) 0[0]
;; rd  kill	(2) 0[0,1]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[18]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

( 16 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u113(0){ d0(bb 16 insn 123) }u114(6){ d6(bb 0 insn -1) }u115(7){ d7(bb 0 insn -1) }u116(20){ d18(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[18]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 16 insn 123) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d18(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 40 to worklist
  Adding insn 52 to worklist
  Adding insn 73 to worklist
  Adding insn 82 to worklist
  Adding insn 108 to worklist
  Adding insn 110 to worklist
  Adding insn 114 to worklist
  Adding insn 116 to worklist
  Adding insn 124 to worklist
Finished finding needed instructions:
  Adding insn 123 to worklist
Processing use of (reg 100 [ yy_current_state ]) in insn 123:
  Adding insn 25 to worklist
  Adding insn 98 to worklist
Processing use of (reg 146 [ D.6590 ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 135 [ D.6593 ]) in insn 97:
  Adding insn 69 to worklist
Processing use of (reg 133 [ D.6593 ]) in insn 69:
  Adding insn 67 to worklist
Processing use of (reg 134 [ D.6593 ]) in insn 69:
  Adding insn 68 to worklist
Processing use of (reg 102 [ yy_c ]) in insn 68:
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 87 to worklist
Processing use of (reg 141 [ D.6590 ]) in insn 87:
  Adding insn 86 to worklist
Processing use of (reg 134 [ D.6593 ]) in insn 86:
Processing use of (reg 127 [ D.6590 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 126 [ D.6590 ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 104 [ D.6588 ]) in insn 43:
  Adding insn 38 to worklist
Processing use of (reg 101 [ yy_cp ]) in insn 38:
  Adding insn 27 to worklist
  Adding insn 100 to worklist
Processing use of (reg 101 [ yy_cp ]) in insn 100:
Processing use of (reg 108 [ D.6592 ]) in insn 67:
  Adding insn 65 to worklist
Processing use of (reg 131 [ yy_current_state ]) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 100 [ yy_current_state ]) in insn 64:
  Adding insn 78 to worklist
Processing use of (reg 114 [ D.6591 ]) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 131 [ yy_current_state ]) in insn 77:
Processing use of (reg 0 ax) in insn 124:
Processing use of (reg 121 [ yy_last_accepting_cpos_lsm.162 ]) in insn 116:
  Adding insn 31 to worklist
  Adding insn 19 to worklist
Processing use of (reg 101 [ yy_cp ]) in insn 19:
Processing use of (reg 17 flags) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 120 [ yy_last_accepting_cpos_lsm.163 ]) in insn 113:
  Adding insn 16 to worklist
  Adding insn 21 to worklist
Processing use of (reg 123 [ yy_last_accepting_state_lsm.160 ]) in insn 110:
  Adding insn 30 to worklist
  Adding insn 20 to worklist
Processing use of (reg 100 [ yy_current_state ]) in insn 20:
Processing use of (reg 17 flags) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 122 [ yy_last_accepting_state_lsm.161 ]) in insn 107:
  Adding insn 17 to worklist
  Adding insn 22 to worklist
Processing use of (reg 17 flags) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 100 [ yy_current_state ]) in insn 81:
Processing use of (reg 17 flags) in insn 73:
  Adding insn 72 to worklist
Processing use of (reg 100 [ yy_current_state ]) in insn 72:
Processing use of (reg 137 [ D.6593 ]) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 136 [ D.6593 ]) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 135 [ D.6593 ]) in insn 70:
Processing use of (reg 17 flags) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 129 [ yy_current_state ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 100 [ yy_current_state ]) in insn 50:
Processing use of (reg 17 flags) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 104 [ D.6588 ]) in insn 39:
Processing use of (reg 17 flags) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 101 [ yy_cp ]) in insn 35:
Processing use of (reg 103 [ D.6587 ]) in insn 35:
  Adding insn 29 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


yy_state_type yy_get_previous_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,16u} r7={1d,16u} r16={1d,15u} r17={9d,7u} r20={1d,16u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r141={1d,1u} r146={1d,1u} 
;;    total ref usage 177{60d,117u,0e} in 60{60 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 101 103 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 100 101 103 120 121 122 123
;; live  kill	
(note 23 0 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 15 23 25 2 NOTE_INSN_FUNCTION_BEG)
(insn 25 15 26 2 (set (reg/v:SI 100 [ yy_current_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1413 90 {*movsi_internal}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1413 -1
     (nil))
(insn 27 26 28 2 (set (reg/v/f:DI 101 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1415 89 {*movdi_internal}
     (nil))
(debug_insn 28 27 29 2 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1415 -1
     (nil))
(insn 29 28 30 2 (set (reg/f:DI 103 [ D.6587 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1415 89 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 31 30 16 2 (set (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 16 31 17 2 (set (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (const_int 0 [0])) lex.yy.c:1415 93 {*movqi_internal}
     (nil))
(insn 17 16 102 2 (set (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (const_int 0 [0])) lex.yy.c:1415 93 {*movqi_internal}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

;; basic block 3, loop depth 0, count 0, freq 989, probably never executed
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              11 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 102 17 32 3 8 "" [0 uses])
(note 32 102 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 3 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) -1
     (nil))
(debug_insn 34 33 35 3 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
(insn 35 34 36 3 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 101 [ yy_cp ])
            (reg/f:DI 103 [ D.6587 ]))) lex.yy.c:1415 8 {*cmpdi_1}
     (nil))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) lex.yy.c:1415 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 105)
;;  succ:       12 [9.0%]  (LOOP_EXIT)
;;              4 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

;; basic block 4, loop depth 0, count 0, freq 900, probably never executed
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [91.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 102 104
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  gen 	 17 [flags] 102 104
;; live  kill	
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 18 4 (set (reg:QI 104 [ D.6588 ])
        (mem:QI (reg/v/f:DI 101 [ yy_cp ]) [0 MEM[base: yy_cp_3, offset: 0B]+0 S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
(insn 18 38 39 4 (set (reg/v:QI 102 [ yy_c ])
        (const_int 1 [0x1])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
(insn 39 18 40 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 104 [ D.6588 ])
            (const_int 0 [0]))) lex.yy.c:1417 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 46)
            (pc))) lex.yy.c:1417 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 46)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 104 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 104 120 121 122 123

;; basic block 5, loop depth 0, count 0, freq 450, probably never executed
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 102 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104 120 121 122 123
;; live  gen 	 102 126 127
;; live  kill	
(note 41 40 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 43 41 44 5 (set (reg:SI 126 [ D.6590 ])
        (zero_extend:SI (reg:QI 104 [ D.6588 ]))) lex.yy.c:1417 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 104 [ D.6588 ])
        (nil)))
(insn 44 43 45 5 (set (reg:DI 127 [ D.6590 ])
        (zero_extend:DI (reg:SI 126 [ D.6590 ]))) lex.yy.c:1417 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 126 [ D.6590 ])
        (nil)))
(insn 45 44 46 5 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 127 [ D.6590 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 127 [ D.6590 ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 6, loop depth 0, count 0, freq 900, probably never executed
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags] 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 129
;; live  kill	
(code_label 46 45 47 6 3 "" [1 uses])
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 6 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1417 -1
     (nil))
(insn 50 48 51 6 (set (reg:DI 129 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1418 142 {*extendsidi2_rex64}
     (nil))
(insn 51 50 52 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:HI (plus:DI (mult:DI (reg:DI 129 [ yy_current_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])
            (const_int 0 [0]))) lex.yy.c:1418 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 129 [ yy_current_state ])
        (nil)))
(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) lex.yy.c:1418 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 59)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 7, loop depth 0, count 0, freq 450, probably never executed
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  gen 	 120 121 122 123
;; live  kill	
(note 53 52 19 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 19 53 20 7 (set (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1418 89 {*movdi_internal}
     (nil))
(insn 20 19 21 7 (set (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1418 90 {*movsi_internal}
     (nil))
(insn 21 20 22 7 (set (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
(insn 22 21 59 7 (set (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 8, loop depth 0, count 0, freq 10000, probably never executed
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU,DFS_BACK)
;;              6 [50.0%] 
;;              9 [50.0%]  (DFS_BACK)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 131 133 134 135 136 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  gen 	 17 [flags] 108 131 133 134 135 136 137
;; live  kill	 17 [flags]
(code_label 59 22 60 8 5 "" [2 uses])
(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 8 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) -1
     (nil))
(debug_insn 62 61 64 8 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
(insn 64 62 65 8 (set (reg:DI 131 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
(insn 65 64 67 8 (set (reg:HI 108 [ D.6592 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1423 92 {*movhi_internal}
     (nil))
(insn 67 65 68 8 (set (reg:SI 133 [ D.6593 ])
        (zero_extend:SI (reg:HI 108 [ D.6592 ]))) lex.yy.c:1423 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 108 [ D.6592 ])
        (nil)))
(insn 68 67 69 8 (set (reg:SI 134 [ D.6593 ])
        (zero_extend:SI (reg/v:QI 102 [ yy_c ]))) lex.yy.c:1423 138 {*zero_extendqisi2}
     (nil))
(insn 69 68 70 8 (parallel [
            (set (reg:SI 135 [ D.6593 ])
                (plus:SI (reg:SI 133 [ D.6593 ])
                    (reg:SI 134 [ D.6593 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1423 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 133 [ D.6593 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 70 69 71 8 (set (reg:DI 136 [ D.6593 ])
        (sign_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
(insn 71 70 72 8 (set (reg:SI 137 [ D.6593 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 136 [ D.6593 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1423 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 136 [ D.6593 ])
        (nil)))
(insn 72 71 73 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 100 [ yy_current_state ])
            (reg:SI 137 [ D.6593 ]))) lex.yy.c:1423 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 137 [ D.6593 ])
        (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
            (nil))))
(jump_insn 73 72 74 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) lex.yy.c:1423 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 91)
;;  succ:       11 [9.0%]  (LOOP_EXIT)
;;              9 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134 135

;; basic block 9, loop depth 0, count 0, freq 9100, probably never executed
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [91.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u60(6){ }u61(7){ }u62(16){ }u63(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 120 121 122 123 131 134
;; live  gen 	 17 [flags] 100 114
;; live  kill	
(note 74 73 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 77 74 78 9 (set (reg:HI 114 [ D.6591 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1425 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 131 [ yy_current_state ])
        (nil)))
(insn 78 77 79 9 (set (reg/v:SI 100 [ yy_current_state ])
        (sign_extend:SI (reg:HI 114 [ D.6591 ]))) lex.yy.c:1425 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 114 [ D.6591 ])
        (nil)))
(debug_insn 79 78 81 9 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1425 -1
     (nil))
(insn 81 79 82 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 100 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1426 7 {*cmpsi_1}
     (nil))
(jump_insn 82 81 83 9 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 59)
            (pc))) lex.yy.c:1426 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 59)
;;  succ:       10 [50.0%]  (FALLTHRU)
;;              8 [50.0%]  (DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123 134

;; basic block 10, loop depth 0, count 0, freq 4550, probably never executed
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 141
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123 134
;; live  gen 	 102 141
;; live  kill	
(note 83 82 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 86 83 87 10 (set (reg:DI 141 [ D.6590 ])
        (zero_extend:DI (reg:SI 134 [ D.6593 ]))) lex.yy.c:1427 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 134 [ D.6593 ])
        (nil)))
(insn 87 86 88 10 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 141 [ D.6590 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:1427 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 141 [ D.6590 ])
        (nil)))
(debug_insn 88 87 91 10 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1427 -1
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 120 121 122 123

;; basic block 11, loop depth 0, count 0, freq 900, probably never executed
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [9.0%]  (LOOP_EXIT)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 135
;; lr  def 	 17 [flags] 100 101 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 120 121 122 123 135
;; live  gen 	 100 101 146
;; live  kill	 17 [flags]
(code_label 91 88 92 11 6 "" [1 uses])
(note 92 91 97 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 97 92 98 11 (set (reg:DI 146 [ D.6590 ])
        (zero_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1429 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 135 [ D.6593 ])
        (nil)))
(insn 98 97 99 11 (set (reg/v:SI 100 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 146 [ D.6590 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1429 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 146 [ D.6590 ])
        (nil)))
(debug_insn 99 98 100 11 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1429 -1
     (nil))
(insn 100 99 101 11 (parallel [
            (set (reg/v/f:DI 101 [ yy_cp ])
                (plus:DI (reg/v/f:DI 101 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1415 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 101 100 105 11 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1415 -1
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

;; basic block 12, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [9.0%]  (LOOP_EXIT)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(6){ }u86(7){ }u87(16){ }u88(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 105 101 106 12 2 "" [1 uses])
(note 106 105 107 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (nil)))
(jump_insn 108 107 109 12 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 111)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 111)
;;  succ:       14 [100.0%] 
;;              13 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123

;; basic block 13, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u91(6){ }u92(7){ }u93(16){ }u94(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  gen 	
;; live  kill	
(note 109 108 110 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 13 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (nil)))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121

;; basic block 14, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              12 [100.0%] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 111 110 112 14 9 "" [1 uses])
(note 112 111 113 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (nil)))
(jump_insn 114 113 115 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 117)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 117)
;;  succ:       16 [100.0%] 
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121

;; basic block 15, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u102(6){ }u103(7){ }u104(16){ }u105(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  gen 	
;; live  kill	
(note 115 114 116 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 15 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100

;; basic block 16, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 15, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 117 116 118 16 10 "" [1 uses])
(note 118 117 123 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 123 118 124 16 (set (reg/i:SI 0 ax)
        (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1433 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
        (nil)))
(insn 124 123 0 16 (use (reg/i:SI 0 ax)) lex.yy.c:1433 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_fatal_error(const char*) (_ZL14yy_fatal_errorPKc, funcdef_no=104, decl_uid=4297, cgraph_uid=104, symbol_order=131) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 1 count 3 (    1)


void yy_fatal_error(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={4d,1u} r1={4d,1u} r2={4d,1u} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r88={1d,1u} 
;;    total ref usage 187{170d,17u,0e} in 13{11 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168
;;  reg->defs[] map:	0[0,3] 1[4,7] 2[8,11] 4[12,15] 5[16,20] 6[21,21] 7[22,22] 8[23,24] 9[25,26] 10[27,28] 11[29,30] 12[31,32] 13[33,34] 14[35,36] 15[37,38] 16[39,39] 17[40,41] 18[42,43] 19[44,45] 20[46,46] 21[47,49] 22[50,52] 23[53,55] 24[56,58] 25[59,61] 26[62,64] 27[65,67] 28[68,70] 29[71,72] 30[73,74] 31[75,76] 32[77,78] 33[79,80] 34[81,82] 35[83,84] 36[85,86] 37[87,89] 38[90,92] 39[93,94] 40[95,96] 45[97,98] 46[99,100] 47[101,102] 48[103,104] 49[105,106] 50[107,108] 51[109,110] 52[111,112] 53[113,114] 54[115,116] 55[117,118] 56[119,120] 57[121,122] 58[123,124] 59[125,126] 60[127,128] 61[129,130] 62[131,132] 63[133,134] 64[135,136] 65[137,138] 66[139,140] 67[141,142] 68[143,144] 69[145,146] 70[147,148] 71[149,150] 72[151,152] 73[153,154] 74[155,156] 75[157,158] 76[159,160] 77[161,162] 78[163,164] 79[165,166] 80[167,168] 88[169,169] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d11(2){ }d15(4){ }d20(5){ }d21(6){ }d22(7){ }d39(16){ }d46(20){ }d49(21){ }d52(22){ }d55(23){ }d58(24){ }d61(25){ }d64(26){ }d67(27){ }d70(28){ }d89(37){ }d92(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[3],1[7],2[11],4[15],5[20],6[21],7[22],16[39],20[46],21[49],22[52],23[55],24[58],25[61],26[64],27[67],28[70],37[89],38[92]
;; rd  kill	(55) 0[0,1,2,3],1[4,5,6,7],2[8,9,10,11],4[12,13,14,15],5[16,17,18,19,20],6[21],7[22],16[39],20[46],21[47,48,49],22[50,51,52],23[53,54,55],24[56,57,58],25[59,60,61],26[62,63,64],27[65,66,67],28[68,69,70],37[87,88,89],38[90,91,92]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[20],6[21],7[22],16[39],20[46]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d21(bb 0 insn -1) }u1(7){ d22(bb 0 insn -1) }u2(16){ d39(bb 0 insn -1) }u3(20){ d46(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 88
;; live  kill	
;; rd  in  	(5) 5[20],6[21],7[22],16[39],20[46]
;; rd  gen 	(1) 88[169]
;; rd  kill	(1) 88[169]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[22],16[39],20[46]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d46(bb 0 insn -1) }

( )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(6){ }u15(7){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 20 { }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 13:
Processing use of (reg 0 ax) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 1 dx) in insn 13:
  Adding insn 9 to worklist
Processing use of (reg 2 cx) in insn 13:
  Adding insn 8 to worklist
Processing use of (reg 4 si) in insn 13:
  Adding insn 10 to worklist
Processing use of (reg 5 di) in insn 13:
  Adding insn 11 to worklist
Processing use of (reg 88 [ msg ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 7 sp) in insn 17:
Processing use of (reg 5 di) in insn 17:
  Adding insn 16 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


void yy_fatal_error(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={4d,1u} r1={4d,1u} r2={4d,1u} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r88={1d,1u} 
;;    total ref usage 187{170d,17u,0e} in 13{11 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 88
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 88 [ msg ])
        (reg:DI 5 di [ msg ])) lex.yy.c:1941 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ msg ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x7f88bc3c9ea0 stderr>) [1 stderr+0 S8 A64])) lex.yy.c:1942 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f88bbed7240 *.LC1>)) lex.yy.c:1942 -1
     (nil))
(insn 8 7 9 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 88 [ msg ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 88 [ msg ])
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f88bbed7240 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x7f88bc3c9ea0 stderr>) [1 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 93 {*movqi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f88bc333948 __fprintf_chk>) [0 __builtin___fprintf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f88bc333948 __fprintf_chk>)
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(debug_insn 14 13 15 2 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1942 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:DI __fmt (clobber (const_int 0 [0]))) lex.yy.c:1942 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 5 di)
        (const_int 2 [0x2])) lex.yy.c:1943 90 {*movsi_internal}
     (nil))
(call_insn 17 16 0 2 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7f88bc31bca8 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) lex.yy.c:1943 660 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7f88bc31bca8 exit>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]


;; Function void yyensure_buffer_stack() (_ZL21yyensure_buffer_stackv, funcdef_no=100, decl_uid=4265, cgraph_uid=100, symbol_order=127)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 12 count 10 (    1)


void yyensure_buffer_stack()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,9u} r7={1d,12u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,8u} r17={12d,4u} r18={3d} r19={3d} r20={1d,9u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,3u} r88={1d,4u} r89={1d,2u} r92={1d,3u} r93={1d,4u} r97={1d,2u} r98={1d,1u} r99={1d,1u} r100={1d,2u} r101={1d} r102={1d,1u} r103={2d,2u} 
;;    total ref usage 336{262d,74u,0e} in 51{48 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248
;;  reg->defs[] map:	0[0,3] 1[4,7] 2[8,11] 4[12,17] 5[18,24] 6[25,25] 7[26,26] 8[27,29] 9[30,32] 10[33,35] 11[36,38] 12[39,41] 13[42,44] 14[45,47] 15[48,50] 16[51,51] 17[52,63] 18[64,66] 19[67,69] 20[70,70] 21[71,74] 22[75,78] 23[79,82] 24[83,86] 25[87,90] 26[91,94] 27[95,98] 28[99,102] 29[103,105] 30[106,108] 31[109,111] 32[112,114] 33[115,117] 34[118,120] 35[121,123] 36[124,126] 37[127,130] 38[131,134] 39[135,137] 40[138,140] 45[141,143] 46[144,146] 47[147,149] 48[150,152] 49[153,155] 50[156,158] 51[159,161] 52[162,164] 53[165,167] 54[168,170] 55[171,173] 56[174,176] 57[177,179] 58[180,182] 59[183,185] 60[186,188] 61[189,191] 62[192,194] 63[195,197] 64[198,200] 65[201,203] 66[204,206] 67[207,209] 68[210,212] 69[213,215] 70[216,218] 71[219,221] 72[222,224] 73[225,227] 74[228,230] 75[231,233] 76[234,236] 77[237,239] 78[240,242] 79[243,245] 80[246,248] 87[249,249] 88[250,250] 89[251,251] 92[252,252] 93[253,253] 97[254,254] 98[255,255] 99[256,256] 100[257,257] 101[258,258] 102[259,259] 103[260,261] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d11(2){ }d17(4){ }d24(5){ }d25(6){ }d26(7){ }d51(16){ }d70(20){ }d74(21){ }d78(22){ }d82(23){ }d86(24){ }d90(25){ }d94(26){ }d98(27){ }d102(28){ }d130(37){ }d134(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[3],1[7],2[11],4[17],5[24],6[25],7[26],16[51],20[70],21[74],22[78],23[82],24[86],25[90],26[94],27[98],28[102],37[130],38[134]
;; rd  kill	(69) 0[0,1,2,3],1[4,5,6,7],2[8,9,10,11],4[12,13,14,15,16,17],5[18,19,20,21,22,23,24],6[25],7[26],16[51],20[70],21[71,72,73,74],22[75,76,77,78],23[79,80,81,82],24[83,84,85,86],25[87,88,89,90],26[91,92,93,94],27[95,96,97,98],28[99,100,101,102],37[127,128,129,130],38[131,132,133,134]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[25],7[26],16[51],20[70]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 6 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d25(bb 0 insn -1) }u1(7){ d26(bb 0 insn -1) }u2(16){ d51(bb 0 insn -1) }u3(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87
;; live  kill	
;; rd  in  	(4) 6[25],7[26],16[51],20[70]
;; rd  gen 	(2) 17[63],87[249]
;; rd  kill	(13) 17[52,53,54,55,56,57,58,59,60,61,62,63],87[249]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; rd  out 	(5) 6[25],7[26],16[51],20[70],87[249]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ d25(bb 0 insn -1) }u7(7){ d26(bb 0 insn -1) }u8(16){ d51(bb 0 insn -1) }u9(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 97
;; live  kill	
;; rd  in  	(5) 6[25],7[26],16[51],20[70],87[249]
;; rd  gen 	(3) 0[2],17[52],97[254]
;; rd  kill	(17) 0[0,1,2,3],17[52,53,54,55,56,57,58,59,60,61,62,63],97[254]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[25],7[26],16[51],20[70]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 3 7 )->[4]->( )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ d25(bb 0 insn -1) }u18(7){ d26(bb 0 insn -1) }u19(16){ d51(bb 0 insn -1) }u20(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(7) 6[25],7[26],16[51],20[70],88[250],92[252],93[253]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[26],16[51],20[70]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 3 )->[5]->( 9 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ d25(bb 0 insn -1) }u24(7){ d26(bb 0 insn -1) }u25(16){ d51(bb 0 insn -1) }u26(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[25],7[26],16[51],20[70]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[25],7[26],16[51],20[70]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 2 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u27(6){ d25(bb 0 insn -1) }u28(7){ d26(bb 0 insn -1) }u29(16){ d51(bb 0 insn -1) }u30(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 17 [flags] 89 98
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[25],7[26],16[51],20[70],87[249]
;; rd  gen 	(3) 17[59],89[251],98[255]
;; rd  kill	(14) 17[52,53,54,55,56,57,58,59,60,61,62,63],89[251],98[255]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; rd  out 	(6) 6[25],7[26],16[51],20[70],87[249],89[251]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 6 )->[7]->( 4 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ d25(bb 0 insn -1) }u35(7){ d26(bb 0 insn -1) }u36(16){ d51(bb 0 insn -1) }u37(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 88 92 93
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[25],7[26],16[51],20[70],87[249],89[251]
;; rd  gen 	(5) 0[0],17[55],88[250],92[252],93[253]
;; rd  kill	(19) 0[0,1,2,3],17[52,53,54,55,56,57,58,59,60,61,62,63],88[250],92[252],93[253]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; rd  out 	(7) 6[25],7[26],16[51],20[70],88[250],92[252],93[253]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ d25(bb 0 insn -1) }u53(7){ d26(bb 0 insn -1) }u54(16){ d51(bb 0 insn -1) }u55(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  def 	 17 [flags] 99 100 101 102 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  gen 	 99 100 101 102 103
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[25],7[26],16[51],20[70],88[250],92[252],93[253]
;; rd  gen 	(5) 99[256],100[257],101[258],102[259],103[260]
;; rd  kill	(18) 17[52,53,54,55,56,57,58,59,60,61,62,63],99[256],100[257],101[258],102[259],103[260,261]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[25],7[26],16[51],20[70]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 8 5 6 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(6){ d25(bb 0 insn -1) }u68(7){ d26(bb 0 insn -1) }u69(16){ d51(bb 0 insn -1) }u70(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 6[25],7[26],16[51],20[70],87[249],89[251]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[25],7[26],16[51],20[70]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d51(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u71(6){ d25(bb 0 insn -1) }u72(7){ d26(bb 0 insn -1) }u73(20){ d70(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[25],7[26],16[51],20[70]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 20 { d70(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 22 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 41 to worklist
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 51 to worklist
  Adding insn 72 to worklist
  Adding insn 68 to worklist
Finished finding needed instructions:
Processing use of (reg 100 [ D.6619 ]) in insn 68:
  Adding insn 64 to worklist
Processing use of (reg 100 [ D.6619 ]) in insn 68:
Processing use of (reg 102) in insn 68:
  Adding insn 66 to worklist
Processing use of (reg 103) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 103) in insn 68:
Processing use of (reg 88 [ D.6620 ]) in insn 64:
  Adding insn 52 to worklist
Processing use of (reg 99 [ D.6621 ]) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 93 [ D.6621 ]) in insn 63:
  Adding insn 46 to worklist
Processing use of (reg 92 [ num_to_alloc ]) in insn 46:
  Adding insn 44 to worklist
Processing use of (reg 89 [ D.6621 ]) in insn 44:
  Adding insn 38 to worklist
Processing use of (reg 0 ax) in insn 52:
Processing use of (reg 92 [ num_to_alloc ]) in insn 72:
Processing use of (reg 7 sp) in insn 51:
Processing use of (reg 4 si) in insn 51:
  Adding insn 49 to worklist
Processing use of (reg 5 di) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 87 [ D.6619 ]) in insn 50:
  Adding insn 5 to worklist
Processing use of (reg 93 [ D.6621 ]) in insn 49:
Processing use of (reg 88 [ D.6620 ]) in insn 55:
Processing use of (reg 17 flags) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 88 [ D.6620 ]) in insn 57:
Processing use of (reg 17 flags) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 98 [ D.6621 ]) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 89 [ D.6621 ]) in insn 39:
Processing use of (reg 7 sp) in insn 22:
Processing use of (reg 5 di) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 7 sp) in insn 13:
Processing use of (reg 4 si) in insn 13:
  Adding insn 11 to worklist
Processing use of (reg 5 di) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 97) in insn 17:
  Adding insn 14 to worklist
Processing use of (reg 0 ax) in insn 14:
Processing use of (reg 17 flags) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 97) in insn 18:
Processing use of (reg 17 flags) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 87 [ D.6619 ]) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


void yyensure_buffer_stack()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,9u} r7={1d,12u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,8u} r17={12d,4u} r18={3d} r19={3d} r20={1d,9u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,3u} r88={1d,4u} r89={1d,2u} r92={1d,3u} r93={1d,4u} r97={1d,2u} r98={1d,1u} r99={1d,1u} r100={1d,2u} r101={1d} r102={1d,1u} r103={2d,2u} 
;;    total ref usage 336{262d,74u,0e} in 51{48 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 87 [ D.6619 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1811 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6619 ])
            (const_int 0 [0]))) lex.yy.c:1811 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) lex.yy.c:1811 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9328 (nil)))
 -> 36)
;;  succ:       3 [6.7%]  (FALLTHRU)
;;              6 [93.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 3, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [6.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 97
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 9 8 10 3 (var_location:DI num_to_alloc (const_int 1 [0x1])) lex.yy.c:1817 -1
     (nil))
(debug_insn 10 9 11 3 (var_location:DI size (const_int 8 [0x8])) lex.yy.c:1819 -1
     (nil))
(insn 11 10 12 3 (set (reg:DI 4 si)
        (const_int 1 [0x1])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (set (reg:DI 5 di)
        (const_int 8 [0x8])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 13 12 14 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x7f88bc316438 __builtin_calloc>) [0 __builtin_calloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x7f88bc316438 __builtin_calloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 14 13 16 3 (set (reg/f:DI 97)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 97)
            (nil))))
(debug_insn 16 14 17 3 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1819 -1
     (nil))
(insn 17 16 18 3 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (reg/f:DI 97)) lex.yy.c:1820 89 {*movdi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 97)
            (const_int 0 [0]))) lex.yy.c:1821 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 97)
        (nil)))
(jump_insn 19 18 56 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) lex.yy.c:1821 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 24)
;;  succ:       4 [0.0%]  (FALLTHRU)
;;              5 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 1
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [0.0%]  (FALLTHRU)
;;              7 [0.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 56 19 20 4 27 "" [1 uses])
(note 20 56 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f88bbee21b0 *.LC3>)) lex.yy.c:1822 89 {*movdi_internal}
     (nil))
(call_insn 22 21 24 4 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1822 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 24 22 25 5 25 "" [1 uses])
(note 25 24 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 25 30 5 (var_location:DI __dest (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(debug_insn 30 29 31 5 (var_location:SI __ch (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(debug_insn 31 30 32 5 (var_location:DI __len (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(insn 32 31 33 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (const_int 1 [0x1])) lex.yy.c:1826 89 {*movdi_internal}
     (nil))
(insn 33 32 36 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1827 89 {*movdi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u27(6){ }u28(7){ }u29(16){ }u30(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 17 [flags] 89 98
;; live  kill	 17 [flags]
(code_label 36 33 37 6 24 "" [1 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:DI 89 [ D.6621 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])) lex.yy.c:1831 89 {*movdi_internal}
     (nil))
(insn 39 38 40 6 (parallel [
            (set (reg:DI 98 [ D.6621 ])
                (plus:DI (reg:DI 89 [ D.6621 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1831 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 40 39 41 6 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 98 [ D.6621 ])
            (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64]))) lex.yy.c:1831 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 98 [ D.6621 ])
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 75)
            (pc))) lex.yy.c:1831 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 75)
;;  succ:       7 [39.0%]  (FALLTHRU)
;;              9 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89

;; basic block 7, loop depth 0, count 0, freq 3636, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [39.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 88 92 93
;; live  kill	 17 [flags]
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (var_location:DI grow_size (const_int 8 [0x8])) lex.yy.c:1834 -1
     (nil))
(insn 44 43 45 7 (parallel [
            (set (reg/v:DI 92 [ num_to_alloc ])
                (plus:DI (reg:DI 89 [ D.6621 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1836 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6621 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 45 44 46 7 (var_location:DI num_to_alloc (reg/v:DI 92 [ num_to_alloc ])) lex.yy.c:1836 -1
     (nil))
(insn 46 45 47 7 (parallel [
            (set (reg:DI 93 [ D.6621 ])
                (ashift:DI (reg/v:DI 92 [ num_to_alloc ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1838 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 47 46 48 7 (var_location:DI ptr (reg/f:DI 87 [ D.6619 ])) lex.yy.c:1838 -1
     (nil))
(debug_insn 48 47 49 7 (var_location:DI size (reg:DI 93 [ D.6621 ])) lex.yy.c:1838 -1
     (nil))
(insn 49 48 50 7 (set (reg:DI 4 si)
        (reg:DI 93 [ D.6621 ])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
(insn 50 49 51 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.6619 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6619 ])
        (nil)))
(call_insn 51 50 52 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 52 51 53 7 (set (reg/f:DI 88 [ D.6620 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 53 52 54 7 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1838 -1
     (nil))
(debug_insn 54 53 55 7 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1838 -1
     (nil))
(insn 55 54 57 7 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (reg/f:DI 88 [ D.6620 ])) lex.yy.c:1840 89 {*movdi_internal}
     (nil))
(insn 57 55 58 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6620 ])
            (const_int 0 [0]))) lex.yy.c:1841 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 56)
            (pc))) lex.yy.c:1841 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 56)
;;  succ:       4 [0.0%] 
;;              8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93

;; basic block 8, loop depth 0, count 0, freq 3635, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  def 	 17 [flags] 99 100 101 102 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  gen 	 99 100 101 102 103
;; live  kill	 17 [flags]
(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 8 (var_location:DI __dest (plus:DI (plus:DI (reg/f:DI 88 [ D.6620 ])
            (reg:DI 93 [ D.6621 ]))
        (const_int -64 [0xffffffffffffffc0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 61 60 62 8 (var_location:SI __ch (const_int 0 [0])) lex.yy.c:1845 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:DI __len (const_int 64 [0x40])) lex.yy.c:1845 -1
     (nil))
(insn 63 62 64 8 (parallel [
            (set (reg:DI 99 [ D.6621 ])
                (plus:DI (reg:DI 93 [ D.6621 ])
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 93 [ D.6621 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 64 63 66 8 (parallel [
            (set (reg:DI 100 [ D.6619 ])
                (plus:DI (reg/f:DI 88 [ D.6620 ])
                    (reg:DI 99 [ D.6621 ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6621 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6620 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 66 64 67 8 (set (reg:DI 102)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/string3.h:90 89 {*movdi_internal}
     (nil))
(insn 67 66 68 8 (set (reg:DI 103)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/string3.h:90 89 {*movdi_internal}
     (nil))
(insn 68 67 69 8 (parallel [
            (set (reg:DI 103)
                (const_int 0 [0]))
            (set (reg/f:DI 101 [ D.6619 ])
                (plus:DI (ashift:DI (reg:DI 103)
                        (const_int 3 [0x3]))
                    (reg:DI 100 [ D.6619 ])))
            (set (mem:BLK (reg:DI 100 [ D.6619 ]) [0 MEM[(void *)_13]+0 S64 A64])
                (const_int 0 [0]))
            (use (reg:DI 102))
            (use (reg:DI 103))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 935 {*rep_stosdi_rex64}
     (expr_list:REG_DEAD (reg:DI 102)
        (expr_list:REG_DEAD (reg:DI 100 [ D.6619 ])
            (expr_list:REG_UNUSED (reg:DI 103)
                (expr_list:REG_UNUSED (reg/f:DI 101 [ D.6619 ])
                    (nil))))))
(debug_insn 69 68 70 8 (var_location:DI __dest (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 70 69 71 8 (var_location:SI __ch (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 71 70 72 8 (var_location:DI __len (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(insn 72 71 75 8 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (reg/v:DI 92 [ num_to_alloc ])) lex.yy.c:1846 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 92 [ num_to_alloc ])
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;;              6 [61.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(6){ }u68(7){ }u69(16){ }u70(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 75 72 76 9 23 "" [1 uses])
(note 76 75 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_switch_to_buffer(YY_BUFFER_STATE) (_Z19yy_switch_to_bufferP15yy_buffer_state, funcdef_no=92, decl_uid=4254, cgraph_uid=92, symbol_order=119)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 13 count 10 (    1)


void yy_switch_to_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,9u} r7={1d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,8u} r17={8d,4u} r18={1d} r19={1d} r20={1d,9u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r88={1d,2u} r91={2d,5u} r92={1d,2u} r93={1d,2u} r95={1d,1u} r99={1d,3u} r104={1d,5u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 187{116d,71u,0e} in 36{35 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,7] 5[8,9] 6[10,10] 7[11,11] 8[12,12] 9[13,13] 10[14,14] 11[15,15] 12[16,16] 13[17,17] 14[18,18] 15[19,19] 16[20,20] 17[21,28] 18[29,29] 19[30,30] 20[31,31] 21[32,33] 22[34,35] 23[36,37] 24[38,39] 25[40,41] 26[42,43] 27[44,45] 28[46,47] 29[48,48] 30[49,49] 31[50,50] 32[51,51] 33[52,52] 34[53,53] 35[54,54] 36[55,55] 37[56,57] 38[58,59] 39[60,60] 40[61,61] 45[62,62] 46[63,63] 47[64,64] 48[65,65] 49[66,66] 50[67,67] 51[68,68] 52[69,69] 53[70,70] 54[71,71] 55[72,72] 56[73,73] 57[74,74] 58[75,75] 59[76,76] 60[77,77] 61[78,78] 62[79,79] 63[80,80] 64[81,81] 65[82,82] 66[83,83] 67[84,84] 68[85,85] 69[86,86] 70[87,87] 71[88,88] 72[89,89] 73[90,90] 74[91,91] 75[92,92] 76[93,93] 77[94,94] 78[95,95] 79[96,96] 80[97,97] 88[98,98] 91[99,100] 92[101,101] 93[102,102] 95[103,103] 99[104,104] 104[105,105] 105[106,106] 106[107,107] 107[108,108] 108[109,109] 109[110,110] 110[111,111] 111[112,112] 112[113,113] 113[114,114] 114[115,115] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(4){ }d9(5){ }d10(6){ }d11(7){ }d20(16){ }d31(20){ }d33(21){ }d35(22){ }d37(23){ }d39(24){ }d41(25){ }d43(26){ }d45(27){ }d47(28){ }d57(37){ }d59(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[3],2[5],4[7],5[9],6[10],7[11],16[20],20[31],21[33],22[35],23[37],24[39],25[41],26[43],27[45],28[47],37[57],38[59]
;; rd  kill	(34) 0[0,1],1[2,3],2[4,5],4[6,7],5[8,9],6[10],7[11],16[20],20[31],21[32,33],22[34,35],23[36,37],24[38,39],25[40,41],26[42,43],27[44,45],28[46,47],37[56,57],38[58,59]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[9],6[10],7[11],16[20],20[31]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 7 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d10(bb 0 insn -1) }u1(7){ d11(bb 0 insn -1) }u2(16){ d20(bb 0 insn -1) }u3(20){ d31(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 104
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88 104
;; live  kill	
;; rd  in  	(5) 5[9],6[10],7[11],16[20],20[31]
;; rd  gen 	(3) 17[27],88[98],104[105]
;; rd  kill	(10) 17[21,22,23,24,25,26,27,28],88[98],104[105]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; rd  out 	(6) 6[10],7[11],16[20],20[31],88[98],104[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d10(bb 0 insn -1) }u9(7){ d11(bb 0 insn -1) }u10(16){ d20(bb 0 insn -1) }u11(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  def 	 17 [flags] 91 92 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  gen 	 17 [flags] 91 92 105 106
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[10],7[11],16[20],20[31],88[98],104[105]
;; rd  gen 	(5) 17[24],91[100],92[101],105[106],106[107]
;; rd  kill	(13) 17[21,22,23,24,25,26,27,28],91[99,100],92[101],105[106],106[107]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; rd  out 	(7) 6[10],7[11],16[20],20[31],91[100],92[101],104[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ d10(bb 0 insn -1) }u20(7){ d11(bb 0 insn -1) }u21(16){ d20(bb 0 insn -1) }u22(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 6[10],7[11],16[20],20[31],91[100],92[101],104[105]
;; rd  gen 	(1) 17[23]
;; rd  kill	(8) 17[21,22,23,24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; rd  out 	(6) 6[10],7[11],16[20],20[31],91[100],104[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ d10(bb 0 insn -1) }u26(7){ d11(bb 0 insn -1) }u27(16){ d20(bb 0 insn -1) }u28(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 93 95 107 108 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 93 95 107 108 109
;; live  kill	
;; rd  in  	(6) 6[10],7[11],16[20],20[31],91[100],104[105]
;; rd  gen 	(5) 93[102],95[103],107[108],108[109],109[110]
;; rd  kill	(5) 93[102],95[103],107[108],108[109],109[110]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; rd  out 	(6) 6[10],7[11],16[20],20[31],91[100],104[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 8 4 5 )->[6]->( 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ d10(bb 0 insn -1) }u38(7){ d11(bb 0 insn -1) }u39(16){ d20(bb 0 insn -1) }u40(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  def 	 99 110 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 99 110 111 112 113
;; live  kill	
;; rd  in  	(7) 6[10],7[11],16[20],20[31],91[99,100],104[105]
;; rd  gen 	(5) 99[104],110[111],111[112],112[113],113[114]
;; rd  kill	(5) 99[104],110[111],111[112],112[113],113[114]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[10],7[11],16[20],20[31]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 2 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ d10(bb 0 insn -1) }u54(7){ d11(bb 0 insn -1) }u55(16){ d20(bb 0 insn -1) }u56(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(6) 6[10],7[11],16[20],20[31],88[98],104[105]
;; rd  gen 	(1) 17[22]
;; rd  kill	(8) 17[21,22,23,24,25,26,27,28]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; rd  out 	(5) 6[10],7[11],16[20],20[31],104[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 7 )->[8]->( 6 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ d10(bb 0 insn -1) }u60(7){ d11(bb 0 insn -1) }u61(16){ d20(bb 0 insn -1) }u62(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 91 114
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[10],7[11],16[20],20[31],104[105]
;; rd  gen 	(2) 91[99],114[115]
;; rd  kill	(11) 17[21,22,23,24,25,26,27,28],91[99,100],114[115]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; rd  out 	(6) 6[10],7[11],16[20],20[31],91[99],104[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 6 3 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ d10(bb 0 insn -1) }u65(7){ d11(bb 0 insn -1) }u66(16){ d20(bb 0 insn -1) }u67(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 6[10],7[11],16[20],20[31],91[100],92[101],104[105]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[10],7[11],16[20],20[31]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u68(6){ d10(bb 0 insn -1) }u69(7){ d11(bb 0 insn -1) }u70(20){ d31(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[10],7[11],16[20],20[31]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 20 { d31(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 6 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 49 to worklist
Finished finding needed instructions:
Processing use of (reg 17 flags) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 104 [ new_buffer ]) in insn 48:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 91 [ D.6626 ]) in insn 31:
  Adding insn 13 to worklist
  Adding insn 52 to worklist
Processing use of (reg 104 [ new_buffer ]) in insn 31:
Processing use of (reg 114 [ yy_buffer_stack_top ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 88 [ D.6626 ]) in insn 13:
  Adding insn 7 to worklist
Processing use of (reg 105 [ D.6625 ]) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 106 [ yy_buffer_stack_top ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 110 [ new_buffer_11(D)->yy_n_chars ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 104 [ new_buffer ]) in insn 32:
Processing use of (reg 99 [ D.6628 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 104 [ new_buffer ]) in insn 34:
Processing use of (reg 99 [ D.6628 ]) in insn 36:
Processing use of (reg 112 [ _32->yy_input_file ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 111 [ *_29 ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 91 [ D.6626 ]) in insn 37:
Processing use of (reg 113 [ *_31 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 99 [ D.6628 ]) in insn 40:
Processing use of (reg 93 [ D.6628 ]) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 107 [ yy_hold_char ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 93 [ D.6628 ]) in insn 25:
Processing use of (reg 95 [ D.6630 ]) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 91 [ D.6626 ]) in insn 24:
Processing use of (reg 108 [ *_9 ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 109 [ yy_n_chars ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 91 [ D.6626 ]) in insn 26:
Processing use of (reg 17 flags) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 92 [ D.6627 ]) in insn 18:
  Adding insn 14 to worklist
Processing use of (reg 91 [ D.6626 ]) in insn 14:
Processing use of (reg 17 flags) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 92 [ D.6627 ]) in insn 15:
Processing use of (reg 104 [ new_buffer ]) in insn 15:
Processing use of (reg 7 sp) in insn 6:
Processing use of (reg 17 flags) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 88 [ D.6626 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


void yy_switch_to_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,9u} r7={1d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,8u} r17={8d,4u} r18={1d} r19={1d} r20={1d,9u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r88={1d,2u} r91={2d,5u} r92={1d,2u} r93={1d,2u} r95={1d,1u} r99={1d,3u} r104={1d,5u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 187{116d,71u,0e} in 36{35 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 104
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88 104
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 104 [ new_buffer ])
        (reg:DI 5 di [ new_buffer ])) lex.yy.c:1610 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ new_buffer ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1617 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 88 [ D.6626 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6626 ])
            (const_int 0 [0]))) lex.yy.c:1618 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 46)
;;  succ:       3 [85.0%]  (FALLTHRU)
;;              7 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  def 	 17 [flags] 91 92 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  gen 	 17 [flags] 91 92 105 106
;; live  kill	 17 [flags]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:DI 106 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (parallel [
            (set (reg:DI 105 [ D.6625 ])
                (ashift:DI (reg:DI 106 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1618 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 106 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 13 12 14 3 (parallel [
            (set (reg/f:DI 91 [ D.6626 ])
                (plus:DI (reg/f:DI 88 [ D.6626 ])
                    (reg:DI 105 [ D.6625 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1618 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 105 [ D.6625 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6626 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 14 13 15 3 (set (reg/f:DI 92 [ D.6627 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6627 ])
            (reg/v/f:DI 104 [ new_buffer ]))) lex.yy.c:1618 8 {*cmpdi_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 55)
;;  succ:       9 [10.1%] 
;;              4 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104

;; basic block 4, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [89.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  gen 	 17 [flags]
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6627 ])
            (const_int 0 [0]))) lex.yy.c:1621 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6627 ])
        (nil)))
(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 29)
            (pc))) lex.yy.c:1621 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 29)
;;  succ:       5 [85.0%]  (FALLTHRU)
;;              6 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 5, loop depth 0, count 0, freq 6492, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [85.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 93 95 107 108 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 93 95 107 108 109
;; live  kill	
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 5 (set (reg/f:DI 93 [ D.6628 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1624 89 {*movdi_internal}
     (nil))
(insn 22 21 23 5 (set (reg:QI 107 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1624 93 {*movqi_internal}
     (nil))
(insn 23 22 24 5 (set (mem:QI (reg/f:DI 93 [ D.6628 ]) [0 *_16+0 S1 A8])
        (reg:QI 107 [ yy_hold_char ])) lex.yy.c:1624 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 107 [ yy_hold_char ])
        (nil)))
(insn 24 23 25 5 (set (reg/f:DI 95 [ D.6630 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1625 89 {*movdi_internal}
     (nil))
(insn 25 24 26 5 (set (mem/f:DI (plus:DI (reg/f:DI 95 [ D.6630 ])
                (const_int 16 [0x10])) [1 _19->yy_buf_pos+0 S8 A64])
        (reg/f:DI 93 [ D.6628 ])) lex.yy.c:1625 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6630 ])
        (expr_list:REG_DEAD (reg/f:DI 93 [ D.6628 ])
            (nil))))
(insn 26 25 27 5 (set (reg/f:DI 108 [ *_9 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1626 89 {*movdi_internal}
     (nil))
(insn 27 26 28 5 (set (reg:SI 109 [ yy_n_chars ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1626 90 {*movsi_internal}
     (nil))
(insn 28 27 29 5 (set (mem:SI (plus:DI (reg/f:DI 108 [ *_9 ])
                (const_int 32 [0x20])) [2 _21->yy_n_chars+0 S4 A64])
        (reg:SI 109 [ yy_n_chars ])) lex.yy.c:1626 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 109 [ yy_n_chars ])
        (expr_list:REG_DEAD (reg/f:DI 108 [ *_9 ])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 6, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              4 [15.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  def 	 99 110 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 99 110 111 112 113
;; live  kill	
(code_label 29 28 30 6 37 "" [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_29+0 S8 A64])
        (reg/v/f:DI 104 [ new_buffer ])) lex.yy.c:1629 89 {*movdi_internal}
     (nil))
(insn 32 31 33 6 (set (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 104 [ new_buffer ])
                (const_int 32 [0x20])) [2 new_buffer_11(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 33 32 34 6 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])
        (nil)))
(insn 34 33 35 6 (set (reg/f:DI 99 [ D.6628 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 104 [ new_buffer ])
                (const_int 16 [0x10])) [1 new_buffer_11(D)->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 104 [ new_buffer ])
        (nil)))
(insn 35 34 36 6 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 99 [ D.6628 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 6 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 99 [ D.6628 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 6 (set (reg/f:DI 111 [ *_29 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_29+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6626 ])
        (nil)))
(insn 38 37 39 6 (set (reg/f:DI 112 [ _32->yy_input_file ])
        (mem/f:DI (reg/f:DI 111 [ *_29 ]) [1 _32->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ *_29 ])
        (nil)))
(insn 39 38 40 6 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 112 [ _32->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 112 [ _32->yy_input_file ])
        (nil)))
(insn 40 39 41 6 (set (reg:QI 113 [ *_31 ])
        (mem:QI (reg/f:DI 99 [ D.6628 ]) [0 *_31+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6628 ])
        (nil)))
(insn 41 40 46 6 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 113 [ *_31 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 113 [ *_31 ])
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 46 41 47 7 35 "" [1 uses])
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 104 [ new_buffer ])
            (const_int 0 [0]))) lex.yy.c:1618 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 49 48 50 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 55)
;;  succ:       9 [10.1%] 
;;              8 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104

;; basic block 8, loop depth 0, count 0, freq 1348, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [89.9%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 91 114
;; live  kill	 17 [flags]
(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 8 (set (reg:DI 114 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 52 51 55 8 (parallel [
            (set (reg/f:DI 91 [ D.6626 ])
                (ashift:DI (reg:DI 114 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 114 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              3 [10.1%] 
;;              7 [10.1%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 55 52 56 9 34 "" [2 uses])
(note 56 55 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_delete_buffer(YY_BUFFER_STATE) (_Z16yy_delete_bufferP15yy_buffer_state, funcdef_no=95, decl_uid=4259, cgraph_uid=95, symbol_order=122)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 13 count 10 (    1)


void yy_delete_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r4={3d} r5={5d,3u} r6={1d,9u} r7={1d,11u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,8u} r17={8d,4u} r18={2d} r19={2d} r20={1d,9u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r87={1d,2u} r90={1d,2u} r94={1d,7u} r95={1d,1u} r96={1d,1u} r97={1d,1u} 
;;    total ref usage 235{177d,58u,0e} in 21{19 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,8] 4[9,11] 5[12,16] 6[17,17] 7[18,18] 8[19,20] 9[21,22] 10[23,24] 11[25,26] 12[27,28] 13[29,30] 14[31,32] 15[33,34] 16[35,35] 17[36,43] 18[44,45] 19[46,47] 20[48,48] 21[49,51] 22[52,54] 23[55,57] 24[58,60] 25[61,63] 26[64,66] 27[67,69] 28[70,72] 29[73,74] 30[75,76] 31[77,78] 32[79,80] 33[81,82] 34[83,84] 35[85,86] 36[87,88] 37[89,91] 38[92,94] 39[95,96] 40[97,98] 45[99,100] 46[101,102] 47[103,104] 48[105,106] 49[107,108] 50[109,110] 51[111,112] 52[113,114] 53[115,116] 54[117,118] 55[119,120] 56[121,122] 57[123,124] 58[125,126] 59[127,128] 60[129,130] 61[131,132] 62[133,134] 63[135,136] 64[137,138] 65[139,140] 66[141,142] 67[143,144] 68[145,146] 69[147,148] 70[149,150] 71[151,152] 72[153,154] 73[155,156] 74[157,158] 75[159,160] 76[161,162] 77[163,164] 78[165,166] 79[167,168] 80[169,170] 87[171,171] 90[172,172] 94[173,173] 95[174,174] 96[175,175] 97[176,176] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d11(4){ }d16(5){ }d17(6){ }d18(7){ }d35(16){ }d48(20){ }d51(21){ }d54(22){ }d57(23){ }d60(24){ }d63(25){ }d66(26){ }d69(27){ }d72(28){ }d91(37){ }d94(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[2],1[5],2[8],4[11],5[16],6[17],7[18],16[35],20[48],21[51],22[54],23[57],24[60],25[63],26[66],27[69],28[72],37[91],38[94]
;; rd  kill	(51) 0[0,1,2],1[3,4,5],2[6,7,8],4[9,10,11],5[12,13,14,15,16],6[17],7[18],16[35],20[48],21[49,50,51],22[52,53,54],23[55,56,57],24[58,59,60],25[61,62,63],26[64,65,66],27[67,68,69],28[70,71,72],37[89,90,91],38[92,93,94]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[16],6[17],7[18],16[35],20[48]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d17(bb 0 insn -1) }u1(7){ d18(bb 0 insn -1) }u2(16){ d35(bb 0 insn -1) }u3(20){ d48(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 94
;; live  kill	
;; rd  in  	(5) 5[16],6[17],7[18],16[35],20[48]
;; rd  gen 	(2) 17[43],94[173]
;; rd  kill	(9) 17[36,37,38,39,40,41,42,43],94[173]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; rd  out 	(5) 6[17],7[18],16[35],20[48],94[173]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ d17(bb 0 insn -1) }u8(7){ d18(bb 0 insn -1) }u9(16){ d35(bb 0 insn -1) }u10(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags] 87
;; live  kill	
;; rd  in  	(5) 6[17],7[18],16[35],20[48],94[173]
;; rd  gen 	(2) 17[42],87[171]
;; rd  kill	(9) 17[36,37,38,39,40,41,42,43],87[171]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; rd  out 	(6) 6[17],7[18],16[35],20[48],87[171],94[173]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ d17(bb 0 insn -1) }u14(7){ d18(bb 0 insn -1) }u15(16){ d35(bb 0 insn -1) }u16(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	 17 [flags] 90 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  gen 	 17 [flags] 90 95 96
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[17],7[18],16[35],20[48],87[171],94[173]
;; rd  gen 	(4) 17[39],90[172],95[174],96[175]
;; rd  kill	(11) 17[36,37,38,39,40,41,42,43],90[172],95[174],96[175]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; rd  out 	(6) 6[17],7[18],16[35],20[48],90[172],94[173]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ d17(bb 0 insn -1) }u24(7){ d18(bb 0 insn -1) }u25(16){ d35(bb 0 insn -1) }u26(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 6[17],7[18],16[35],20[48],90[172],94[173]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; rd  out 	(5) 6[17],7[18],16[35],20[48],94[173]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 4 5 3 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ d17(bb 0 insn -1) }u29(7){ d18(bb 0 insn -1) }u30(16){ d35(bb 0 insn -1) }u31(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 6[17],7[18],16[35],20[48],87[171],90[172],94[173]
;; rd  gen 	(1) 17[38]
;; rd  kill	(8) 17[36,37,38,39,40,41,42,43]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; rd  out 	(5) 6[17],7[18],16[35],20[48],94[173]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ d17(bb 0 insn -1) }u35(7){ d18(bb 0 insn -1) }u36(16){ d35(bb 0 insn -1) }u37(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di] 97
;; live  kill	
;; rd  in  	(5) 6[17],7[18],16[35],20[48],94[173]
;; rd  gen 	(1) 97[176]
;; rd  kill	(1) 97[176]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; rd  out 	(5) 6[17],7[18],16[35],20[48],94[173]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ d17(bb 0 insn -1) }u44(7){ d18(bb 0 insn -1) }u45(16){ d35(bb 0 insn -1) }u46(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(5) 6[17],7[18],16[35],20[48],94[173]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[17],7[18],16[35],20[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 2 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(6){ d17(bb 0 insn -1) }u52(7){ d18(bb 0 insn -1) }u53(16){ d35(bb 0 insn -1) }u54(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 6[17],7[18],16[35],20[48],94[173]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[17],7[18],16[35],20[48]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 16 { d35(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

( 8 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u55(6){ d17(bb 0 insn -1) }u56(7){ d18(bb 0 insn -1) }u57(20){ d48(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[17],7[18],16[35],20[48]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d17(bb 0 insn -1) }
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 20 { d48(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 11 to worklist
  Adding insn 17 to worklist
  Adding insn 19 to worklist
  Adding insn 23 to worklist
  Adding insn 28 to worklist
  Adding insn 33 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 33:
Processing use of (reg 5 di) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 94 [ b ]) in insn 32:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 7 sp) in insn 28:
Processing use of (reg 5 di) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 97 [ b_5(D)->yy_ch_buf ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 94 [ b ]) in insn 26:
Processing use of (reg 17 flags) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 94 [ b ]) in insn 22:
Processing use of (reg 90 [ D.6635 ]) in insn 19:
  Adding insn 15 to worklist
Processing use of (reg 87 [ D.6635 ]) in insn 15:
  Adding insn 9 to worklist
Processing use of (reg 95 [ D.6636 ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 96 [ yy_buffer_stack_top ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 17 flags) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 90 [ D.6635 ]) in insn 16:
Processing use of (reg 94 [ b ]) in insn 16:
Processing use of (reg 17 flags) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 87 [ D.6635 ]) in insn 10:
Processing use of (reg 17 flags) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 94 [ b ]) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


void yy_delete_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r4={3d} r5={5d,3u} r6={1d,9u} r7={1d,11u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,8u} r17={8d,4u} r18={2d} r19={2d} r20={1d,9u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r87={1d,2u} r90={1d,2u} r94={1d,7u} r95={1d,1u} r96={1d,1u} r97={1d,1u} 
;;    total ref usage 235{177d,58u,0e} in 21{19 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 94
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 94 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1683 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 94 [ b ])
            (const_int 0 [0]))) lex.yy.c:1685 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 37)
            (pc))) lex.yy.c:1685 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 37)
;;  succ:       9 [10.1%] 
;;              3 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 3, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:DI 87 [ D.6635 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1688 89 {*movdi_internal}
     (nil))
(insn 10 9 11 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6635 ])
            (const_int 0 [0]))) lex.yy.c:1688 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 12 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 20)
            (pc))) lex.yy.c:1688 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 20)
;;  succ:       4 [85.0%]  (FALLTHRU)
;;              6 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94

;; basic block 4, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [85.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	 17 [flags] 90 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  gen 	 17 [flags] 90 95 96
;; live  kill	 17 [flags]
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 96 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1688 89 {*movdi_internal}
     (nil))
(insn 14 13 15 4 (parallel [
            (set (reg:DI 95 [ D.6636 ])
                (ashift:DI (reg:DI 96 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1688 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 96 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 15 14 16 4 (parallel [
            (set (reg/f:DI 90 [ D.6635 ])
                (plus:DI (reg/f:DI 87 [ D.6635 ])
                    (reg:DI 95 [ D.6636 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1688 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6636 ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6635 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 16 15 17 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 94 [ b ])
            (mem/f:DI (reg/f:DI 90 [ D.6635 ]) [1 *_10+0 S8 A64]))) lex.yy.c:1688 8 {*cmpdi_1}
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) lex.yy.c:1688 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8235 (nil)))
 -> 20)
;;  succ:       5 [17.6%]  (FALLTHRU)
;;              6 [82.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94

;; basic block 5, loop depth 0, count 0, freq 1348, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [17.6%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  gen 	
;; live  kill	
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (mem/f:DI (reg/f:DI 90 [ D.6635 ]) [1 *_10+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1689 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.6635 ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 6, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [82.3%] 
;;              5 [100.0%]  (FALLTHRU)
;;              3 [15.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 20 19 21 6 47 "" [2 uses])
(note 21 20 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 94 [ b ])
                    (const_int 36 [0x24])) [2 b_5(D)->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1691 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 23 22 24 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) lex.yy.c:1691 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 29)
;;  succ:       7 [29.0%]  (FALLTHRU)
;;              8 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 7, loop depth 0, count 0, freq 2606, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [29.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di] 97
;; live  kill	
(note 24 23 25 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 7 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/v/f:DI 94 [ b ])
            (const_int 8 [0x8])) [0 b_5(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1692 -1
     (nil))
(insn 26 25 27 7 (set (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/v/f:DI 94 [ b ])
                (const_int 8 [0x8])) [1 b_5(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:2141 89 {*movdi_internal}
     (nil))
(insn 27 26 28 7 (set (reg:DI 5 di)
        (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])
        (nil)))
(call_insn 28 27 29 7 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 8, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [71.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di]
;; live  kill	
(code_label 29 28 30 8 48 "" [1 uses])
(note 30 29 31 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 8 (var_location:DI ptr (reg/v/f:DI 94 [ b ])) -1
     (nil))
(insn 32 31 33 8 (set (reg:DI 5 di)
        (reg/v/f:DI 94 [ b ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 94 [ b ])
        (nil)))
(call_insn/j 33 32 37 8 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 662 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 1014, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [10.1%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 37 33 38 9 45 "" [1 uses])
(note 38 37 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_flush_buffer(YY_BUFFER_STATE) (_Z15yy_flush_bufferP15yy_buffer_state, funcdef_no=97, decl_uid=4261, cgraph_uid=97, symbol_order=124)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 9 count 7 (    1)


void yy_flush_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={5d,3u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} r88={1d,1u} r89={1d,4u} r90={1d,2u} r93={1d,2u} r99={1d,10u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} 
;;    total ref usage 89{36d,53u,0e} in 29{29 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 8, 9, 10, 11, 12, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 6[5,5] 7[6,6] 16[7,7] 17[8,12] 20[13,13] 21[14,14] 22[15,15] 23[16,16] 24[17,17] 25[18,18] 26[19,19] 27[20,20] 28[21,21] 37[22,22] 38[23,23] 87[24,24] 88[25,25] 89[26,26] 90[27,27] 93[28,28] 99[29,29] 100[30,30] 101[31,31] 102[32,32] 103[33,33] 104[34,34] 105[35,35] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(4){ }d4(5){ }d5(6){ }d6(7){ }d7(16){ }d13(20){ }d14(21){ }d15(22){ }d16(23){ }d17(24){ }d18(25){ }d19(26){ }d20(27){ }d21(28){ }d22(37){ }d23(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[13],21[14],22[15],23[16],24[17],25[18],26[19],27[20],28[21],37[22],38[23]
;; rd  kill	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[13],21[14],22[15],23[16],24[17],25[18],26[19],27[20],28[21],37[22],38[23]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[4],6[5],7[6],16[7],20[13]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 6 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d13(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
;; rd  in  	(5) 5[4],6[5],7[6],16[7],20[13]
;; rd  gen 	(2) 17[12],99[29]
;; rd  kill	(6) 17[8,9,10,11,12],99[29]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; rd  out 	(5) 6[5],7[6],16[7],20[13],99[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d13(bb 0 insn -1) }

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ d5(bb 0 insn -1) }u8(7){ d6(bb 0 insn -1) }u9(16){ d7(bb 0 insn -1) }u10(20){ d13(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 87 88 89 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 87 88 89 90
;; live  kill	
;; rd  in  	(5) 6[5],7[6],16[7],20[13],99[29]
;; rd  gen 	(5) 17[11],87[24],88[25],89[26],90[27]
;; rd  kill	(9) 17[8,9,10,11,12],87[24],88[25],89[26],90[27]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; rd  out 	(7) 6[5],7[6],16[7],20[13],89[26],90[27],99[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d13(bb 0 insn -1) }

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(6){ d5(bb 0 insn -1) }u24(7){ d6(bb 0 insn -1) }u25(16){ d7(bb 0 insn -1) }u26(20){ d13(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 99
;; lr  def 	 17 [flags] 93 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  gen 	 17 [flags] 93 100 101
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[5],7[6],16[7],20[13],89[26],90[27],99[29]
;; rd  gen 	(4) 17[8],93[28],100[30],101[31]
;; rd  kill	(8) 17[8,9,10,11,12],93[28],100[30],101[31]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; rd  out 	(7) 6[5],7[6],16[7],20[13],89[26],93[28],99[29]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d13(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(6){ d5(bb 0 insn -1) }u34(7){ d6(bb 0 insn -1) }u35(16){ d7(bb 0 insn -1) }u36(20){ d13(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  def 	 102 103 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  gen 	 102 103 104 105
;; live  kill	
;; rd  in  	(7) 6[5],7[6],16[7],20[13],89[26],93[28],99[29]
;; rd  gen 	(4) 102[32],103[33],104[34],105[35]
;; rd  kill	(4) 102[32],103[33],104[34],105[35]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[5],7[6],16[7],20[13]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d13(bb 0 insn -1) }

( 5 2 3 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(6){ d5(bb 0 insn -1) }u47(7){ d6(bb 0 insn -1) }u48(16){ d7(bb 0 insn -1) }u49(20){ d13(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 6[5],7[6],16[7],20[13],89[26],90[27],93[28],99[29]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[5],7[6],16[7],20[13]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d13(bb 0 insn -1) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u50(6){ d5(bb 0 insn -1) }u51(7){ d6(bb 0 insn -1) }u52(20){ d13(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[5],7[6],16[7],20[13]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d13(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 31 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
Finished finding needed instructions:
Processing use of (reg 102 [ b_3(D)->yy_n_chars ]) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 99 [ b ]) in insn 33:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 89 [ D.6642 ]) in insn 35:
  Adding insn 18 to worklist
Processing use of (reg 99 [ b ]) in insn 18:
Processing use of (reg 89 [ D.6642 ]) in insn 36:
Processing use of (reg 104 [ _26->yy_input_file ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 103 [ *_17 ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 93 [ D.6643 ]) in insn 37:
  Adding insn 29 to worklist
Processing use of (reg 90 [ D.6643 ]) in insn 29:
  Adding insn 22 to worklist
Processing use of (reg 100 [ D.6644 ]) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 101 [ yy_buffer_stack_top ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 105 [ *_10 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 89 [ D.6642 ]) in insn 40:
Processing use of (reg 17 flags) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 93 [ D.6643 ]) in insn 30:
Processing use of (reg 99 [ b ]) in insn 30:
Processing use of (reg 99 [ b ]) in insn 13:
Processing use of (reg 87 [ D.6642 ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 99 [ b ]) in insn 14:
Processing use of (reg 88 [ D.6642 ]) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 99 [ b ]) in insn 16:
Processing use of (reg 89 [ D.6642 ]) in insn 19:
Processing use of (reg 99 [ b ]) in insn 19:
Processing use of (reg 99 [ b ]) in insn 20:
Processing use of (reg 99 [ b ]) in insn 21:
Processing use of (reg 17 flags) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 90 [ D.6643 ]) in insn 24:
Processing use of (reg 17 flags) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 99 [ b ]) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


void yy_flush_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={5d,3u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} r88={1d,1u} r89={1d,4u} r90={1d,2u} r93={1d,2u} r99={1d,10u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} 
;;    total ref usage 89{36d,53u,0e} in 29{29 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 99 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1730 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ b ])
            (const_int 0 [0]))) lex.yy.c:1731 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 11)
            (pc))) lex.yy.c:1731 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 11)
;;  succ:       6 [10.1%]  (FALLTHRU)
;;              3 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

;; basic block 3, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 87 88 89 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 87 88 89 90
;; live  kill	
(code_label 11 7 12 3 57 "" [1 uses])
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 32 [0x20])) [2 b_3(D)->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1734 90 {*movsi_internal}
     (nil))
(insn 14 13 15 3 (set (reg/f:DI 87 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1740 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (mem:QI (reg/f:DI 87 [ D.6642 ]) [0 *_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1740 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6642 ])
        (nil)))
(insn 16 15 17 3 (set (reg/f:DI 88 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1741 89 {*movdi_internal}
     (nil))
(insn 17 16 18 3 (set (mem:QI (plus:DI (reg/f:DI 88 [ D.6642 ])
                (const_int 1 [0x1])) [0 MEM[(char *)_8 + 1B]+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1741 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ D.6642 ])
        (nil)))
(insn 18 17 19 3 (set (reg/f:DI 89 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1743 89 {*movdi_internal}
     (nil))
(insn 19 18 20 3 (set (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 16 [0x10])) [1 b_3(D)->yy_buf_pos+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1743 89 {*movdi_internal}
     (nil))
(insn 20 19 21 3 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 44 [0x2c])) [2 b_3(D)->yy_at_bol+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1745 90 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 60 [0x3c])) [2 b_3(D)->yy_buffer_status+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1746 90 {*movsi_internal}
     (nil))
(insn 22 21 24 3 (set (reg/f:DI 90 [ D.6643 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1748 89 {*movdi_internal}
     (nil))
(insn 24 22 25 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.6643 ])
            (const_int 0 [0]))) lex.yy.c:1748 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 44)
            (pc))) lex.yy.c:1748 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 44)
;;  succ:       4 [85.0%]  (FALLTHRU)
;;              6 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99

;; basic block 4, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [85.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 99
;; lr  def 	 17 [flags] 93 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  gen 	 17 [flags] 93 100 101
;; live  kill	 17 [flags]
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg:DI 101 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1748 89 {*movdi_internal}
     (nil))
(insn 28 27 29 4 (parallel [
            (set (reg:DI 100 [ D.6644 ])
                (ashift:DI (reg:DI 101 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1748 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 101 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 29 28 30 4 (parallel [
            (set (reg/f:DI 93 [ D.6643 ])
                (plus:DI (reg/f:DI 90 [ D.6643 ])
                    (reg:DI 100 [ D.6644 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1748 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 100 [ D.6644 ])
        (expr_list:REG_DEAD (reg/f:DI 90 [ D.6643 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 30 29 31 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ b ])
            (mem/f:DI (reg/f:DI 93 [ D.6643 ]) [1 *_17+0 S8 A64]))) lex.yy.c:1748 8 {*cmpdi_1}
     (nil))
(jump_insn 31 30 32 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 44)
            (pc))) lex.yy.c:1748 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7455 (nil)))
 -> 44)
;;  succ:       5 [25.4%]  (FALLTHRU)
;;              6 [74.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99

;; basic block 5, loop depth 0, count 0, freq 1944, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [25.4%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  def 	 102 103 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  gen 	 102 103 104 105
;; live  kill	
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 5 (set (reg:SI 102 [ b_3(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 32 [0x20])) [2 b_3(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 99 [ b ])
        (nil)))
(insn 34 33 35 5 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 102 [ b_3(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 102 [ b_3(D)->yy_n_chars ])
        (nil)))
(insn 35 34 36 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 5 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 5 (set (reg/f:DI 103 [ *_17 ])
        (mem/f:DI (reg/f:DI 93 [ D.6643 ]) [1 *_17+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.6643 ])
        (nil)))
(insn 38 37 39 5 (set (reg/f:DI 104 [ _26->yy_input_file ])
        (mem/f:DI (reg/f:DI 103 [ *_17 ]) [1 _26->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ *_17 ])
        (nil)))
(insn 39 38 40 5 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 104 [ _26->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ _26->yy_input_file ])
        (nil)))
(insn 40 39 41 5 (set (reg:QI 105 [ *_10 ])
        (mem:QI (reg/f:DI 89 [ D.6642 ]) [0 *_10+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6642 ])
        (nil)))
(insn 41 40 44 5 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 105 [ *_10 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 105 [ *_10 ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              2 [10.1%]  (FALLTHRU)
;;              3 [15.0%] 
;;              4 [74.5%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 44 41 45 6 56 "" [2 uses])
(note 45 44 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_init_buffer(YY_BUFFER_STATE, FILE*) (_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE, funcdef_no=96, decl_uid=4269, cgraph_uid=96, symbol_order=123)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 10 count 8 (    1)


void yy_init_buffer(YY_BUFFER_STATE, FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={5d} r2={5d} r4={4d,1u} r5={7d,4u} r6={1d,7u} r7={1d,11u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,6u} r17={8d,4u} r18={4d} r19={4d} r20={1d,7u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={2d,1u} r89={1d,2u} r90={1d,2u} r91={1d,2u} r96={1d,1u} r97={1d,1u} r98={1d,7u} r99={1d,3u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 359{295d,64u,0e} in 32{28 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283
;;  reg->defs[] map:	0[0,4] 1[5,9] 2[10,14] 4[15,18] 5[19,25] 6[26,26] 7[27,27] 8[28,31] 9[32,35] 10[36,39] 11[40,43] 12[44,47] 13[48,51] 14[52,55] 15[56,59] 16[60,60] 17[61,68] 18[69,72] 19[73,76] 20[77,77] 21[78,81] 22[82,85] 23[86,89] 24[90,93] 25[94,97] 26[98,101] 27[102,105] 28[106,109] 29[110,112] 30[113,115] 31[116,118] 32[119,121] 33[122,124] 34[125,127] 35[128,130] 36[131,133] 37[134,137] 38[138,141] 39[142,144] 40[145,147] 45[148,150] 46[151,153] 47[154,156] 48[157,159] 49[160,162] 50[163,165] 51[166,168] 52[169,171] 53[172,175] 54[176,179] 55[180,183] 56[184,187] 57[188,191] 58[192,195] 59[196,199] 60[200,203] 61[204,207] 62[208,211] 63[212,215] 64[216,219] 65[220,223] 66[224,227] 67[228,231] 68[232,235] 69[236,239] 70[240,243] 71[244,247] 72[248,251] 73[252,255] 74[256,259] 75[260,263] 76[264,267] 77[268,271] 78[272,275] 79[276,279] 80[280,283] 88[284,285] 89[286,286] 90[287,287] 91[288,288] 96[289,289] 97[290,290] 98[291,291] 99[292,292] 100[293,293] 102[294,294] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d14(2){ }d18(4){ }d25(5){ }d26(6){ }d27(7){ }d60(16){ }d77(20){ }d81(21){ }d85(22){ }d89(23){ }d93(24){ }d97(25){ }d101(26){ }d105(27){ }d109(28){ }d137(37){ }d141(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[4],1[9],2[14],4[18],5[25],6[26],7[27],16[60],20[77],21[81],22[85],23[89],24[93],25[97],26[101],27[105],28[109],37[137],38[141]
;; rd  kill	(70) 0[0,1,2,3,4],1[5,6,7,8,9],2[10,11,12,13,14],4[15,16,17,18],5[19,20,21,22,23,24,25],6[26],7[27],16[60],20[77],21[78,79,80,81],22[82,83,84,85],23[86,87,88,89],24[90,91,92,93],25[94,95,96,97],26[98,99,100,101],27[102,103,104,105],28[106,107,108,109],37[134,135,136,137],38[138,139,140,141]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(6) 4[18],5[25],6[26],7[27],16[60],20[77]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d26(bb 0 insn -1) }u1(7){ d27(bb 0 insn -1) }u2(16){ d60(bb 0 insn -1) }u3(20){ d77(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 98 99
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 90 91 98 99
;; live  kill	
;; rd  in  	(6) 4[18],5[25],6[26],7[27],16[60],20[77]
;; rd  gen 	(7) 5[23],17[66],89[286],90[287],91[288],98[291],99[292]
;; rd  kill	(20) 5[19,20,21,22,23,24,25],17[61,62,63,64,65,66,67,68],89[286],90[287],91[288],98[291],99[292]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; rd  out 	(9) 6[26],7[27],16[60],20[77],89[286],90[287],91[288],98[291],99[292]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d60(bb 0 insn -1) }
;;   reg 20 { d77(bb 0 insn -1) }

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ d26(bb 0 insn -1) }u19(7){ d27(bb 0 insn -1) }u20(16){ d60(bb 0 insn -1) }u21(20){ d77(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  gen 	 17 [flags] 100
;; live  kill	
;; rd  in  	(9) 6[26],7[27],16[60],20[77],89[286],90[287],91[288],98[291],99[292]
;; rd  gen 	(2) 17[65],100[293]
;; rd  kill	(9) 17[61,62,63,64,65,66,67,68],100[293]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; rd  out 	(8) 6[26],7[27],16[60],20[77],89[286],90[287],98[291],99[292]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d60(bb 0 insn -1) }
;;   reg 20 { d77(bb 0 insn -1) }

( 3 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ d26(bb 0 insn -1) }u27(7){ d27(bb 0 insn -1) }u28(16){ d60(bb 0 insn -1) }u29(20){ d77(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 6[26],7[27],16[60],20[77],89[286],90[287],91[288],98[291],99[292]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; rd  out 	(8) 6[26],7[27],16[60],20[77],89[286],90[287],98[291],99[292]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d60(bb 0 insn -1) }
;;   reg 20 { d77(bb 0 insn -1) }

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ d26(bb 0 insn -1) }u33(7){ d27(bb 0 insn -1) }u34(16){ d60(bb 0 insn -1) }u35(20){ d77(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 17 [flags] 88
;; live  kill	
;; rd  in  	(8) 6[26],7[27],16[60],20[77],89[286],90[287],98[291],99[292]
;; rd  gen 	(2) 17[64],88[285]
;; rd  kill	(10) 17[61,62,63,64,65,66,67,68],88[284,285]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98 99
;; rd  out 	(9) 6[26],7[27],16[60],20[77],88[285],89[286],90[287],98[291],99[292]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d60(bb 0 insn -1) }
;;   reg 20 { d77(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ d26(bb 0 insn -1) }u39(7){ d27(bb 0 insn -1) }u40(16){ d60(bb 0 insn -1) }u41(20){ d77(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 96 97 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 96 97 102
;; live  kill	
;; rd  in  	(9) 6[26],7[27],16[60],20[77],88[285],89[286],90[287],98[291],99[292]
;; rd  gen 	(6) 0[0],17[61],88[284],96[289],97[290],102[294]
;; rd  kill	(18) 0[0,1,2,3,4],17[61,62,63,64,65,66,67,68],88[284,285],96[289],97[290],102[294]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; rd  out 	(8) 6[26],7[27],16[60],20[77],88[284],89[286],90[287],98[291]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d60(bb 0 insn -1) }
;;   reg 20 { d77(bb 0 insn -1) }

( 5 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ d26(bb 0 insn -1) }u54(7){ d27(bb 0 insn -1) }u55(16){ d60(bb 0 insn -1) }u56(20){ d77(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 6[26],7[27],16[60],20[77],88[284,285],89[286],90[287],98[291],99[292]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[26],7[27],16[60],20[77]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 16 { d60(bb 0 insn -1) }
;;   reg 20 { d77(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u61(6){ d26(bb 0 insn -1) }u62(7){ d27(bb 0 insn -1) }u63(20){ d77(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[26],7[27],16[60],20[77]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d26(bb 0 insn -1) }
;;   reg 7 { d27(bb 0 insn -1) }
;;   reg 20 { d77(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 22 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 30 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
Finished finding needed instructions:
Processing use of (reg 88 [ D.6653 ]) in insn 44:
  Adding insn 5 to worklist
  Adding insn 40 to worklist
Processing use of (reg 98 [ b ]) in insn 44:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 102) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 17 flags) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 97 [ D.6653 ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 0 ax) in insn 37:
Processing use of (reg 89 [ D.6654 ]) in insn 45:
  Adding insn 9 to worklist
Processing use of (reg 90 [ oerrno ]) in insn 45:
  Adding insn 10 to worklist
Processing use of (reg 89 [ D.6654 ]) in insn 10:
Processing use of (reg 0 ax) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 7 sp) in insn 8:
Processing use of (reg 7 sp) in insn 33:
Processing use of (reg 5 di) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 99 [ file ]) in insn 32:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 36:
Processing use of (reg 5 di) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 96 [ D.6653 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 0 ax) in insn 34:
Processing use of (reg 17 flags) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 99 [ file ]) in insn 29:
Processing use of (reg 98 [ b ]) in insn 25:
Processing use of (reg 98 [ b ]) in insn 26:
Processing use of (reg 17 flags) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 91 [ D.6655 ]) in insn 21:
  Adding insn 16 to worklist
Processing use of (reg 98 [ b ]) in insn 21:
Processing use of (reg 100 [ yy_buffer_stack_top ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 7 sp) in insn 13:
Processing use of (reg 5 di) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 98 [ b ]) in insn 12:
Processing use of (reg 98 [ b ]) in insn 14:
Processing use of (reg 99 [ file ]) in insn 14:
Processing use of (reg 98 [ b ]) in insn 15:
Processing use of (reg 17 flags) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 91 [ D.6655 ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


void yy_init_buffer(YY_BUFFER_STATE, FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={5d} r2={5d} r4={4d,1u} r5={7d,4u} r6={1d,7u} r7={1d,11u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,6u} r17={8d,4u} r18={4d} r19={4d} r20={1d,7u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={2d,1u} r89={1d,2u} r90={1d,2u} r91={1d,2u} r96={1d,1u} r97={1d,1u} r98={1d,7u} r99={1d,3u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 359{295d,64u,0e} in 32{28 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 98 99
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 90 91 98 99
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 98 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1703 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 99 [ file ])
        (reg:DI 4 si [ file ])) lex.yy.c:1703 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ file ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 8 4 9 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1704 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 9 8 10 2 (set (reg/f:DI 89 [ D.6654 ])
        (reg:DI 0 ax)) lex.yy.c:1704 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 10 9 11 2 (set (reg/v:SI 90 [ oerrno ])
        (mem:SI (reg/f:DI 89 [ D.6654 ]) [2 *_5+0 S4 A32])) lex.yy.c:1704 90 {*movsi_internal}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI oerrno (reg/v:SI 90 [ oerrno ])) lex.yy.c:1704 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ b ])) lex.yy.c:1706 89 {*movdi_internal}
     (nil))
(call_insn 13 12 14 2 (call (mem:QI (symbol_ref:DI ("_Z15yy_flush_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c510 yy_flush_buffer>) [0 yy_flush_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1706 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z15yy_flush_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c510 yy_flush_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 14 13 15 2 (set (mem/f:DI (reg/v/f:DI 98 [ b ]) [1 b_8(D)->yy_input_file+0 S8 A64])
        (reg/v/f:DI 99 [ file ])) lex.yy.c:1708 89 {*movdi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 56 [0x38])) [2 b_8(D)->yy_fill_buffer+0 S4 A64])
        (const_int 1 [0x1])) lex.yy.c:1709 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 91 [ D.6655 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1715 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6655 ])
            (const_int 0 [0]))) lex.yy.c:1715 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 23)
            (pc))) lex.yy.c:1715 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 23)
;;  succ:       3 [85.0%]  (FALLTHRU)
;;              4 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  gen 	 17 [flags] 100
;; live  kill	
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 100 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1715 89 {*movdi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 98 [ b ])
            (mem/f:DI (plus:DI (mult:DI (reg:DI 100 [ yy_buffer_stack_top ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 91 [ D.6655 ])) [1 *_16+0 S8 A64]))) lex.yy.c:1715 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 100 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 91 [ D.6655 ])
            (nil))))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) lex.yy.c:1715 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1765 (nil)))
 -> 27)
;;  succ:       4 [82.3%]  (FALLTHRU)
;;              5 [17.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

;; basic block 4, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [82.3%]  (FALLTHRU)
;;              2 [15.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	
;; live  kill	
(code_label 23 22 24 4 65 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 48 [0x30])) [2 b_8(D)->yy_bs_lineno+0 S4 A64])
        (const_int 1 [0x1])) lex.yy.c:1716 90 {*movsi_internal}
     (nil))
(insn 26 25 27 4 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 52 [0x34])) [2 b_8(D)->yy_bs_column+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1717 90 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [17.6%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 17 [flags] 88
;; live  kill	
(code_label 27 26 28 5 66 "" [1 uses])
(note 28 27 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 28 29 5 (set (reg:SI 88 [ D.6653 ])
        (const_int 0 [0])) lex.yy.c:1720 90 {*movsi_internal}
     (nil))
(insn 29 5 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ file ])
            (const_int 0 [0]))) lex.yy.c:1720 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 42)
            (pc))) lex.yy.c:1720 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 42)
;;  succ:       6 [78.3%]  (FALLTHRU)
;;              7 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98 99

;; basic block 6, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [78.3%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 96 97 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 96 97 102
;; live  kill	
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:DI 5 di)
        (reg/v/f:DI 99 [ file ])) lex.yy.c:1720 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 99 [ file ])
        (nil)))
(call_insn 33 32 34 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fileno") [flags 0x41]  <function_decl 0x7f88bbf95af8 fileno>) [0 fileno S1 A8])
            (const_int 0 [0]))) lex.yy.c:1720 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("fileno") [flags 0x41]  <function_decl 0x7f88bbf95af8 fileno>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 34 33 35 6 (set (reg:SI 96 [ D.6653 ])
        (reg:SI 0 ax)) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 35 34 36 6 (set (reg:SI 5 di)
        (reg:SI 96 [ D.6653 ])) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 96 [ D.6653 ])
        (nil)))
(call_insn 36 35 37 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isatty") [flags 0x41]  <function_decl 0x7f88bc0d7e58 isatty>) [0 isatty S1 A8])
            (const_int 0 [0]))) lex.yy.c:1720 669 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("isatty") [flags 0x41]  <function_decl 0x7f88bc0d7e58 isatty>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 37 36 38 6 (set (reg:SI 97 [ D.6653 ])
        (reg:SI 0 ax)) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 37 39 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 97 [ D.6653 ])
            (const_int 0 [0]))) lex.yy.c:1720 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 97 [ D.6653 ])
        (nil)))
(insn 39 38 40 6 (set (reg:QI 102)
        (gt:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) lex.yy.c:1720 607 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil)))
(insn 40 39 42 6 (set (reg:SI 88 [ D.6653 ])
        (zero_extend:SI (reg:QI 102))) lex.yy.c:1720 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 102)
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [21.6%] 
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  gen 	
;; live  kill	
(code_label 42 40 43 7 67 "" [1 uses])
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 7 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 40 [0x28])) [2 b_8(D)->yy_is_interactive+0 S4 A64])
        (reg:SI 88 [ D.6653 ])) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 98 [ b ])
        (expr_list:REG_DEAD (reg:SI 88 [ D.6653 ])
            (nil))))
(insn 45 44 0 7 (set (mem:SI (reg/f:DI 89 [ D.6654 ]) [2 *_5+0 S4 A32])
        (reg/v:SI 90 [ oerrno ])) lex.yy.c:1722 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 90 [ oerrno ])
        (expr_list:REG_DEAD (reg/f:DI 89 [ D.6654 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_create_buffer(FILE*, int) (_Z16yy_create_bufferP8_IO_FILEi, funcdef_no=94, decl_uid=4257, cgraph_uid=94, symbol_order=121)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


yy_buffer_state* yy_create_buffer(FILE*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,5u} r7={1d,9u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,4u} r17={7d,2u} r18={4d} r19={4d} r20={1d,5u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,6u} r95={1d,1u} r96={1d,2u} 
;;    total ref usage 372{322d,50u,0e} in 29{25 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 4[16,21] 5[22,30] 6[31,31] 7[32,32] 8[33,36] 9[37,40] 10[41,44] 11[45,48] 12[49,52] 13[53,56] 14[57,60] 15[61,64] 16[65,65] 17[66,72] 18[73,76] 19[77,80] 20[81,81] 21[82,86] 22[87,91] 23[92,96] 24[97,101] 25[102,106] 26[107,111] 27[112,116] 28[117,121] 29[122,125] 30[126,129] 31[130,133] 32[134,137] 33[138,141] 34[142,145] 35[146,149] 36[150,153] 37[154,158] 38[159,163] 39[164,167] 40[168,171] 45[172,175] 46[176,179] 47[180,183] 48[184,187] 49[188,191] 50[192,195] 51[196,199] 52[200,203] 53[204,207] 54[208,211] 55[212,215] 56[216,219] 57[220,223] 58[224,227] 59[228,231] 60[232,235] 61[236,239] 62[240,243] 63[244,247] 64[248,251] 65[252,255] 66[256,259] 67[260,263] 68[264,267] 69[268,271] 70[272,275] 71[276,279] 72[280,283] 73[284,287] 74[288,291] 75[292,295] 76[296,299] 77[300,303] 78[304,307] 79[308,311] 80[312,315] 88[316,316] 92[317,317] 93[318,318] 94[319,319] 95[320,320] 96[321,321] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d21(4){ }d30(5){ }d31(6){ }d32(7){ }d65(16){ }d81(20){ }d86(21){ }d91(22){ }d96(23){ }d101(24){ }d106(25){ }d111(26){ }d116(27){ }d121(28){ }d158(37){ }d163(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[5],1[10],2[15],4[21],5[30],6[31],7[32],16[65],20[81],21[86],22[91],23[96],24[101],25[106],26[111],27[116],28[121],37[158],38[163]
;; rd  kill	(85) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],4[16,17,18,19,20,21],5[22,23,24,25,26,27,28,29,30],6[31],7[32],16[65],20[81],21[82,83,84,85,86],22[87,88,89,90,91],23[92,93,94,95,96],24[97,98,99,100,101],25[102,103,104,105,106],26[107,108,109,110,111],27[112,113,114,115,116],28[117,118,119,120,121],37[154,155,156,157,158],38[159,160,161,162,163]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(6) 4[21],5[30],6[31],7[32],16[65],20[81]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d31(bb 0 insn -1) }u1(7){ d32(bb 0 insn -1) }u2(16){ d65(bb 0 insn -1) }u3(20){ d81(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 93 94
;; live  kill	
;; rd  in  	(6) 4[21],5[30],6[31],7[32],16[65],20[81]
;; rd  gen 	(5) 0[4],17[67],92[317],93[318],94[319]
;; rd  kill	(16) 0[0,1,2,3,4,5],17[66,67,68,69,70,71,72],92[317],93[318],94[319]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; rd  out 	(7) 6[31],7[32],16[65],20[81],92[317],93[318],94[319]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d81(bb 0 insn -1) }

( 2 4 )->[3]->( )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ d31(bb 0 insn -1) }u12(7){ d32(bb 0 insn -1) }u13(16){ d65(bb 0 insn -1) }u14(20){ d81(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(7) 6[31],7[32],16[65],20[81],92[317],93[318],94[319]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[32],16[65],20[81]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d81(bb 0 insn -1) }

( 2 )->[4]->( 3 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ d31(bb 0 insn -1) }u18(7){ d32(bb 0 insn -1) }u19(16){ d65(bb 0 insn -1) }u20(20){ d81(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 95 96
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[31],7[32],16[65],20[81],92[317],93[318],94[319]
;; rd  gen 	(5) 0[2],17[66],88[316],95[320],96[321]
;; rd  kill	(16) 0[0,1,2,3,4,5],17[66,67,68,69,70,71,72],88[316],95[320],96[321]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; rd  out 	(6) 6[31],7[32],16[65],20[81],92[317],94[319]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d81(bb 0 insn -1) }

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(6){ d31(bb 0 insn -1) }u35(7){ d32(bb 0 insn -1) }u36(16){ d65(bb 0 insn -1) }u37(20){ d81(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(6) 6[31],7[32],16[65],20[81],92[317],94[319]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[31],7[32],16[65],20[81]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d81(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u46(0){ d0(bb 5 insn 44) }u47(6){ d31(bb 0 insn -1) }u48(7){ d32(bb 0 insn -1) }u49(20){ d81(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[31],7[32],16[65],20[81]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 5 insn 44) }
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 20 { d81(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 9 to worklist
  Adding insn 18 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 23 to worklist
  Adding insn 45 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
Finished finding needed instructions:
  Adding insn 44 to worklist
Processing use of (reg 94) in insn 44:
  Adding insn 10 to worklist
Processing use of (reg 0 ax) in insn 10:
Processing use of (reg 94) in insn 36:
Processing use of (reg 7 sp) in insn 39:
Processing use of (reg 4 si) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 5 di) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 94) in insn 38:
Processing use of (reg 92 [ file ]) in insn 37:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 0 ax) in insn 45:
Processing use of (reg 88 [ D.6665 ]) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 94) in insn 23:
Processing use of (reg 93 [ size ]) in insn 22:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 27:
Processing use of (reg 5 di) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 95 [ D.6665 ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 88 [ D.6665 ]) in insn 25:
Processing use of (reg 94) in insn 31:
Processing use of (reg 96) in insn 31:
  Adding insn 28 to worklist
Processing use of (reg 0 ax) in insn 28:
Processing use of (reg 17 flags) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 96) in insn 33:
Processing use of (reg 7 sp) in insn 18:
Processing use of (reg 5 di) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 7 sp) in insn 9:
Processing use of (reg 5 di) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 17 flags) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 94) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_create_buffer(FILE*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,5u} r7={1d,9u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,4u} r17={7d,2u} r18={4d} r19={4d} r20={1d,5u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,6u} r95={1d,1u} r96={1d,2u} 
;;    total ref usage 372{322d,50u,0e} in 29{25 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 93 94
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 92 [ file ])
        (reg:DI 5 di [ file ])) lex.yy.c:1655 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ file ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 93 [ size ])
        (reg:SI 4 si [ size ])) lex.yy.c:1655 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ size ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:DI size (const_int 64 [0x40])) -1
     (nil))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (const_int 64 [0x40])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 9 8 10 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 10 9 12 2 (set (reg/f:DI 94)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 94)
            (nil))))
(debug_insn 12 10 13 2 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1658 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1658 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 94)
            (const_int 0 [0]))) lex.yy.c:1659 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 15 14 32 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) lex.yy.c:1659 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 20)
;;  succ:       3 [0.0%]  (FALLTHRU)
;;              4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94

;; basic block 3, loop depth 0, count 0, freq 8
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%]  (FALLTHRU)
;;              4 [0.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 32 15 16 3 76 "" [1 uses])
(note 16 32 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f88bbf1aa20 *.LC9>)) lex.yy.c:1660 89 {*movdi_internal}
     (nil))
(call_insn 18 17 20 3 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1660 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 95 96
;; live  kill	 17 [flags]
(code_label 20 18 21 4 75 "" [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (set (reg:DI 88 [ D.6665 ])
        (sign_extend:DI (reg/v:SI 93 [ size ]))) lex.yy.c:1662 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 93 [ size ])
        (nil)))
(insn 23 22 24 4 (set (mem:DI (plus:DI (reg/f:DI 94)
                (const_int 24 [0x18])) [4 MEM[(struct yy_buffer_state *)_14].yy_buf_size+0 S8 A64])
        (reg:DI 88 [ D.6665 ])) lex.yy.c:1662 89 {*movdi_internal}
     (nil))
(debug_insn 24 23 25 4 (var_location:DI size (plus:DI (reg:DI 88 [ D.6665 ])
        (const_int 2 [0x2]))) lex.yy.c:1667 -1
     (nil))
(insn 25 24 26 4 (parallel [
            (set (reg:DI 95 [ D.6665 ])
                (plus:DI (reg:DI 88 [ D.6665 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2123 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6665 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 26 25 27 4 (set (reg:DI 5 di)
        (reg:DI 95 [ D.6665 ])) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6665 ])
        (nil)))
(call_insn 27 26 28 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 28 27 30 4 (set (reg/f:DI 96)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 96)
            (nil))))
(debug_insn 30 28 31 4 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1667 -1
     (nil))
(insn 31 30 33 4 (set (mem/f:DI (plus:DI (reg/f:DI 94)
                (const_int 8 [0x8])) [1 MEM[(struct yy_buffer_state *)_14].yy_ch_buf+0 S8 A64])
        (reg/f:DI 96)) lex.yy.c:1667 89 {*movdi_internal}
     (nil))
(insn 33 31 34 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 96)
            (const_int 0 [0]))) lex.yy.c:1668 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 96)
        (nil)))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 32)
            (pc))) lex.yy.c:1668 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 32)
;;  succ:       3 [0.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94

;; basic block 5, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 5 (set (mem:SI (plus:DI (reg/f:DI 94)
                (const_int 36 [0x24])) [2 MEM[(struct yy_buffer_state *)_14].yy_is_our_buffer+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1671 90 {*movsi_internal}
     (nil))
(insn 37 36 38 5 (set (reg:DI 4 si)
        (reg/v/f:DI 92 [ file ])) lex.yy.c:1673 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 92 [ file ])
        (nil)))
(insn 38 37 39 5 (set (reg:DI 5 di)
        (reg/f:DI 94)) lex.yy.c:1673 89 {*movdi_internal}
     (nil))
(call_insn 39 38 44 5 (call (mem:QI (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>) [0 yy_init_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1673 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 44 39 45 5 (set (reg/i:DI 0 ax)
        (reg/f:DI 94)) lex.yy.c:1676 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 94)
        (nil)))
(insn 45 44 0 5 (use (reg/i:DI 0 ax)) lex.yy.c:1676 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyrestart(FILE*) (_Z9yyrestartP8_IO_FILE, funcdef_no=91, decl_uid=4252, cgraph_uid=91, symbol_order=118)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 9 count 7 (    1)


void yyrestart(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,1u} r1={4d} r2={4d} r4={6d,2u} r5={6d,3u} r6={1d,6u} r7={1d,9u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,5u} r17={10d,3u} r18={3d} r19={3d} r20={1d,6u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,2u} r91={3d,2u} r95={1d,1u} r97={1d,1u} r98={1d,2u} r102={1d,2u} r103={1d,2u} r105={1d,3u} r112={1d,1u} r113={1d,1u} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 334{269d,63u,2e} in 42{39 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245
;;  reg->defs[] map:	0[0,3] 1[4,7] 2[8,11] 4[12,17] 5[18,23] 6[24,24] 7[25,25] 8[26,28] 9[29,31] 10[32,34] 11[35,37] 12[38,40] 13[41,43] 14[44,46] 15[47,49] 16[50,50] 17[51,60] 18[61,63] 19[64,66] 20[67,67] 21[68,71] 22[72,75] 23[76,79] 24[80,83] 25[84,87] 26[88,91] 27[92,95] 28[96,99] 29[100,102] 30[103,105] 31[106,108] 32[109,111] 33[112,114] 34[115,117] 35[118,120] 36[121,123] 37[124,127] 38[128,131] 39[132,134] 40[135,137] 45[138,140] 46[141,143] 47[144,146] 48[147,149] 49[150,152] 50[153,155] 51[156,158] 52[159,161] 53[162,164] 54[165,167] 55[168,170] 56[171,173] 57[174,176] 58[177,179] 59[180,182] 60[183,185] 61[186,188] 62[189,191] 63[192,194] 64[195,197] 65[198,200] 66[201,203] 67[204,206] 68[207,209] 69[210,212] 70[213,215] 71[216,218] 72[219,221] 73[222,224] 74[225,227] 75[228,230] 76[231,233] 77[234,236] 78[237,239] 79[240,242] 80[243,245] 87[246,246] 91[247,249] 95[250,250] 97[251,251] 98[252,252] 102[253,253] 103[254,254] 105[255,255] 112[256,256] 113[257,257] 114[258,258] 115[259,259] 116[260,260] 117[261,261] 118[262,262] 119[263,263] 120[264,264] 121[265,265] 122[266,266] 123[267,267] 124[268,268] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d11(2){ }d17(4){ }d23(5){ }d24(6){ }d25(7){ }d50(16){ }d67(20){ }d71(21){ }d75(22){ }d79(23){ }d83(24){ }d87(25){ }d91(26){ }d95(27){ }d99(28){ }d127(37){ }d131(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[3],1[7],2[11],4[17],5[23],6[24],7[25],16[50],20[67],21[71],22[75],23[79],24[83],25[87],26[91],27[95],28[99],37[127],38[131]
;; rd  kill	(68) 0[0,1,2,3],1[4,5,6,7],2[8,9,10,11],4[12,13,14,15,16,17],5[18,19,20,21,22,23],6[24],7[25],16[50],20[67],21[68,69,70,71],22[72,73,74,75],23[76,77,78,79],24[80,81,82,83],25[84,85,86,87],26[88,89,90,91],27[92,93,94,95],28[96,97,98,99],37[124,125,126,127],38[128,129,130,131]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[23],6[24],7[25],16[50],20[67]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d24(bb 0 insn -1) }u1(7){ d25(bb 0 insn -1) }u2(16){ d50(bb 0 insn -1) }u3(20){ d67(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 112
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 112
;; live  kill	
;; rd  in  	(5) 5[23],6[24],7[25],16[50],20[67]
;; rd  gen 	(3) 17[60],87[246],112[256]
;; rd  kill	(12) 17[51,52,53,54,55,56,57,58,59,60],87[246],112[256]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; rd  out 	(6) 6[24],7[25],16[50],20[67],87[246],112[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d67(bb 0 insn -1) }

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ d24(bb 0 insn -1) }u8(7){ d25(bb 0 insn -1) }u9(16){ d50(bb 0 insn -1) }u10(20){ d67(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 91 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  gen 	 17 [flags] 91 113
;; live  kill	
;; rd  in  	(6) 6[24],7[25],16[50],20[67],87[246],112[256]
;; rd  gen 	(3) 17[59],91[249],113[257]
;; rd  kill	(14) 17[51,52,53,54,55,56,57,58,59,60],91[247,248,249],113[257]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; rd  out 	(6) 6[24],7[25],16[50],20[67],91[249],112[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d67(bb 0 insn -1) }

( 3 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ d24(bb 0 insn -1) }u16(7){ d25(bb 0 insn -1) }u17(16){ d50(bb 0 insn -1) }u18(20){ d67(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 95 97 98 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 91 95 97 98 114 115 116
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[24],7[25],16[50],20[67],87[246],91[249],112[256]
;; rd  gen 	(9) 0[1],17[54],91[247],95[250],97[251],98[252],114[258],115[259],116[260]
;; rd  kill	(23) 0[0,1,2,3],17[51,52,53,54,55,56,57,58,59,60],91[247,248,249],95[250],97[251],98[252],114[258],115[259],116[260]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98 112
;; rd  out 	(7) 6[24],7[25],16[50],20[67],91[247],98[252],112[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d67(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ d24(bb 0 insn -1) }u33(7){ d25(bb 0 insn -1) }u34(16){ d50(bb 0 insn -1) }u35(20){ d67(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	 91 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; live  gen 	 91 117
;; live  kill	
;; rd  in  	(7) 6[24],7[25],16[50],20[67],91[247],98[252],112[256]
;; rd  gen 	(2) 91[248],117[261]
;; rd  kill	(4) 91[247,248,249],117[261]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; rd  out 	(6) 6[24],7[25],16[50],20[67],91[248],112[256]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d67(bb 0 insn -1) }

( 4 5 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ d24(bb 0 insn -1) }u39(7){ d25(bb 0 insn -1) }u40(16){ d50(bb 0 insn -1) }u41(20){ d67(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 105 118 119 120 121 122 123 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  gen 	 4 [si] 5 [di] 102 103 105 118 119 120 121 122 123 124
;; live  kill	 17 [flags]
;; rd  in  	(9) 6[24],7[25],16[50],20[67],91[247,248,249],98[252],112[256]
;; rd  gen 	(10) 102[253],103[254],105[255],118[262],119[263],120[264],121[265],122[266],123[267],124[268]
;; rd  kill	(20) 17[51,52,53,54,55,56,57,58,59,60],102[253],103[254],105[255],118[262],119[263],120[264],121[265],122[266],123[267],124[268]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[24],7[25],16[50],20[67]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d67(bb 0 insn -1) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u62(6){ d24(bb 0 insn -1) }u63(7){ d25(bb 0 insn -1) }u64(20){ d67(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[24],7[25],16[50],20[67]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 20 { d67(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 14 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 17 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 39 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 39:
Processing use of (reg 4 si) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 5 di) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 91 [ D.6671 ]) in insn 38:
  Adding insn 12 to worklist
  Adding insn 32 to worklist
  Adding insn 4 to worklist
Processing use of (reg 98 [ D.6669 ]) in insn 32:
  Adding insn 27 to worklist
Processing use of (reg 117 [ yy_buffer_stack_top ]) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 87 [ D.6669 ]) in insn 12:
  Adding insn 7 to worklist
Processing use of (reg 113 [ yy_buffer_stack_top ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 112 [ input_file ]) in insn 37:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 121 [ _30->yy_n_chars ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 103 [ D.6671 ]) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 102 [ D.6669 ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 118 [ D.6670 ]) in insn 43:
  Adding insn 41 to worklist
Processing use of (reg 120 [ yy_buffer_stack ]) in insn 43:
  Adding insn 42 to worklist
Processing use of (reg 119 [ yy_buffer_stack_top ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 105 [ D.6674 ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 103 [ D.6671 ]) in insn 47:
Processing use of (reg 105 [ D.6674 ]) in insn 49:
Processing use of (reg 123 [ _33->yy_input_file ]) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 122 [ *_29 ]) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 102 [ D.6669 ]) in insn 50:
Processing use of (reg 124 [ *_32 ]) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 105 [ D.6674 ]) in insn 53:
Processing use of (reg 7 sp) in insn 17:
Processing use of (reg 7 sp) in insn 24:
Processing use of (reg 4 si) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 5 di) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 95 [ D.6669 ]) in insn 26:
  Adding insn 21 to worklist
Processing use of (reg 97 [ D.6671 ]) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 0 ax) in insn 25:
Processing use of (reg 114 [ D.6670 ]) in insn 21:
  Adding insn 19 to worklist
Processing use of (reg 116 [ yy_buffer_stack ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 115 [ yy_buffer_stack_top ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 17 flags) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 98 [ D.6669 ]) in insn 28:
Processing use of (reg 17 flags) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 91 [ D.6671 ]) in insn 13:
Processing use of (reg 17 flags) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 87 [ D.6669 ]) in insn 8:
starting the processing of deferred insns
ending the processing of deferred insns


void yyrestart(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,1u} r1={4d} r2={4d} r4={6d,2u} r5={6d,3u} r6={1d,6u} r7={1d,9u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,5u} r17={10d,3u} r18={3d} r19={3d} r20={1d,6u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,2u} r91={3d,2u} r95={1d,1u} r97={1d,1u} r98={1d,2u} r102={1d,2u} r103={1d,2u} r105={1d,3u} r112={1d,1u} r113={1d,1u} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 334{269d,63u,2e} in 42{39 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 112
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 112
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 112 [ input_file ])
        (reg:DI 5 di [ input_file ])) lex.yy.c:1593 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ input_file ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg/f:DI 87 [ D.6669 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6669 ])
            (const_int 0 [0]))) lex.yy.c:1595 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) lex.yy.c:1595 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 15)
;;  succ:       4 [6.7%] 
;;              3 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112

;; basic block 3, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 91 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  gen 	 17 [flags] 91 113
;; live  kill	
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:DI 113 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (set (reg/f:DI 91 [ D.6671 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 113 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 87 [ D.6669 ])) [1 *_7+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 113 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6669 ])
            (nil))))
(insn 13 12 14 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6671 ])
            (const_int 0 [0]))) lex.yy.c:1595 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 14 13 15 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 35)
            (pc))) lex.yy.c:1595 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 35)
;;  succ:       4 [15.0%]  (FALLTHRU)
;;              6 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

;; basic block 4, loop depth 0, count 0, freq 2071, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [15.0%]  (FALLTHRU)
;;              2 [6.7%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 95 97 98 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 91 95 97 98 114 115 116
;; live  kill	 17 [flags]
(code_label 15 14 16 4 82 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 17 16 18 4 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1596 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 18 17 19 4 (set (reg:DI 115 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1597 89 {*movdi_internal}
     (nil))
(insn 19 18 20 4 (parallel [
            (set (reg:DI 114 [ D.6670 ])
                (ashift:DI (reg:DI 115 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1597 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 115 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 20 19 21 4 (set (reg/f:DI 116 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1597 89 {*movdi_internal}
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 95 [ D.6669 ])
                (plus:DI (reg:DI 114 [ D.6670 ])
                    (reg/f:DI 116 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1597 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 116 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 114 [ D.6670 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 114 [ D.6670 ]))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) lex.yy.c:1598 90 {*movsi_internal}
     (nil))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1598 89 {*movdi_internal}
     (nil))
(call_insn 24 23 25 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:1598 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 25 24 26 4 (set (reg/f:DI 97 [ D.6671 ])
        (reg:DI 0 ax)) lex.yy.c:1598 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 26 25 27 4 (set (mem/f:DI (reg/f:DI 95 [ D.6669 ]) [1 *_13+0 S8 A64])
        (reg/f:DI 97 [ D.6671 ])) lex.yy.c:1598 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.6671 ])
        (expr_list:REG_DEAD (reg/f:DI 95 [ D.6669 ])
            (nil))))
(insn 27 26 4 4 (set (reg/f:DI 98 [ D.6669 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1601 89 {*movdi_internal}
     (nil))
(insn 4 27 28 4 (set (reg/f:DI 91 [ D.6671 ])
        (const_int 0 [0])) lex.yy.c:1601 89 {*movdi_internal}
     (nil))
(insn 28 4 29 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 98 [ D.6669 ])
            (const_int 0 [0]))) lex.yy.c:1601 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 35)
            (pc))) lex.yy.c:1601 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4896 (nil)))
 -> 35)
;;  succ:       5 [51.0%]  (FALLTHRU)
;;              6 [49.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98 112

;; basic block 5, loop depth 0, count 0, freq 1057, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [51.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	 91 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; live  gen 	 91 117
;; live  kill	
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:DI 117 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 32 31 35 5 (set (reg/f:DI 91 [ D.6671 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 117 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 98 [ D.6669 ])) [1 *_50+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 117 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 98 [ D.6669 ])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [49.0%] 
;;              5 [100.0%]  (FALLTHRU)
;;              3 [85.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 105 118 119 120 121 122 123 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  gen 	 4 [si] 5 [di] 102 103 105 118 119 120 121 122 123 124
;; live  kill	 17 [flags]
(code_label 35 32 36 6 84 "" [2 uses])
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 6 (set (reg:DI 4 si)
        (reg/v/f:DI 112 [ input_file ])) lex.yy.c:1601 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 112 [ input_file ])
        (nil)))
(insn 38 37 39 6 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.6671 ])) lex.yy.c:1601 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6671 ])
        (nil)))
(call_insn 39 38 40 6 (call (mem:QI (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>) [0 yy_init_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1601 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 40 39 41 6 (set (reg:DI 119 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 41 40 42 6 (parallel [
            (set (reg:DI 118 [ D.6670 ])
                (ashift:DI (reg:DI 119 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1642 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 119 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 42 41 43 6 (set (reg/f:DI 120 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 43 42 44 6 (parallel [
            (set (reg/f:DI 102 [ D.6669 ])
                (plus:DI (reg:DI 118 [ D.6670 ])
                    (reg/f:DI 120 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1642 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 120 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 118 [ D.6670 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 118 [ D.6670 ]))
                    (nil))))))
(insn 44 43 45 6 (set (reg/f:DI 103 [ D.6671 ])
        (mem/f:DI (reg/f:DI 102 [ D.6669 ]) [1 *_29+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 45 44 46 6 (set (reg:SI 121 [ _30->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 103 [ D.6671 ])
                (const_int 32 [0x20])) [2 _30->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 46 45 47 6 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 121 [ _30->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 121 [ _30->yy_n_chars ])
        (nil)))
(insn 47 46 48 6 (set (reg/f:DI 105 [ D.6674 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.6671 ])
                (const_int 16 [0x10])) [1 _30->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6671 ])
        (nil)))
(insn 48 47 49 6 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 105 [ D.6674 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 49 48 50 6 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 105 [ D.6674 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 50 49 51 6 (set (reg/f:DI 122 [ *_29 ])
        (mem/f:DI (reg/f:DI 102 [ D.6669 ]) [1 *_29+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6669 ])
        (nil)))
(insn 51 50 52 6 (set (reg/f:DI 123 [ _33->yy_input_file ])
        (mem/f:DI (reg/f:DI 122 [ *_29 ]) [1 _33->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 122 [ *_29 ])
        (nil)))
(insn 52 51 53 6 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 123 [ _33->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 123 [ _33->yy_input_file ])
        (nil)))
(insn 53 52 54 6 (set (reg:QI 124 [ *_32 ])
        (mem:QI (reg/f:DI 105 [ D.6674 ]) [0 *_32+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.6674 ])
        (nil)))
(insn 54 53 0 6 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 124 [ *_32 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 124 [ *_32 ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yypush_buffer_state(YY_BUFFER_STATE) (_Z19yypush_buffer_stateP15yy_buffer_state, funcdef_no=98, decl_uid=4263, cgraph_uid=98, symbol_order=125)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 9 (    1)


void yypush_buffer_state(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,8u} r7={1d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,7u} r17={10d,3u} r18={1d} r19={1d} r20={1d,8u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,3u} r88={1d,2u} r89={1d,2u} r91={1d,2u} r93={1d,1u} r99={1d,3u} r103={3d,5u} r106={1d,4u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 188{120d,68u,0e} in 37{36 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 12, 13, 14, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,7] 5[8,9] 6[10,10] 7[11,11] 8[12,12] 9[13,13] 10[14,14] 11[15,15] 12[16,16] 13[17,17] 14[18,18] 15[19,19] 16[20,20] 17[21,30] 18[31,31] 19[32,32] 20[33,33] 21[34,35] 22[36,37] 23[38,39] 24[40,41] 25[42,43] 26[44,45] 27[46,47] 28[48,49] 29[50,50] 30[51,51] 31[52,52] 32[53,53] 33[54,54] 34[55,55] 35[56,56] 36[57,57] 37[58,59] 38[60,61] 39[62,62] 40[63,63] 45[64,64] 46[65,65] 47[66,66] 48[67,67] 49[68,68] 50[69,69] 51[70,70] 52[71,71] 53[72,72] 54[73,73] 55[74,74] 56[75,75] 57[76,76] 58[77,77] 59[78,78] 60[79,79] 61[80,80] 62[81,81] 63[82,82] 64[83,83] 65[84,84] 66[85,85] 67[86,86] 68[87,87] 69[88,88] 70[89,89] 71[90,90] 72[91,91] 73[92,92] 74[93,93] 75[94,94] 76[95,95] 77[96,96] 78[97,97] 79[98,98] 80[99,99] 87[100,100] 88[101,101] 89[102,102] 91[103,103] 93[104,104] 99[105,105] 103[106,108] 106[109,109] 107[110,110] 108[111,111] 109[112,112] 110[113,113] 111[114,114] 112[115,115] 113[116,116] 114[117,117] 115[118,118] 116[119,119] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(4){ }d9(5){ }d10(6){ }d11(7){ }d20(16){ }d33(20){ }d35(21){ }d37(22){ }d39(23){ }d41(24){ }d43(25){ }d45(26){ }d47(27){ }d49(28){ }d59(37){ }d61(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[3],2[5],4[7],5[9],6[10],7[11],16[20],20[33],21[35],22[37],23[39],24[41],25[43],26[45],27[47],28[49],37[59],38[61]
;; rd  kill	(34) 0[0,1],1[2,3],2[4,5],4[6,7],5[8,9],6[10],7[11],16[20],20[33],21[34,35],22[36,37],23[38,39],24[40,41],25[42,43],26[44,45],27[46,47],28[48,49],37[58,59],38[60,61]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[9],6[10],7[11],16[20],20[33]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d10(bb 0 insn -1) }u1(7){ d11(bb 0 insn -1) }u2(16){ d20(bb 0 insn -1) }u3(20){ d33(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 106
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 106
;; live  kill	
;; rd  in  	(5) 5[9],6[10],7[11],16[20],20[33]
;; rd  gen 	(2) 17[30],106[109]
;; rd  kill	(11) 17[21,22,23,24,25,26,27,28,29,30],106[109]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; rd  out 	(5) 6[10],7[11],16[20],20[33],106[109]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ d10(bb 0 insn -1) }u8(7){ d11(bb 0 insn -1) }u9(16){ d20(bb 0 insn -1) }u10(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 17 [flags] 87
;; live  kill	
;; rd  in  	(5) 6[10],7[11],16[20],20[33],106[109]
;; rd  gen 	(2) 17[28],87[100]
;; rd  kill	(11) 17[21,22,23,24,25,26,27,28,29,30],87[100]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; rd  out 	(6) 6[10],7[11],16[20],20[33],87[100],106[109]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 3 )->[4]->( 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ d10(bb 0 insn -1) }u15(7){ d11(bb 0 insn -1) }u16(16){ d20(bb 0 insn -1) }u17(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 103 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 103 107
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[10],7[11],16[20],20[33],87[100],106[109]
;; rd  gen 	(2) 103[108],107[110]
;; rd  kill	(14) 17[21,22,23,24,25,26,27,28,29,30],103[106,107,108],107[110]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; rd  out 	(6) 6[10],7[11],16[20],20[33],103[108],106[109]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 3 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ d10(bb 0 insn -1) }u20(7){ d11(bb 0 insn -1) }u21(16){ d20(bb 0 insn -1) }u22(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 88 89 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  gen 	 17 [flags] 88 89 103
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[10],7[11],16[20],20[33],87[100],106[109]
;; rd  gen 	(4) 17[24],88[101],89[102],103[107]
;; rd  kill	(15) 17[21,22,23,24,25,26,27,28,29,30],88[101],89[102],103[106,107,108]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; rd  out 	(9) 6[10],7[11],16[20],20[33],87[100],88[101],89[102],103[107],106[109]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 5 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ d10(bb 0 insn -1) }u29(7){ d11(bb 0 insn -1) }u30(16){ d20(bb 0 insn -1) }u31(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103
;; lr  def 	 17 [flags] 91 93 103 108 109 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  gen 	 91 93 103 108 109 110 111 112
;; live  kill	 17 [flags]
;; rd  in  	(9) 6[10],7[11],16[20],20[33],87[100],88[101],89[102],103[107],106[109]
;; rd  gen 	(8) 91[103],93[104],103[106],108[111],109[112],110[113],111[114],112[115]
;; rd  kill	(20) 17[21,22,23,24,25,26,27,28,29,30],91[103],93[104],103[106,107,108],108[111],109[112],110[113],111[114],112[115]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; rd  out 	(6) 6[10],7[11],16[20],20[33],103[106],106[109]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 4 5 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(6){ d10(bb 0 insn -1) }u46(7){ d11(bb 0 insn -1) }u47(16){ d20(bb 0 insn -1) }u48(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  def 	 99 113 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  gen 	 99 113 114 115 116
;; live  kill	
;; rd  in  	(11) 6[10],7[11],16[20],20[33],87[100],88[101],89[102],103[106,107,108],106[109]
;; rd  gen 	(5) 99[105],113[116],114[117],115[118],116[119]
;; rd  kill	(5) 99[105],113[116],114[117],115[118],116[119]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[10],7[11],16[20],20[33]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 7 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ d10(bb 0 insn -1) }u62(7){ d11(bb 0 insn -1) }u63(16){ d20(bb 0 insn -1) }u64(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 6[10],7[11],16[20],20[33],106[109]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[10],7[11],16[20],20[33]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 16 { d20(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u65(6){ d10(bb 0 insn -1) }u66(7){ d11(bb 0 insn -1) }u67(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[10],7[11],16[20],20[33]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d10(bb 0 insn -1) }
;;   reg 7 { d11(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 24 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
Finished finding needed instructions:
Processing use of (reg 103 [ D.6678 ]) in insn 40:
  Adding insn 15 to worklist
  Adding insn 22 to worklist
  Adding insn 37 to worklist
Processing use of (reg 106 [ new_buffer ]) in insn 40:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 87 [ D.6678 ]) in insn 37:
  Adding insn 10 to worklist
Processing use of (reg 112 [ D.6679 ]) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 89 [ D.6679 ]) in insn 36:
  Adding insn 21 to worklist
Processing use of (reg 88 [ D.6679 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 87 [ D.6678 ]) in insn 22:
Processing use of (reg 89 [ D.6679 ]) in insn 22:
Processing use of (reg 107 [ yy_buffer_stack_top ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 113 [ new_buffer_4(D)->yy_n_chars ]) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 106 [ new_buffer ]) in insn 41:
Processing use of (reg 99 [ D.6681 ]) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 106 [ new_buffer ]) in insn 43:
Processing use of (reg 99 [ D.6681 ]) in insn 45:
Processing use of (reg 115 [ _34->yy_input_file ]) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 114 [ *_41 ]) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 103 [ D.6678 ]) in insn 46:
Processing use of (reg 116 [ *_33 ]) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 99 [ D.6681 ]) in insn 49:
Processing use of (reg 91 [ D.6681 ]) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 108 [ yy_hold_char ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 91 [ D.6681 ]) in insn 30:
Processing use of (reg 93 [ D.6680 ]) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 103 [ D.6678 ]) in insn 29:
Processing use of (reg 109 [ *_10 ]) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 110 [ yy_n_chars ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 103 [ D.6678 ]) in insn 31:
Processing use of (reg 111) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 88 [ D.6679 ]) in insn 34:
Processing use of (reg 17 flags) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 103 [ D.6678 ]) in insn 23:
Processing use of (reg 7 sp) in insn 9:
Processing use of (reg 17 flags) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 87 [ D.6678 ]) in insn 11:
Processing use of (reg 17 flags) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 106 [ new_buffer ]) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


void yypush_buffer_state(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,8u} r7={1d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,7u} r17={10d,3u} r18={1d} r19={1d} r20={1d,8u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,3u} r88={1d,2u} r89={1d,2u} r91={1d,2u} r93={1d,1u} r99={1d,3u} r103={3d,5u} r106={1d,4u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 188{120d,68u,0e} in 37{36 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 106
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 106
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 106 [ new_buffer ])
        (reg:DI 5 di [ new_buffer ])) lex.yy.c:1759 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ new_buffer ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 106 [ new_buffer ])
            (const_int 0 [0]))) lex.yy.c:1760 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 53)
            (pc))) lex.yy.c:1760 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2164 (nil)))
 -> 53)
;;  succ:       8 [21.6%] 
;;              3 [78.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106

;; basic block 3, loop depth 0, count 0, freq 7836, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.4%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 9 8 10 3 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1763 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 10 9 11 3 (set (reg/f:DI 87 [ D.6678 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1766 89 {*movdi_internal}
     (nil))
(insn 11 10 12 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6678 ])
            (const_int 0 [0]))) lex.yy.c:1766 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 12 11 13 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) lex.yy.c:1766 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 18)
;;  succ:       5 [85.0%] 
;;              4 [15.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106

;; basic block 4, loop depth 0, count 0, freq 1175, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [15.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 103 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 103 107
;; live  kill	 17 [flags]
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (set (reg:DI 107 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 15 14 18 4 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (ashift:DI (reg:DI 107 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 107 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

;; basic block 5, loop depth 0, count 0, freq 6661, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [85.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 88 89 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  gen 	 17 [flags] 88 89 103
;; live  kill	 17 [flags]
(code_label 18 15 19 5 93 "" [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 88 [ D.6679 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1766 89 {*movdi_internal}
     (nil))
(insn 21 20 22 5 (parallel [
            (set (reg:DI 89 [ D.6679 ])
                (ashift:DI (reg:DI 88 [ D.6679 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1766 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 5 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (plus:DI (reg/f:DI 87 [ D.6678 ])
                    (reg:DI 89 [ D.6679 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1766 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 23 22 24 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:1766 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 24 23 25 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) lex.yy.c:1766 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 38)
;;  succ:       6 [85.0%]  (FALLTHRU)
;;              7 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106

;; basic block 6, loop depth 0, count 0, freq 5662, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [85.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103
;; lr  def 	 17 [flags] 91 93 103 108 109 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  gen 	 91 93 103 108 109 110 111 112
;; live  kill	 17 [flags]
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 6 (set (reg/f:DI 91 [ D.6681 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1769 89 {*movdi_internal}
     (nil))
(insn 27 26 28 6 (set (reg:QI 108 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1769 93 {*movqi_internal}
     (nil))
(insn 28 27 29 6 (set (mem:QI (reg/f:DI 91 [ D.6681 ]) [0 *_12+0 S1 A8])
        (reg:QI 108 [ yy_hold_char ])) lex.yy.c:1769 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 108 [ yy_hold_char ])
        (nil)))
(insn 29 28 30 6 (set (reg/f:DI 93 [ D.6680 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])) lex.yy.c:1770 89 {*movdi_internal}
     (nil))
(insn 30 29 31 6 (set (mem/f:DI (plus:DI (reg/f:DI 93 [ D.6680 ])
                (const_int 16 [0x10])) [1 _15->yy_buf_pos+0 S8 A64])
        (reg/f:DI 91 [ D.6681 ])) lex.yy.c:1770 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.6680 ])
        (expr_list:REG_DEAD (reg/f:DI 91 [ D.6681 ])
            (nil))))
(insn 31 30 32 6 (set (reg/f:DI 109 [ *_10 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])) lex.yy.c:1771 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6678 ])
        (nil)))
(insn 32 31 33 6 (set (reg:SI 110 [ yy_n_chars ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1771 90 {*movsi_internal}
     (nil))
(insn 33 32 34 6 (set (mem:SI (plus:DI (reg/f:DI 109 [ *_10 ])
                (const_int 32 [0x20])) [2 _17->yy_n_chars+0 S4 A64])
        (reg:SI 110 [ yy_n_chars ])) lex.yy.c:1771 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110 [ yy_n_chars ])
        (expr_list:REG_DEAD (reg/f:DI 109 [ *_10 ])
            (nil))))
(insn 34 33 35 6 (parallel [
            (set (reg:DI 111)
                (plus:DI (reg:DI 88 [ D.6679 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1776 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6679 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 35 34 36 6 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (reg:DI 111)) lex.yy.c:1776 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 111)
        (nil)))
(insn 36 35 37 6 (parallel [
            (set (reg:DI 112 [ D.6679 ])
                (plus:DI (reg:DI 89 [ D.6679 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6679 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 37 36 38 6 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (plus:DI (reg/f:DI 87 [ D.6678 ])
                    (reg:DI 112 [ D.6679 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 112 [ D.6679 ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6678 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

;; basic block 7, loop depth 0, count 0, freq 7836, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              5 [15.0%] 
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  def 	 99 113 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  gen 	 99 113 114 115 116
;; live  kill	
(code_label 38 37 39 7 94 "" [1 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 7 (set (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_41+0 S8 A64])
        (reg/v/f:DI 106 [ new_buffer ])) lex.yy.c:1777 89 {*movdi_internal}
     (nil))
(insn 41 40 42 7 (set (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 106 [ new_buffer ])
                (const_int 32 [0x20])) [2 new_buffer_4(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])
        (nil)))
(insn 43 42 44 7 (set (reg/f:DI 99 [ D.6681 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 106 [ new_buffer ])
                (const_int 16 [0x10])) [1 new_buffer_4(D)->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 106 [ new_buffer ])
        (nil)))
(insn 44 43 45 7 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 99 [ D.6681 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 45 44 46 7 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 99 [ D.6681 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 46 45 47 7 (set (reg/f:DI 114 [ *_41 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_41+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6678 ])
        (nil)))
(insn 47 46 48 7 (set (reg/f:DI 115 [ _34->yy_input_file ])
        (mem/f:DI (reg/f:DI 114 [ *_41 ]) [1 _34->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 114 [ *_41 ])
        (nil)))
(insn 48 47 49 7 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 115 [ _34->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ _34->yy_input_file ])
        (nil)))
(insn 49 48 50 7 (set (reg:QI 116 [ *_33 ])
        (mem:QI (reg/f:DI 99 [ D.6681 ]) [0 *_33+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6681 ])
        (nil)))
(insn 50 49 53 7 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 116 [ *_33 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 116 [ *_33 ])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 53 50 54 8 91 "" [1 uses])
(note 54 53 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yypop_buffer_state() (_Z18yypop_buffer_statev, funcdef_no=99, decl_uid=4264, cgraph_uid=99, symbol_order=126)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 11 count 8 (    1)


void yypop_buffer_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,1u} r6={1d,7u} r7={1d,8u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,6u} r17={10d,4u} r18={1d} r19={1d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,2u} r88={1d,3u} r89={1d,3u} r91={1d,2u} r92={1d,2u} r94={1d,2u} r95={1d,3u} r97={1d,3u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} 
;;    total ref usage 174{115d,59u,0e} in 31{30 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,7] 5[8,10] 6[11,11] 7[12,12] 8[13,13] 9[14,14] 10[15,15] 11[16,16] 12[17,17] 13[18,18] 14[19,19] 15[20,20] 16[21,21] 17[22,31] 18[32,32] 19[33,33] 20[34,34] 21[35,36] 22[37,38] 23[39,40] 24[41,42] 25[43,44] 26[45,46] 27[47,48] 28[49,50] 29[51,51] 30[52,52] 31[53,53] 32[54,54] 33[55,55] 34[56,56] 35[57,57] 36[58,58] 37[59,60] 38[61,62] 39[63,63] 40[64,64] 45[65,65] 46[66,66] 47[67,67] 48[68,68] 49[69,69] 50[70,70] 51[71,71] 52[72,72] 53[73,73] 54[74,74] 55[75,75] 56[76,76] 57[77,77] 58[78,78] 59[79,79] 60[80,80] 61[81,81] 62[82,82] 63[83,83] 64[84,84] 65[85,85] 66[86,86] 67[87,87] 68[88,88] 69[89,89] 70[90,90] 71[91,91] 72[92,92] 73[93,93] 74[94,94] 75[95,95] 76[96,96] 77[97,97] 78[98,98] 79[99,99] 80[100,100] 87[101,101] 88[102,102] 89[103,103] 91[104,104] 92[105,105] 94[106,106] 95[107,107] 97[108,108] 101[109,109] 102[110,110] 103[111,111] 104[112,112] 105[113,113] 106[114,114] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(4){ }d10(5){ }d11(6){ }d12(7){ }d21(16){ }d34(20){ }d36(21){ }d38(22){ }d40(23){ }d42(24){ }d44(25){ }d46(26){ }d48(27){ }d50(28){ }d60(37){ }d62(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[3],2[5],4[7],5[10],6[11],7[12],16[21],20[34],21[36],22[38],23[40],24[42],25[44],26[46],27[48],28[50],37[60],38[62]
;; rd  kill	(35) 0[0,1],1[2,3],2[4,5],4[6,7],5[8,9,10],6[11],7[12],16[21],20[34],21[35,36],22[37,38],23[39,40],24[41,42],25[43,44],26[45,46],27[47,48],28[49,50],37[59,60],38[61,62]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[11],7[12],16[21],20[34]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 7 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d11(bb 0 insn -1) }u1(7){ d12(bb 0 insn -1) }u2(16){ d21(bb 0 insn -1) }u3(20){ d34(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88
;; live  kill	
;; rd  in  	(4) 6[11],7[12],16[21],20[34]
;; rd  gen 	(2) 17[31],88[102]
;; rd  kill	(11) 17[22,23,24,25,26,27,28,29,30,31],88[102]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; rd  out 	(5) 6[11],7[12],16[21],20[34],88[102]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d34(bb 0 insn -1) }

( 2 )->[3]->( 7 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ d11(bb 0 insn -1) }u7(7){ d12(bb 0 insn -1) }u8(16){ d21(bb 0 insn -1) }u9(20){ d34(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 89 91 92 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 17 [flags] 89 91 92 101
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[11],7[12],16[21],20[34],88[102]
;; rd  gen 	(5) 17[28],89[103],91[104],92[105],101[109]
;; rd  kill	(14) 17[22,23,24,25,26,27,28,29,30,31],89[103],91[104],92[105],101[109]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; rd  out 	(8) 6[11],7[12],16[21],20[34],88[102],89[103],91[104],92[105]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d34(bb 0 insn -1) }

( 6 )->[4]->( 5 7 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ d11(bb 0 insn -1) }u17(7){ d12(bb 0 insn -1) }u18(16){ d21(bb 0 insn -1) }u19(20){ d34(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  def 	 17 [flags] 87 94 95 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 17 [flags] 87 94 95 102
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[11],7[12],16[21],20[34],88[102],89[103]
;; rd  gen 	(5) 17[24],87[101],94[106],95[107],102[110]
;; rd  kill	(14) 17[22,23,24,25,26,27,28,29,30,31],87[101],94[106],95[107],102[110]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; rd  out 	(6) 6[11],7[12],16[21],20[34],87[101],95[107]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d34(bb 0 insn -1) }

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(6){ d11(bb 0 insn -1) }u29(7){ d12(bb 0 insn -1) }u30(16){ d21(bb 0 insn -1) }u31(20){ d34(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  def 	 97 103 104 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  gen 	 97 103 104 105 106
;; live  kill	
;; rd  in  	(6) 6[11],7[12],16[21],20[34],87[101],95[107]
;; rd  gen 	(5) 97[108],103[111],104[112],105[113],106[114]
;; rd  kill	(5) 97[108],103[111],104[112],105[113],106[114]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[11],7[12],16[21],20[34]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d34(bb 0 insn -1) }

( 3 )->[6]->( 4 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(6){ d11(bb 0 insn -1) }u43(7){ d12(bb 0 insn -1) }u44(16){ d21(bb 0 insn -1) }u45(20){ d34(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 91 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
;; rd  in  	(8) 6[11],7[12],16[21],20[34],88[102],89[103],91[104],92[105]
;; rd  gen 	(1) 17[22]
;; rd  kill	(10) 17[22,23,24,25,26,27,28,29,30,31]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; rd  out 	(6) 6[11],7[12],16[21],20[34],88[102],89[103]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d34(bb 0 insn -1) }

( 5 2 3 4 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(6){ d11(bb 0 insn -1) }u53(7){ d12(bb 0 insn -1) }u54(16){ d21(bb 0 insn -1) }u55(20){ d34(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 6[11],7[12],16[21],20[34],87[101],88[102],89[103],91[104],92[105],95[107]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[11],7[12],16[21],20[34]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d34(bb 0 insn -1) }

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u56(6){ d11(bb 0 insn -1) }u57(7){ d12(bb 0 insn -1) }u58(20){ d34(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[11],7[12],16[21],20[34]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 20 { d34(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 19 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 33 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 49:
Processing use of (reg 5 di) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 92 [ D.6689 ]) in insn 48:
  Adding insn 16 to worklist
Processing use of (reg 91 [ D.6687 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 88 [ D.6687 ]) in insn 15:
  Adding insn 5 to worklist
Processing use of (reg 101 [ D.6688 ]) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 89 [ D.6688 ]) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 91 [ D.6687 ]) in insn 50:
Processing use of (reg 17 flags) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 89 [ D.6688 ]) in insn 52:
Processing use of (reg 103 [ _23->yy_n_chars ]) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 95 [ D.6689 ]) in insn 32:
  Adding insn 28 to worklist
Processing use of (reg 87 [ D.6687 ]) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 88 [ D.6687 ]) in insn 27:
Processing use of (reg 102 [ D.6688 ]) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 94 [ D.6688 ]) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 89 [ D.6688 ]) in insn 24:
Processing use of (reg 97 [ D.6691 ]) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 95 [ D.6689 ]) in insn 34:
Processing use of (reg 97 [ D.6691 ]) in insn 36:
Processing use of (reg 105 [ _26->yy_input_file ]) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 104 [ *_1 ]) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 87 [ D.6687 ]) in insn 37:
Processing use of (reg 106 [ *_25 ]) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 97 [ D.6691 ]) in insn 40:
Processing use of (reg 94 [ D.6688 ]) in insn 25:
Processing use of (reg 17 flags) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 95 [ D.6689 ]) in insn 29:
Processing use of (reg 17 flags) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 92 [ D.6689 ]) in insn 18:
Processing use of (reg 17 flags) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 88 [ D.6687 ]) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


void yypop_buffer_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,1u} r6={1d,7u} r7={1d,8u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,6u} r17={10d,4u} r18={1d} r19={1d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,2u} r88={1d,3u} r89={1d,3u} r91={1d,2u} r92={1d,2u} r94={1d,2u} r95={1d,3u} r97={1d,3u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} 
;;    total ref usage 174{115d,59u,0e} in 31{30 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 88 [ D.6687 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6687 ])
            (const_int 0 [0]))) lex.yy.c:1790 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 11)
            (pc))) lex.yy.c:1790 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 11)
;;  succ:       7 [10.1%]  (FALLTHRU)
;;              3 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

;; basic block 3, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 89 91 92 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 17 [flags] 89 91 92 101
;; live  kill	 17 [flags]
(code_label 11 7 12 3 102 "" [1 uses])
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg:DI 89 [ D.6688 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 14 13 15 3 (parallel [
            (set (reg:DI 101 [ D.6688 ])
                (ashift:DI (reg:DI 89 [ D.6688 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1790 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 15 14 16 3 (parallel [
            (set (reg/f:DI 91 [ D.6687 ])
                (plus:DI (reg/f:DI 88 [ D.6687 ])
                    (reg:DI 101 [ D.6688 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1790 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 101 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 16 15 18 3 (set (reg/f:DI 92 [ D.6689 ])
        (mem/f:DI (reg/f:DI 91 [ D.6687 ]) [1 *_8+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 18 16 19 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6689 ])
            (const_int 0 [0]))) lex.yy.c:1790 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 19 18 51 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) lex.yy.c:1790 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 57)
;;  succ:       7 [10.1%] 
;;              6 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92

;; basic block 4, loop depth 0, count 0, freq 4037, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  def 	 17 [flags] 87 94 95 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 17 [flags] 87 94 95 102
;; live  kill	 17 [flags]
(code_label 51 19 23 4 106 "" [1 uses])
(note 23 51 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (parallel [
            (set (reg:DI 94 [ D.6688 ])
                (plus:DI (reg:DI 89 [ D.6688 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1796 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 25 24 26 4 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (reg:DI 94 [ D.6688 ])) lex.yy.c:1796 89 {*movdi_internal}
     (nil))
(insn 26 25 27 4 (parallel [
            (set (reg:DI 102 [ D.6688 ])
                (ashift:DI (reg:DI 94 [ D.6688 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 94 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 27 26 28 4 (parallel [
            (set (reg/f:DI 87 [ D.6687 ])
                (plus:DI (reg/f:DI 88 [ D.6687 ])
                    (reg:DI 102 [ D.6688 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 102 [ D.6688 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6687 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 28 27 29 4 (set (reg/f:DI 95 [ D.6689 ])
        (mem/f:DI (reg/f:DI 87 [ D.6687 ]) [1 *_1+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 29 28 30 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 95 [ D.6689 ])
            (const_int 0 [0]))) lex.yy.c:1798 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) lex.yy.c:1798 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 57)
;;  succ:       5 [100.0%]  (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95

;; basic block 5, loop depth 0, count 0, freq 6520, maybe hot
;; Invalid sum of incoming frequencies 4037, should be 6520
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  def 	 97 103 104 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  gen 	 97 103 104 105 106
;; live  kill	
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:SI 103 [ _23->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 95 [ D.6689 ])
                (const_int 32 [0x20])) [2 _23->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 103 [ _23->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 103 [ _23->yy_n_chars ])
        (nil)))
(insn 34 33 35 5 (set (reg/f:DI 97 [ D.6691 ])
        (mem/f:DI (plus:DI (reg/f:DI 95 [ D.6689 ])
                (const_int 16 [0x10])) [1 _23->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6689 ])
        (nil)))
(insn 35 34 36 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 97 [ D.6691 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 5 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 97 [ D.6691 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 5 (set (reg/f:DI 104 [ *_1 ])
        (mem/f:DI (reg/f:DI 87 [ D.6687 ]) [1 *_1+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6687 ])
        (nil)))
(insn 38 37 39 5 (set (reg/f:DI 105 [ _26->yy_input_file ])
        (mem/f:DI (reg/f:DI 104 [ *_1 ]) [1 _26->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ *_1 ])
        (nil)))
(insn 39 38 40 5 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 105 [ _26->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ _26->yy_input_file ])
        (nil)))
(insn 40 39 41 5 (set (reg:QI 106 [ *_25 ])
        (mem:QI (reg/f:DI 97 [ D.6691 ]) [0 *_25+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.6691 ])
        (nil)))
(insn 41 40 47 5 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 106 [ *_25 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 106 [ *_25 ])
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 8075, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [89.9%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 91 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
(note 47 41 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 6 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.6689 ])) lex.yy.c:1793 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6689 ])
        (nil)))
(call_insn 49 48 50 6 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1793 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 50 49 52 6 (set (mem/f:DI (reg/f:DI 91 [ D.6687 ]) [1 *_8+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1794 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6687 ])
        (nil)))
(insn 52 50 53 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 89 [ D.6688 ])
            (const_int 0 [0]))) lex.yy.c:1795 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 53 52 57 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) lex.yy.c:1795 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 51)
;;  succ:       4 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;; Invalid sum of incoming frequencies 12483, should be 10000
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              2 [10.1%]  (FALLTHRU)
;;              3 [10.1%] 
;;              4
;;              6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 57 53 58 7 101 "" [2 uses])
(note 58 57 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yylex() (_Z5yylexv, funcdef_no=85, decl_uid=5394, cgraph_uid=85, symbol_order=112)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 166 n_edges 263 count 287 (  1.7)


int yylex()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,165u} r7={1d,200u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,164u} r17={175d,66u,3e} r18={35d} r19={35d} r20={1d,169u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={35d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u,1e} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u,1e} r314={2d,2u} r315={2d,2u,1e} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,4u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r562={1d,1u} r564={1d,2u} 
;;    total ref usage 4331{3004d,1308u,19e} in 801{766 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	0, 1, 2, 4, 5, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28, 37, 38, 39, 40, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80
;;  dense invalidated 	1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683
;;  reg->defs[] map:	0[0,41] 1[42,84] 2[85,122] 4[123,172] 5[173,236] 6[237,237] 7[238,238] 8[239,273] 9[274,308] 10[309,343] 11[344,378] 12[379,413] 13[414,448] 14[449,483] 15[484,518] 16[519,519] 17[520,694] 18[695,729] 19[730,764] 20[765,765] 21[766,798] 22[799,831] 23[832,864] 24[865,897] 25[898,930] 26[931,963] 27[964,996] 28[997,1029] 29[1030,1061] 30[1062,1093] 31[1094,1125] 32[1126,1157] 33[1158,1189] 34[1190,1221] 35[1222,1253] 36[1254,1285] 37[1286,1321] 38[1322,1357] 39[1358,1392] 40[1393,1427] 45[1428,1459] 46[1460,1491] 47[1492,1523] 48[1524,1555] 49[1556,1587] 50[1588,1619] 51[1620,1651] 52[1652,1683] 53[1684,1718] 54[1719,1753] 55[1754,1788] 56[1789,1823] 57[1824,1858] 58[1859,1893] 59[1894,1928] 60[1929,1963] 61[1964,1998] 62[1999,2033] 63[2034,2068] 64[2069,2103] 65[2104,2138] 66[2139,2173] 67[2174,2208] 68[2209,2243] 69[2244,2278] 70[2279,2313] 71[2314,2348] 72[2349,2383] 73[2384,2418] 74[2419,2453] 75[2454,2488] 76[2489,2523] 77[2524,2558] 78[2559,2593] 79[2594,2628] 80[2629,2663] 87[2664,2669] 88[2670,2679] 89[2680,2684] 90[2685,2687] 91[2688,2689] 92[2690,2724] 99[2725,2725] 102[2726,2727] 103[2728,2729] 107[2730,2730] 109[2731,2731] 118[2732,2732] 136[2733,2733] 137[2734,2734] 147[2735,2735] 152[2736,2736] 154[2737,2738] 156[2739,2739] 157[2740,2740] 158[2741,2741] 160[2742,2742] 168[2743,2743] 176[2744,2744] 186[2745,2748] 187[2749,2750] 192[2751,2751] 193[2752,2753] 198[2754,2755] 200[2756,2756] 202[2757,2757] 203[2758,2758] 204[2759,2759] 212[2760,2762] 213[2763,2763] 224[2764,2764] 226[2765,2765] 227[2766,2767] 230[2768,2769] 232[2770,2770] 237[2771,2771] 238[2772,2772] 240[2773,2774] 242[2775,2775] 244[2776,2777] 245[2778,2782] 251[2783,2783] 264[2784,2784] 268[2785,2785] 270[2786,2786] 274[2787,2787] 275[2788,2792] 277[2793,2793] 280[2794,2796] 287[2797,2797] 289[2798,2798] 297[2799,2799] 299[2800,2801] 306[2802,2803] 307[2804,2804] 308[2805,2807] 309[2808,2808] 311[2809,2810] 313[2811,2812] 314[2813,2814] 315[2815,2816] 316[2817,2818] 318[2819,2821] 320[2822,2827] 321[2828,2840] 324[2841,2841] 327[2842,2842] 341[2843,2851] 342[2852,2852] 343[2853,2864] 347[2865,2870] 349[2871,2871] 350[2872,2872] 351[2873,2873] 352[2874,2874] 353[2875,2875] 354[2876,2876] 355[2877,2877] 356[2878,2878] 357[2879,2879] 358[2880,2880] 359[2881,2881] 360[2882,2882] 361[2883,2883] 363[2884,2884] 367[2885,2885] 371[2886,2886] 375[2887,2887] 376[2888,2888] 378[2889,2889] 380[2890,2890] 382[2891,2891] 383[2892,2892] 384[2893,2893] 386[2894,2894] 388[2895,2895] 393[2896,2896] 401[2897,2897] 402[2898,2898] 403[2899,2899] 404[2900,2900] 406[2901,2901] 407[2902,2902] 409[2903,2903] 411[2904,2904] 414[2905,2905] 416[2906,2906] 417[2907,2907] 419[2908,2908] 422[2909,2909] 423[2910,2910] 427[2911,2911] 428[2912,2912] 429[2913,2913] 431[2914,2914] 432[2915,2915] 433[2916,2916] 434[2917,2917] 435[2918,2918] 436[2919,2919] 438[2920,2920] 442[2921,2921] 445[2922,2922] 446[2923,2923] 447[2924,2924] 450[2925,2925] 451[2926,2926] 452[2927,2927] 459[2928,2928] 460[2929,2929] 461[2930,2930] 468[2931,2931] 469[2932,2932] 470[2933,2933] 473[2934,2934] 474[2935,2935] 475[2936,2936] 476[2937,2937] 477[2938,2938] 478[2939,2939] 479[2940,2940] 480[2941,2941] 481[2942,2942] 482[2943,2943] 483[2944,2944] 484[2945,2945] 485[2946,2946] 486[2947,2947] 488[2948,2948] 489[2949,2949] 490[2950,2950] 491[2951,2951] 492[2952,2952] 493[2953,2953] 494[2954,2954] 495[2955,2955] 498[2956,2956] 499[2957,2957] 500[2958,2958] 501[2959,2959] 502[2960,2960] 503[2961,2961] 504[2962,2962] 505[2963,2963] 506[2964,2964] 507[2965,2965] 508[2966,2966] 509[2967,2967] 511[2968,2968] 512[2969,2969] 513[2970,2970] 514[2971,2971] 516[2972,2972] 518[2973,2973] 521[2974,2974] 522[2975,2975] 523[2976,2976] 524[2977,2977] 525[2978,2978] 528[2979,2979] 531[2980,2980] 532[2981,2981] 533[2982,2982] 534[2983,2983] 535[2984,2984] 538[2985,2985] 539[2986,2987] 540[2988,2992] 541[2993,2997] 542[2998,2999] 543[3000,3001] 562[3002,3002] 564[3003,3003] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d41(0){ }d84(1){ }d122(2){ }d172(4){ }d236(5){ }d237(6){ }d238(7){ }d519(16){ }d765(20){ }d798(21){ }d831(22){ }d864(23){ }d897(24){ }d930(25){ }d963(26){ }d996(27){ }d1029(28){ }d1321(37){ }d1357(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[41],1[84],2[122],4[172],5[236],6[237],7[238],16[519],20[765],21[798],22[831],23[864],24[897],25[930],26[963],27[996],28[1029],37[1321],38[1357]
;; rd  kill	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d237(bb 0 insn -1) }u1(7){ d238(bb 0 insn -1) }u2(16){ d519(bb 0 insn -1) }u3(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	 17 [flags]
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 17[693]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 2 )->[3]->( 14 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ d237(bb 0 insn -1) }u7(7){ d238(bb 0 insn -1) }u8(16){ d519(bb 0 insn -1) }u9(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 318 320
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(2) 318[2821],320[2827]
;; rd  kill	(9) 318[2819,2820,2821],320[2822,2823,2824,2825,2826,2827]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; rd  out 	(6) 6[237],7[238],16[519],20[765],318[2821],320[2827]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u10(6){ d237(bb 0 insn -1) }u11(7){ d238(bb 0 insn -1) }u12(16){ d519(bb 0 insn -1) }u13(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 17[692]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(6){ d237(bb 0 insn -1) }u16(7){ d238(bb 0 insn -1) }u17(16){ d519(bb 0 insn -1) }u18(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 4 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u19(6){ d237(bb 0 insn -1) }u20(7){ d238(bb 0 insn -1) }u21(16){ d519(bb 0 insn -1) }u22(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 17[691]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u24(6){ d237(bb 0 insn -1) }u25(7){ d238(bb 0 insn -1) }u26(16){ d519(bb 0 insn -1) }u27(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 349
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 349[2871]
;; rd  kill	(1) 349[2871]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 6 7 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u29(6){ d237(bb 0 insn -1) }u30(7){ d238(bb 0 insn -1) }u31(16){ d519(bb 0 insn -1) }u32(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 17[690]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u34(6){ d237(bb 0 insn -1) }u35(7){ d238(bb 0 insn -1) }u36(16){ d519(bb 0 insn -1) }u37(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 350
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 350[2872]
;; rd  kill	(1) 350[2872]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 8 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u39(6){ d237(bb 0 insn -1) }u40(7){ d238(bb 0 insn -1) }u41(16){ d519(bb 0 insn -1) }u42(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(2) 17[689],99[2725]
;; rd  kill	(1) 99[2725]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; rd  out 	(5) 6[237],7[238],16[519],20[765],99[2725]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 10 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u45(6){ d237(bb 0 insn -1) }u46(7){ d238(bb 0 insn -1) }u47(16){ d519(bb 0 insn -1) }u48(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 102 103 351 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 102 103 351 352
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[237],7[238],16[519],20[765],99[2725]
;; rd  gen 	(5) 17[686],102[2727],103[2729],351[2873],352[2874]
;; rd  kill	(6) 102[2726,2727],103[2728,2729],351[2873],352[2874]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; rd  out 	(6) 6[237],7[238],16[519],20[765],102[2727],103[2729]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 11 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u55(6){ d237(bb 0 insn -1) }u56(7){ d238(bb 0 insn -1) }u57(16){ d519(bb 0 insn -1) }u58(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 107 109 353 354 355 356 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 102 103 107 109 353 354 355 356 357 358
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[237],7[238],16[519],20[765],99[2725],102[2727],103[2729]
;; rd  gen 	(11) 0[39],102[2726],103[2728],107[2730],109[2731],353[2875],354[2876],355[2877],356[2878],357[2879],358[2880]
;; rd  kill	(12) 102[2726,2727],103[2728,2729],107[2730],109[2731],353[2875],354[2876],355[2877],356[2878],357[2879],358[2880]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; rd  out 	(6) 6[237],7[238],16[519],20[765],102[2726],103[2728]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 11 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ d237(bb 0 insn -1) }u76(7){ d238(bb 0 insn -1) }u77(16){ d519(bb 0 insn -1) }u78(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 318 320 359 360 361
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  gen 	 318 320 359 360 361
;; live  kill	
;; rd  in  	(8) 6[237],7[238],16[519],20[765],102[2726,2727],103[2728,2729]
;; rd  gen 	(5) 318[2820],320[2826],359[2881],360[2882],361[2883]
;; rd  kill	(12) 318[2819,2820,2821],320[2822,2823,2824,2825,2826,2827],359[2881],360[2882],361[2883]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; rd  out 	(6) 6[237],7[238],16[519],20[765],318[2820],320[2826]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 13 3 )->[14]->( 17 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u89(6){ d237(bb 0 insn -1) }u90(7){ d238(bb 0 insn -1) }u91(16){ d519(bb 0 insn -1) }u92(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 363 564
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  gen 	 321 341 343 363 564
;; live  kill	
;; rd  in  	(8) 6[237],7[238],16[519],20[765],318[2820,2821],320[2826,2827]
;; rd  gen 	(5) 321[2836],341[2851],343[2860],363[2884],564[3003]
;; rd  kill	(36) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],363[2884],564[3003]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; rd  out 	(12) 6[237],7[238],16[519],20[765],318[2820,2821],320[2826,2827],321[2836],341[2851],343[2860],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 52 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u96(6){ d237(bb 0 insn -1) }u97(7){ d238(bb 0 insn -1) }u98(16){ d519(bb 0 insn -1) }u99(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343 367
;; live  kill	
;; rd  in  	(5) 6[237],7[238],16[519],20[765],564[3003]
;; rd  gen 	(4) 321[2835],341[2850],343[2859],367[2885]
;; rd  kill	(35) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],367[2885]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2835],341[2850],343[2859],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 46 48 47 49 93 50 15 92 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u103(6){ d237(bb 0 insn -1) }u104(7){ d238(bb 0 insn -1) }u105(16){ d519(bb 0 insn -1) }u106(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  gen 	 318 320
;; live  kill	
;; rd  in  	(29) 6[237],7[238],16[519],20[765],321[2829,2830,2831,2835,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850],343[2854,2855,2856,2859,2861,2862,2863,2864],564[3003]
;; rd  gen 	(2) 318[2819],320[2825]
;; rd  kill	(9) 318[2819,2820,2821],320[2822,2823,2824,2825,2826,2827]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; rd  out 	(31) 6[237],7[238],16[519],20[765],318[2819],320[2825],321[2829,2830,2831,2835,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850],343[2854,2855,2856,2859,2861,2862,2863,2864],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 14 16 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u107(6){ d237(bb 0 insn -1) }u108(7){ d238(bb 0 insn -1) }u109(16){ d519(bb 0 insn -1) }u110(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 341
;; lr  def 	 87 88 562
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; live  gen 	 87 88 562
;; live  kill	
;; rd  in  	(38) 6[237],7[238],16[519],20[765],318[2819,2820,2821],320[2825,2826,2827],321[2829,2830,2831,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2854,2855,2856,2859,2860,2861,2862,2863,2864],564[3003]
;; rd  gen 	(3) 87[2669],88[2679],562[3002]
;; rd  kill	(17) 87[2664,2665,2666,2667,2668,2669],88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],562[3002]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; rd  out 	(29) 6[237],7[238],16[519],20[765],87[2669],88[2679],320[2825,2826,2827],321[2829,2830,2831,2835,2836,2837,2838,2839,2840],343[2854,2855,2856,2859,2860,2861,2862,2863,2864],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 17 44 )->[18]->( 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u113(6){ d237(bb 0 insn -1) }u114(7){ d238(bb 0 insn -1) }u115(16){ d519(bb 0 insn -1) }u116(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; live  gen 	 89
;; live  kill	
;; rd  in  	(34) 6[237],7[238],16[519],20[765],87[2667,2669],88[2676,2679],320[2822,2825,2826,2827],321[2829,2830,2831,2832,2835,2836,2837,2838,2839,2840],343[2854,2855,2856,2857,2859,2860,2861,2862,2863,2864],562[3002],564[3003]
;; rd  gen 	(1) 89[2684]
;; rd  kill	(5) 89[2680,2681,2682,2683,2684]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; rd  out 	(35) 6[237],7[238],16[519],20[765],87[2667,2669],88[2676,2679],89[2684],320[2822,2825,2826,2827],321[2829,2830,2831,2832,2835,2836,2837,2838,2839,2840],343[2854,2855,2856,2857,2859,2860,2861,2862,2863,2864],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 149 104 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u120(6){ d237(bb 0 insn -1) }u121(7){ d238(bb 0 insn -1) }u122(16){ d519(bb 0 insn -1) }u123(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 371
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  gen 	 320 321 343 371
;; live  kill	
;; rd  in  	(12) 6[237],7[238],16[519],20[765],87[2664,2666],88[2670,2673],89[2682,2683],562[3002],564[3003]
;; rd  gen 	(4) 320[2824],321[2834],343[2858],371[2886]
;; rd  kill	(32) 320[2822,2823,2824,2825,2826,2827],321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],371[2886]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; rd  out 	(15) 6[237],7[238],16[519],20[765],87[2664,2666],88[2670,2673],89[2682,2683],320[2824],321[2834],343[2858],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 19 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u128(6){ d237(bb 0 insn -1) }u129(7){ d238(bb 0 insn -1) }u130(16){ d519(bb 0 insn -1) }u131(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; live  gen 	 313 314 315 316
;; live  kill	
;; rd  in  	(44) 6[237],7[238],16[519],20[765],87[2664,2666,2667,2669],88[2670,2673,2676,2679],89[2682,2683,2684],320[2822,2824,2825,2826,2827],321[2829,2830,2831,2832,2834,2835,2836,2837,2838,2839,2840],343[2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],562[3002],564[3003]
;; rd  gen 	(4) 313[2812],314[2814],315[2816],316[2818]
;; rd  kill	(8) 313[2811,2812],314[2813,2814],315[2815,2816],316[2817,2818]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; rd  out 	(48) 6[237],7[238],16[519],20[765],87[2664,2666,2667,2669],88[2670,2673,2676,2679],89[2682,2683,2684],313[2812],314[2814],315[2816],316[2818],320[2822,2824,2825,2826,2827],321[2829,2830,2831,2832,2834,2835,2836,2837,2838,2839,2840],343[2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 20 27 )->[21]->( 23 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u132(6){ d237(bb 0 insn -1) }u133(7){ d238(bb 0 insn -1) }u134(16){ d519(bb 0 insn -1) }u135(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 343 564
;; lr  def 	 17 [flags] 91 313 314 315 316 375 376 539
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; live  gen 	 17 [flags] 91 313 314 315 316 375 376 539
;; live  kill	
;; rd  in  	(57) 6[237],7[238],16[519],20[765],87[2664,2665,2666,2667,2669],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811,2812],314[2813,2814],315[2815,2816],316[2817,2818],320[2822,2823,2824,2825,2826,2827],321[2828,2829,2830,2831,2832,2834,2835,2836,2837,2838,2839,2840],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],562[3002],564[3003]
;; rd  gen 	(9) 17[520],91[2689],313[2811],314[2813],315[2815],316[2817],375[2887],376[2888],539[2987]
;; rd  kill	(14) 91[2688,2689],313[2811,2812],314[2813,2814],315[2815,2816],316[2817,2818],375[2887],376[2888],539[2986,2987]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; rd  out 	(36) 6[237],7[238],16[519],20[765],87[2664,2665,2666,2667,2669],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],321[2828,2829,2830,2831,2832,2834,2835,2836,2837,2838,2839,2840],539[2987],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 24 25 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(6){ d237(bb 0 insn -1) }u165(7){ d238(bb 0 insn -1) }u166(16){ d519(bb 0 insn -1) }u167(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  gen 	 321 378
;; live  kill	
;; rd  in  	(21) 6[237],7[238],16[519],20[765],87[2668],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],539[2986,2987],562[3002],564[3003]
;; rd  gen 	(2) 321[2833],378[2889]
;; rd  kill	(14) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],378[2889]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; rd  out 	(22) 6[237],7[238],16[519],20[765],87[2668],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],321[2833],539[2986,2987],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 21 22 )->[23]->( 26 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u170(6){ d237(bb 0 insn -1) }u171(7){ d238(bb 0 insn -1) }u172(16){ d519(bb 0 insn -1) }u173(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
;; rd  in  	(39) 6[237],7[238],16[519],20[765],87[2664,2665,2666,2667,2668,2669],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],539[2986,2987],562[3002],564[3003]
;; rd  gen 	(5) 17[679],380[2890],382[2891],383[2892],384[2893]
;; rd  kill	(4) 380[2890],382[2891],383[2892],384[2893]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 562 564
;; rd  out 	(27) 6[237],7[238],16[519],20[765],87[2664,2665,2666,2667,2668,2669],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],382[2891],539[2986,2987],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 23 )->[24]->( 25 22 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u183(6){ d237(bb 0 insn -1) }u184(7){ d238(bb 0 insn -1) }u185(16){ d519(bb 0 insn -1) }u186(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
;; rd  in  	(31) 6[237],7[238],16[519],17[679],20[765],87[2664,2665,2666,2667,2668,2669],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],380[2890],382[2891],383[2892],384[2893],539[2986,2987],562[3002],564[3003]
;; rd  gen 	(4) 17[678],87[2668],118[2732],386[2894]
;; rd  kill	(8) 87[2664,2665,2666,2667,2668,2669],118[2732],386[2894]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],87[2668],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],539[2986,2987],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 24 )->[25]->( 22 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u193(6){ d237(bb 0 insn -1) }u194(7){ d238(bb 0 insn -1) }u195(16){ d519(bb 0 insn -1) }u196(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  gen 	 91 388 539
;; live  kill	
;; rd  in  	(21) 6[237],7[238],16[519],20[765],87[2668],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],539[2986,2987],562[3002],564[3003]
;; rd  gen 	(3) 91[2688],388[2895],539[2986]
;; rd  kill	(5) 91[2688,2689],388[2895],539[2986,2987]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; rd  out 	(20) 6[237],7[238],16[519],20[765],87[2668],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],539[2986],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 23 )->[26]->( 28 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u201(6){ d237(bb 0 insn -1) }u202(7){ d238(bb 0 insn -1) }u203(16){ d519(bb 0 insn -1) }u204(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 538
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 562 564
;; live  gen 	 17 [flags] 87 88 321 393 538
;; live  kill	 17 [flags]
;; rd  in  	(27) 6[237],7[238],16[519],20[765],87[2664,2665,2666,2667,2668,2669],88[2670,2673,2676,2678,2679],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],382[2891],539[2986,2987],562[3002],564[3003]
;; rd  gen 	(6) 17[676],87[2665],88[2678],321[2828],393[2896],538[2985]
;; rd  kill	(31) 87[2664,2665,2666,2667,2668,2669],88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],393[2896],538[2985]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564
;; rd  out 	(17) 6[237],7[238],16[519],20[765],87[2665],88[2678],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],321[2828],538[2985],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 26 )->[27]->( 21 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u214(6){ d237(bb 0 insn -1) }u215(7){ d238(bb 0 insn -1) }u216(16){ d519(bb 0 insn -1) }u217(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 538
;; lr  def 	 320 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564
;; live  gen 	 320 343
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],17[676],20[765],87[2665],88[2678],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],321[2828],393[2896],538[2985],562[3002],564[3003]
;; rd  gen 	(2) 320[2823],343[2853]
;; rd  kill	(18) 320[2822,2823,2824,2825,2826,2827],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; rd  out 	(18) 6[237],7[238],16[519],20[765],87[2665],88[2678],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],320[2823],321[2828],343[2853],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 26 )->[28]->( 30 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u220(6){ d237(bb 0 insn -1) }u221(7){ d238(bb 0 insn -1) }u222(16){ d519(bb 0 insn -1) }u223(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],87[2665],88[2678],89[2682,2683,2684],313[2811],314[2813],315[2815],316[2817],321[2828],538[2985],562[3002],564[3003]
;; rd  gen 	(1) 17[675]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564
;; rd  out 	(14) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],313[2811],314[2813],316[2817],538[2985],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 28 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u226(6){ d237(bb 0 insn -1) }u227(7){ d238(bb 0 insn -1) }u228(16){ d519(bb 0 insn -1) }u229(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564
;; live  gen 	
;; live  kill	
;; rd  in  	(14) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],313[2811],314[2813],316[2817],538[2985],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564
;; rd  out 	(13) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],313[2811],314[2813],538[2985],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 29 28 )->[30]->( 32 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u231(6){ d237(bb 0 insn -1) }u232(7){ d238(bb 0 insn -1) }u233(16){ d519(bb 0 insn -1) }u234(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],313[2811],314[2813],316[2817],538[2985],562[3002],564[3003]
;; rd  gen 	(1) 17[674]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564
;; rd  out 	(12) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],314[2813],538[2985],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 30 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u237(6){ d237(bb 0 insn -1) }u238(7){ d238(bb 0 insn -1) }u239(16){ d519(bb 0 insn -1) }u240(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],314[2813],538[2985],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564
;; rd  out 	(11) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],538[2985],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 31 30 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u242(6){ d237(bb 0 insn -1) }u243(7){ d238(bb 0 insn -1) }u244(16){ d519(bb 0 insn -1) }u245(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 538
;; lr  def 	 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564
;; live  gen 	 186
;; live  kill	
;; rd  in  	(12) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],314[2813],538[2985],562[3002],564[3003]
;; rd  gen 	(1) 186[2746]
;; rd  kill	(4) 186[2745,2746,2747,2748]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; rd  out 	(11) 6[237],7[238],16[519],20[765],88[2678],89[2682,2683,2684],186[2746],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 32 157 45 103 150 )->[33]->( 34 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u247(6){ d237(bb 0 insn -1) }u248(7){ d238(bb 0 insn -1) }u249(16){ d519(bb 0 insn -1) }u250(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(21) 6[237],7[238],16[519],20[765],87[2664],88[2671,2672,2674,2675,2678],89[2680,2681,2682,2683,2684],186[2745,2746,2747,2748],562[3002],564[3003]
;; rd  gen 	(2) 17[673],90[2687]
;; rd  kill	(3) 90[2685,2686,2687]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; rd  out 	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2678],89[2680,2681,2682,2683,2684],90[2687],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 33 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u257(6){ d237(bb 0 insn -1) }u258(7){ d238(bb 0 insn -1) }u259(16){ d519(bb 0 insn -1) }u260(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 562 564
;; live  gen 	 88 90 401 402
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2678],89[2680,2681,2682,2683,2684],90[2687],562[3002],564[3003]
;; rd  gen 	(4) 88[2677],90[2685],401[2897],402[2898]
;; rd  kill	(15) 88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],90[2685,2686,2687],401[2897],402[2898]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; rd  out 	(13) 6[237],7[238],16[519],20[765],88[2677],89[2680,2681,2682,2683,2684],90[2685],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 33 34 )->[35]->( 36 41 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u265(6){ d237(bb 0 insn -1) }u266(7){ d238(bb 0 insn -1) }u267(16){ d519(bb 0 insn -1) }u268(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 403 404
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags] 403 404
;; live  kill	 17 [flags]
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],562[3002],564[3003]
;; rd  gen 	(3) 17[672],403[2899],404[2900]
;; rd  kill	(2) 403[2899],404[2900]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; rd  out 	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 35 )->[36]->( 37 41 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u281(6){ d237(bb 0 insn -1) }u282(7){ d238(bb 0 insn -1) }u283(16){ d519(bb 0 insn -1) }u284(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags] 406
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],562[3002],564[3003]
;; rd  gen 	(2) 17[541],406[2901]
;; rd  kill	(1) 406[2901]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; rd  out 	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 36 )->[37]->( 41 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u288(6){ d237(bb 0 insn -1) }u289(7){ d238(bb 0 insn -1) }u290(16){ d519(bb 0 insn -1) }u291(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307 311 327
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags] 307 311 327
;; live  kill	 17 [flags]
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],562[3002],564[3003]
;; rd  gen 	(4) 17[671],307[2804],311[2809],327[2842]
;; rd  kill	(4) 307[2804],311[2809,2810],327[2842]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],311[2809],327[2842],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 37 40 )->[38]->( 39 40 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u296(6){ d237(bb 0 insn -1) }u297(7){ d238(bb 0 insn -1) }u298(16){ d519(bb 0 insn -1) }u299(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[237],7[238],16[519],17[667],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],311[2809,2810],327[2842],562[3002],564[3003]
;; rd  gen 	(1) 17[670]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; rd  out 	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],311[2809,2810],327[2842],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 38 )->[39]->( 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u303(6){ d237(bb 0 insn -1) }u304(7){ d238(bb 0 insn -1) }u305(16){ d519(bb 0 insn -1) }u306(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  gen 	
;; live  kill	 17 [flags]
;; rd  in  	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],311[2809,2810],327[2842],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; rd  out 	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],311[2809,2810],327[2842],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 38 39 )->[40]->( 41 38 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u307(6){ d237(bb 0 insn -1) }u308(7){ d238(bb 0 insn -1) }u309(16){ d519(bb 0 insn -1) }u310(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; rd  in  	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],311[2809,2810],327[2842],562[3002],564[3003]
;; rd  gen 	(2) 17[667],311[2810]
;; rd  kill	(2) 311[2809,2810]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2687],311[2810],327[2842],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 40 148 35 36 37 )->[41]->( 151 42 )
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u316(6){ d237(bb 0 insn -1) }u317(7){ d238(bb 0 insn -1) }u318(16){ d519(bb 0 insn -1) }u319(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2686,2687],311[2809,2810],327[2842],562[3002],564[3003]
;; rd  gen 	(1) 17[666]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; rd  out 	(20) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2686,2687],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 41 )->[42]->( 91 45 46 44 51 47 48 49 94 50 93 92 53 56 61 63 65 66 67 152 153 43 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 )
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u323(6){ d237(bb 0 insn -1) }u324(7){ d238(bb 0 insn -1) }u325(16){ d519(bb 0 insn -1) }u326(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 407 409
;; live  kill	
;; rd  in  	(20) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2686,2687],562[3002],564[3003]
;; rd  gen 	(2) 407[2902],409[2903]
;; rd  kill	(2) 407[2902],409[2903]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; rd  out 	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[43]->( 156 )
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u330(6){ d237(bb 0 insn -1) }u331(7){ d238(bb 0 insn -1) }u332(16){ d519(bb 0 insn -1) }u333(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2724]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2724]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[44]->( 18 )
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u334(6){ d237(bb 0 insn -1) }u335(7){ d238(bb 0 insn -1) }u336(16){ d519(bb 0 insn -1) }u337(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 411
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 562 564
;; live  gen 	 87 88 320 321 342 343 411
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(7) 87[2667],88[2676],320[2822],321[2832],342[2852],343[2857],411[2904]
;; rd  kill	(49) 87[2664,2665,2666,2667,2668,2669],88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],320[2822,2823,2824,2825,2826,2827],321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],342[2852],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],411[2904]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; rd  out 	(11) 6[237],7[238],16[519],20[765],87[2667],88[2676],320[2822],321[2832],343[2857],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[45]->( 33 )
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u342(6){ d237(bb 0 insn -1) }u343(7){ d238(bb 0 insn -1) }u344(16){ d519(bb 0 insn -1) }u345(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; live  gen 	 88 186 414 416 417
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(5) 88[2675],186[2748],414[2905],416[2906],417[2907]
;; rd  kill	(17) 88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],186[2745,2746,2747,2748],414[2905],416[2906],417[2907]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; rd  out 	(13) 6[237],7[238],16[519],20[765],88[2675],89[2680,2681,2682,2683,2684],186[2748],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[46]->( 16 )
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u351(6){ d237(bb 0 insn -1) }u352(7){ d238(bb 0 insn -1) }u353(16){ d519(bb 0 insn -1) }u354(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(3) 321[2840],341[2849],343[2864]
;; rd  kill	(34) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2840],341[2849],343[2864],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[47]->( 16 )
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u355(6){ d237(bb 0 insn -1) }u356(7){ d238(bb 0 insn -1) }u357(16){ d519(bb 0 insn -1) }u358(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 321 341 343 419
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343 419
;; live  kill	 17 [flags]
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(4) 321[2831],341[2848],343[2856],419[2908]
;; rd  kill	(35) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],419[2908]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2831],341[2848],343[2856],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[48]->( 16 )
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u362(6){ d237(bb 0 insn -1) }u363(7){ d238(bb 0 insn -1) }u364(16){ d519(bb 0 insn -1) }u365(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(3) 321[2839],341[2847],343[2863]
;; rd  kill	(34) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2839],341[2847],343[2863],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[49]->( 16 )
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u366(6){ d237(bb 0 insn -1) }u367(7){ d238(bb 0 insn -1) }u368(16){ d519(bb 0 insn -1) }u369(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(3) 321[2838],341[2846],343[2862]
;; rd  kill	(34) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2838],341[2846],343[2862],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[50]->( 16 )
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u370(6){ d237(bb 0 insn -1) }u371(7){ d238(bb 0 insn -1) }u372(16){ d519(bb 0 insn -1) }u373(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 136 137 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 0 [ax] 4 [si] 5 [di] 136 137 321 341 343
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(5) 136[2733],137[2734],321[2837],341[2845],343[2861]
;; rd  kill	(36) 136[2733],137[2734],321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2837],341[2845],343[2861],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[51]->( 154 52 )
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u387(6){ d237(bb 0 insn -1) }u388(7){ d238(bb 0 insn -1) }u389(16){ d519(bb 0 insn -1) }u390(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 17 [flags] 168
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(2) 17[660],168[2743]
;; rd  kill	(1) 168[2743]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564
;; rd  out 	(6) 6[237],7[238],16[519],20[765],168[2743],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 51 )->[52]->( 155 15 )
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u394(6){ d237(bb 0 insn -1) }u395(7){ d238(bb 0 insn -1) }u396(16){ d519(bb 0 insn -1) }u397(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags] 422
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564
;; live  gen 	 17 [flags] 422
;; live  kill	
;; rd  in  	(6) 6[237],7[238],16[519],20[765],168[2743],564[3003]
;; rd  gen 	(2) 17[659],422[2909]
;; rd  kill	(1) 422[2909]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; rd  out 	(5) 6[237],7[238],16[519],20[765],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[53]->( 54 55 )
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u401(6){ d237(bb 0 insn -1) }u402(7){ d238(bb 0 insn -1) }u403(16){ d519(bb 0 insn -1) }u404(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 198
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(3) 0[34],17[657],198[2755]
;; rd  kill	(2) 198[2754,2755]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; rd  out 	(5) 6[237],7[238],16[519],20[765],198[2755]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 53 )->[54]->( 55 )
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u411(6){ d237(bb 0 insn -1) }u412(7){ d238(bb 0 insn -1) }u413(16){ d519(bb 0 insn -1) }u414(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198 200 423
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 198 200 423
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[237],7[238],16[519],20[765],198[2755]
;; rd  gen 	(4) 0[33],198[2754],200[2756],423[2910]
;; rd  kill	(4) 198[2754,2755],200[2756],423[2910]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; rd  out 	(5) 6[237],7[238],16[519],20[765],198[2754]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 53 54 )->[55]->( 156 )
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u424(6){ d237(bb 0 insn -1) }u425(7){ d238(bb 0 insn -1) }u426(16){ d519(bb 0 insn -1) }u427(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  gen 	 92
;; live  kill	
;; rd  in  	(6) 6[237],7[238],16[519],20[765],198[2754,2755]
;; rd  gen 	(1) 92[2723]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2723]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[56]->( 57 58 )
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u429(6){ d237(bb 0 insn -1) }u430(7){ d238(bb 0 insn -1) }u431(16){ d519(bb 0 insn -1) }u432(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 202
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(3) 0[31],17[653],202[2757]
;; rd  kill	(1) 202[2757]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; rd  out 	(5) 6[237],7[238],16[519],20[765],202[2757]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 56 61 63 )->[57]->( 156 )
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u440(6){ d237(bb 0 insn -1) }u441(7){ d238(bb 0 insn -1) }u442(16){ d519(bb 0 insn -1) }u443(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(7) 6[237],7[238],16[519],20[765],202[2757],203[2758],204[2759]
;; rd  gen 	(1) 92[2722]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2722]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 56 )->[58]->( 59 60 )
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u444(6){ d237(bb 0 insn -1) }u445(7){ d238(bb 0 insn -1) }u446(16){ d519(bb 0 insn -1) }u447(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(5) 6[237],7[238],16[519],20[765],202[2757]
;; rd  gen 	(1) 17[652]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 58 62 64 )->[59]->( 156 )
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u450(6){ d237(bb 0 insn -1) }u451(7){ d238(bb 0 insn -1) }u452(16){ d519(bb 0 insn -1) }u453(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 92[2721]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2721]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 58 62 64 )->[60]->( 156 )
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u454(6){ d237(bb 0 insn -1) }u455(7){ d238(bb 0 insn -1) }u456(16){ d519(bb 0 insn -1) }u457(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(4) 6[237],7[238],16[519],20[765]
;; rd  gen 	(1) 92[2720]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2720]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[61]->( 57 62 )
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u458(6){ d237(bb 0 insn -1) }u459(7){ d238(bb 0 insn -1) }u460(16){ d519(bb 0 insn -1) }u461(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 203
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(3) 0[29],17[650],203[2758]
;; rd  kill	(1) 203[2758]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; rd  out 	(5) 6[237],7[238],16[519],20[765],203[2758]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 61 )->[62]->( 59 60 )
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u469(6){ d237(bb 0 insn -1) }u470(7){ d238(bb 0 insn -1) }u471(16){ d519(bb 0 insn -1) }u472(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(5) 6[237],7[238],16[519],20[765],203[2758]
;; rd  gen 	(1) 17[649]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[63]->( 57 64 )
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u475(6){ d237(bb 0 insn -1) }u476(7){ d238(bb 0 insn -1) }u477(16){ d519(bb 0 insn -1) }u478(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 204
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(3) 0[27],17[647],204[2759]
;; rd  kill	(1) 204[2759]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; rd  out 	(5) 6[237],7[238],16[519],20[765],204[2759]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 63 )->[64]->( 59 60 )
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u486(6){ d237(bb 0 insn -1) }u487(7){ d238(bb 0 insn -1) }u488(16){ d519(bb 0 insn -1) }u489(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(5) 6[237],7[238],16[519],20[765],204[2759]
;; rd  gen 	(1) 17[646]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[65]->( 156 )
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u492(6){ d237(bb 0 insn -1) }u493(7){ d238(bb 0 insn -1) }u494(16){ d519(bb 0 insn -1) }u495(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 427 428 429 431
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92 427 428 429 431
;; live  kill	 17 [flags]
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(6) 0[25],92[2719],427[2911],428[2912],429[2913],431[2914]
;; rd  kill	(4) 427[2911],428[2912],429[2913],431[2914]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2719]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[66]->( 156 )
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u508(6){ d237(bb 0 insn -1) }u509(7){ d238(bb 0 insn -1) }u510(16){ d519(bb 0 insn -1) }u511(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(2) 0[23],92[2718]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2718]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[67]->( 68 156 )
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u517(6){ d237(bb 0 insn -1) }u518(7){ d238(bb 0 insn -1) }u519(16){ d519(bb 0 insn -1) }u520(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 176 432 433
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 176 432 433
;; live  kill	 17 [flags]
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(6) 0[22],17[543],92[2690],176[2744],432[2915],433[2916]
;; rd  kill	(3) 176[2744],432[2915],433[2916]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; rd  out 	(7) 6[237],7[238],16[519],20[765],92[2690],176[2744],433[2916]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 67 )->[68]->( 156 )
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u529(6){ d237(bb 0 insn -1) }u530(7){ d238(bb 0 insn -1) }u531(16){ d519(bb 0 insn -1) }u532(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 434 435
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; live  gen 	 0 [ax] 4 [si] 5 [di] 434 435
;; live  kill	 17 [flags]
;; rd  in  	(7) 6[237],7[238],16[519],20[765],92[2690],176[2744],433[2916]
;; rd  gen 	(3) 0[21],434[2917],435[2918]
;; rd  kill	(2) 434[2917],435[2918]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2690]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[69]->( 156 )
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u542(6){ d237(bb 0 insn -1) }u543(7){ d238(bb 0 insn -1) }u544(16){ d519(bb 0 insn -1) }u545(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2717]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2717]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[70]->( 156 )
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u546(6){ d237(bb 0 insn -1) }u547(7){ d238(bb 0 insn -1) }u548(16){ d519(bb 0 insn -1) }u549(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2716]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2716]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[71]->( 156 )
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u550(6){ d237(bb 0 insn -1) }u551(7){ d238(bb 0 insn -1) }u552(16){ d519(bb 0 insn -1) }u553(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2715]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2715]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[72]->( 156 )
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u554(6){ d237(bb 0 insn -1) }u555(7){ d238(bb 0 insn -1) }u556(16){ d519(bb 0 insn -1) }u557(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2714]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2714]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[73]->( 156 )
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u558(6){ d237(bb 0 insn -1) }u559(7){ d238(bb 0 insn -1) }u560(16){ d519(bb 0 insn -1) }u561(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2713]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2713]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[74]->( 156 )
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u562(6){ d237(bb 0 insn -1) }u563(7){ d238(bb 0 insn -1) }u564(16){ d519(bb 0 insn -1) }u565(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2712]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2712]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[75]->( 156 )
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u566(6){ d237(bb 0 insn -1) }u567(7){ d238(bb 0 insn -1) }u568(16){ d519(bb 0 insn -1) }u569(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2711]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2711]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[76]->( 156 )
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u570(6){ d237(bb 0 insn -1) }u571(7){ d238(bb 0 insn -1) }u572(16){ d519(bb 0 insn -1) }u573(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2710]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2710]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[77]->( 156 )
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u574(6){ d237(bb 0 insn -1) }u575(7){ d238(bb 0 insn -1) }u576(16){ d519(bb 0 insn -1) }u577(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2709]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2709]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[78]->( 156 )
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u578(6){ d237(bb 0 insn -1) }u579(7){ d238(bb 0 insn -1) }u580(16){ d519(bb 0 insn -1) }u581(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2708]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2708]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[79]->( 156 )
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u582(6){ d237(bb 0 insn -1) }u583(7){ d238(bb 0 insn -1) }u584(16){ d519(bb 0 insn -1) }u585(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2707]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2707]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[80]->( 156 )
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u586(6){ d237(bb 0 insn -1) }u587(7){ d238(bb 0 insn -1) }u588(16){ d519(bb 0 insn -1) }u589(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2706]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2706]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[81]->( 156 )
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u590(6){ d237(bb 0 insn -1) }u591(7){ d238(bb 0 insn -1) }u592(16){ d519(bb 0 insn -1) }u593(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2705]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2705]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[82]->( 156 )
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u594(6){ d237(bb 0 insn -1) }u595(7){ d238(bb 0 insn -1) }u596(16){ d519(bb 0 insn -1) }u597(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2704]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2704]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[83]->( 156 )
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u598(6){ d237(bb 0 insn -1) }u599(7){ d238(bb 0 insn -1) }u600(16){ d519(bb 0 insn -1) }u601(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2703]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2703]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[84]->( 156 )
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u602(6){ d237(bb 0 insn -1) }u603(7){ d238(bb 0 insn -1) }u604(16){ d519(bb 0 insn -1) }u605(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2702]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2702]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[85]->( 156 )
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u606(6){ d237(bb 0 insn -1) }u607(7){ d238(bb 0 insn -1) }u608(16){ d519(bb 0 insn -1) }u609(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2701]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2701]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[86]->( 156 )
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u610(6){ d237(bb 0 insn -1) }u611(7){ d238(bb 0 insn -1) }u612(16){ d519(bb 0 insn -1) }u613(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2700]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2700]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[87]->( 156 )
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u614(6){ d237(bb 0 insn -1) }u615(7){ d238(bb 0 insn -1) }u616(16){ d519(bb 0 insn -1) }u617(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2699]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2699]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[88]->( 156 )
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u618(6){ d237(bb 0 insn -1) }u619(7){ d238(bb 0 insn -1) }u620(16){ d519(bb 0 insn -1) }u621(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2698]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2698]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[89]->( 156 )
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u622(6){ d237(bb 0 insn -1) }u623(7){ d238(bb 0 insn -1) }u624(16){ d519(bb 0 insn -1) }u625(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2697]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2697]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[90]->( 156 )
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u626(6){ d237(bb 0 insn -1) }u627(7){ d238(bb 0 insn -1) }u628(16){ d519(bb 0 insn -1) }u629(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2696]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2696]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[91]->( 156 )
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u630(6){ d237(bb 0 insn -1) }u631(7){ d238(bb 0 insn -1) }u632(16){ d519(bb 0 insn -1) }u633(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92 436
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(2) 92[2695],436[2919]
;; rd  kill	(1) 436[2919]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2695]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[92]->( 16 )
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u635(6){ d237(bb 0 insn -1) }u636(7){ d238(bb 0 insn -1) }u637(16){ d519(bb 0 insn -1) }u638(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 0 [ax] 5 [di] 321 341 343 438
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(5) 0[20],321[2830],341[2844],343[2855],438[2920]
;; rd  kill	(35) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],438[2920]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2830],341[2844],343[2855],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[93]->( 16 )
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u644(6){ d237(bb 0 insn -1) }u645(7){ d238(bb 0 insn -1) }u646(16){ d519(bb 0 insn -1) }u647(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 442
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 321 341 343 442
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(5) 0[19],321[2829],341[2843],343[2854],442[2921]
;; rd  kill	(35) 321[2828,2829,2830,2831,2832,2833,2834,2835,2836,2837,2838,2839,2840],341[2843,2844,2845,2846,2847,2848,2849,2850,2851],343[2853,2854,2855,2856,2857,2858,2859,2860,2861,2862,2863,2864],442[2921]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; rd  out 	(8) 6[237],7[238],16[519],20[765],321[2829],341[2843],343[2854],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[94]->( 96 95 )
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u656(6){ d237(bb 0 insn -1) }u657(7){ d238(bb 0 insn -1) }u658(16){ d519(bb 0 insn -1) }u659(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],407[2902],409[2903],562[3002],564[3003]
;; rd  gen 	(9) 17[634],147[2735],152[2736],245[2782],445[2922],446[2923],447[2924],540[2988],541[2993]
;; rd  kill	(20) 147[2735],152[2736],245[2778,2779,2780,2781,2782],445[2922],446[2923],447[2924],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; rd  out 	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],245[2782],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 94 )->[95]->( 97 )
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u672(6){ d237(bb 0 insn -1) }u673(7){ d238(bb 0 insn -1) }u674(16){ d519(bb 0 insn -1) }u675(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; live  gen 	 154
;; live  kill	
;; rd  in  	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],245[2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(1) 154[2738]
;; rd  kill	(2) 154[2737,2738]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],154[2738],245[2782],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 94 )->[96]->( 97 )
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u676(6){ d237(bb 0 insn -1) }u677(7){ d238(bb 0 insn -1) }u678(16){ d519(bb 0 insn -1) }u679(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; live  gen 	 154 245 450
;; live  kill	
;; rd  in  	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],245[2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(3) 154[2737],245[2781],450[2925]
;; rd  kill	(8) 154[2737,2738],245[2778,2779,2780,2781,2782],450[2925]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],154[2737],245[2781],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 95 96 )->[97]->( 98 105 )
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u686(6){ d237(bb 0 insn -1) }u687(7){ d238(bb 0 insn -1) }u688(16){ d519(bb 0 insn -1) }u689(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; rd  in  	(25) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],154[2737,2738],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(5) 17[632],156[2739],157[2740],158[2741],244[2777]
;; rd  kill	(5) 156[2739],157[2740],158[2741],244[2776,2777]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564
;; rd  out 	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],157[2740],158[2741],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 97 )->[98]->( 99 100 )
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u697(6){ d237(bb 0 insn -1) }u698(7){ d238(bb 0 insn -1) }u699(16){ d519(bb 0 insn -1) }u700(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 543
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 562 564
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 543
;; live  kill	 17 [flags]
;; rd  in  	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],157[2740],158[2741],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(8) 0[18],17[629],88[2674],186[2745],193[2753],451[2926],452[2927],543[3000]
;; rd  kill	(20) 88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],186[2745,2746,2747,2748],193[2752,2753],451[2926],452[2927],543[3000,3001]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; rd  out 	(10) 6[237],7[238],16[519],20[765],88[2674],186[2745],193[2753],543[3000],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 98 )->[99]->( 100 )
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u714(6){ d237(bb 0 insn -1) }u715(7){ d238(bb 0 insn -1) }u716(16){ d519(bb 0 insn -1) }u717(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 6[237],7[238],16[519],20[765],88[2674],186[2745],193[2753],543[3000],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; rd  out 	(10) 6[237],7[238],16[519],20[765],88[2674],186[2745],193[2753],543[3000],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 98 99 )->[100]->( 102 101 )
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u720(6){ d237(bb 0 insn -1) }u721(7){ d238(bb 0 insn -1) }u722(16){ d519(bb 0 insn -1) }u723(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193 543
;; lr  def 	 17 [flags] 187 459 460 461 542
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  gen 	 17 [flags] 187 459 460 461 542
;; live  kill	 17 [flags]
;; rd  in  	(10) 6[237],7[238],16[519],20[765],88[2674],186[2745],193[2753],543[3000],562[3002],564[3003]
;; rd  gen 	(6) 17[628],187[2750],459[2928],460[2929],461[2930],542[2998]
;; rd  kill	(7) 187[2749,2750],459[2928],460[2929],461[2930],542[2998,2999]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564
;; rd  out 	(10) 6[237],7[238],16[519],20[765],88[2674],186[2745],542[2998],543[3000],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 100 101 )->[101]->( 102 101 )
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u732(6){ d237(bb 0 insn -1) }u733(7){ d238(bb 0 insn -1) }u734(16){ d519(bb 0 insn -1) }u735(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 562 564
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
;; rd  in  	(19) 6[237],7[238],16[519],17[627],20[765],88[2674],186[2745],187[2749],192[2751],193[2752],468[2931],469[2932],470[2933],542[2998,2999],543[3000,3001],562[3002],564[3003]
;; rd  gen 	(9) 17[627],187[2749],192[2751],193[2752],468[2931],469[2932],470[2933],542[2999],543[3001]
;; rd  kill	(12) 187[2749,2750],192[2751],193[2752,2753],468[2931],469[2932],470[2933],542[2998,2999],543[3000,3001]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564
;; rd  out 	(10) 6[237],7[238],16[519],20[765],88[2674],186[2745],542[2999],543[3001],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 101 100 )->[102]->( 103 157 )
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u748(6){ d237(bb 0 insn -1) }u749(7){ d238(bb 0 insn -1) }u750(16){ d519(bb 0 insn -1) }u751(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 542
;; lr  def 	 17 [flags] 87 473 474
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 562 564
;; live  gen 	 17 [flags] 87 473 474
;; live  kill	 17 [flags]
;; rd  in  	(12) 6[237],7[238],16[519],20[765],88[2674],186[2745],542[2998,2999],543[3000,3001],562[3002],564[3003]
;; rd  gen 	(4) 17[626],87[2664],473[2934],474[2935]
;; rd  kill	(8) 87[2664,2665,2666,2667,2668,2669],473[2934],474[2935]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564
;; rd  out 	(9) 6[237],7[238],16[519],20[765],87[2664],88[2674],186[2745],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 102 )->[103]->( 104 33 )
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u759(6){ d237(bb 0 insn -1) }u760(7){ d238(bb 0 insn -1) }u761(16){ d519(bb 0 insn -1) }u762(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564
;; live  gen 	 17 [flags] 89
;; live  kill	
;; rd  in  	(9) 6[237],7[238],16[519],20[765],87[2664],88[2674],186[2745],562[3002],564[3003]
;; rd  gen 	(2) 17[625],89[2683]
;; rd  kill	(5) 89[2680,2681,2682,2683,2684]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 562 564
;; rd  out 	(10) 6[237],7[238],16[519],20[765],87[2664],88[2674],89[2683],186[2745],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 103 )->[104]->( 19 )
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u766(6){ d237(bb 0 insn -1) }u767(7){ d238(bb 0 insn -1) }u768(16){ d519(bb 0 insn -1) }u769(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  gen 	 88
;; live  kill	 17 [flags]
;; rd  in  	(10) 6[237],7[238],16[519],20[765],87[2664],88[2674],89[2683],186[2745],562[3002],564[3003]
;; rd  gen 	(1) 88[2673]
;; rd  kill	(10) 88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; rd  out 	(9) 6[237],7[238],16[519],20[765],87[2664],88[2673],89[2683],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 97 )->[105]->( 106 107 )
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u774(6){ d237(bb 0 insn -1) }u775(7){ d238(bb 0 insn -1) }u776(16){ d519(bb 0 insn -1) }u777(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; rd  in  	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],157[2740],158[2741],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(4) 17[621],213[2763],475[2936],476[2937]
;; rd  kill	(3) 213[2763],475[2936],476[2937]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; rd  out 	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],158[2741],213[2763],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 105 )->[106]->( )
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u786(6){ d237(bb 0 insn -1) }u787(7){ d238(bb 0 insn -1) }u788(16){ d519(bb 0 insn -1) }u789(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],158[2741],213[2763],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 105 )->[107]->( 108 110 )
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u792(6){ d237(bb 0 insn -1) }u793(7){ d238(bb 0 insn -1) }u794(16){ d519(bb 0 insn -1) }u795(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],158[2741],213[2763],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(1) 17[619]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; rd  out 	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],158[2741],213[2763],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 107 )->[108]->( 147 109 )
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u798(6){ d237(bb 0 insn -1) }u799(7){ d238(bb 0 insn -1) }u800(16){ d519(bb 0 insn -1) }u801(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 562 564
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; rd  in  	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],158[2741],213[2763],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(2) 17[617],477[2938]
;; rd  kill	(1) 477[2938]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 562 564
;; rd  out 	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],158[2741],213[2763],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 108 )->[109]->( 150 )
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u806(6){ d237(bb 0 insn -1) }u807(7){ d238(bb 0 insn -1) }u808(16){ d519(bb 0 insn -1) }u809(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 562 564
;; live  gen 	 88
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],158[2741],213[2763],562[3002],564[3003]
;; rd  gen 	(1) 88[2672]
;; rd  kill	(10) 88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; rd  out 	(7) 6[237],7[238],16[519],20[765],88[2672],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 107 )->[110]->( 114 111 )
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u811(6){ d237(bb 0 insn -1) }u812(7){ d238(bb 0 insn -1) }u813(16){ d519(bb 0 insn -1) }u814(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 562 564
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; rd  in  	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],158[2741],213[2763],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(3) 17[614],224[2764],478[2939]
;; rd  kill	(2) 224[2764],478[2939]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 562 564
;; rd  out 	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],213[2763],224[2764],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 110 )->[111]->( 112 )
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u823(6){ d237(bb 0 insn -1) }u824(7){ d238(bb 0 insn -1) }u825(16){ d519(bb 0 insn -1) }u826(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 562 564
;; live  gen 	 227
;; live  kill	
;; rd  in  	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],213[2763],224[2764],244[2777],245[2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(1) 227[2767]
;; rd  kill	(2) 227[2766,2767]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; rd  out 	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],213[2763],224[2764],227[2767],244[2777],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 111 112 )->[112]->( 113 112 )
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u827(6){ d237(bb 0 insn -1) }u828(7){ d238(bb 0 insn -1) }u829(16){ d519(bb 0 insn -1) }u830(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; rd  in  	(29) 6[237],7[238],16[519],17[612],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],213[2763],224[2764],226[2765],227[2766,2767],244[2777],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(3) 17[612],226[2765],227[2766]
;; rd  kill	(3) 226[2765],227[2766,2767]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; rd  out 	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],213[2763],224[2764],227[2766],244[2777],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 112 )->[113]->( 114 )
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u846(6){ d237(bb 0 insn -1) }u847(7){ d238(bb 0 insn -1) }u848(16){ d519(bb 0 insn -1) }u849(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 562 564
;; live  gen 	 245
;; live  kill	
;; rd  in  	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],213[2763],224[2764],227[2766],244[2777],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(1) 245[2780]
;; rd  kill	(5) 245[2778,2779,2780,2781,2782]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; rd  out 	(24) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],244[2777],245[2780],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 113 110 )->[114]->( 115 116 )
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u851(6){ d237(bb 0 insn -1) }u852(7){ d238(bb 0 insn -1) }u853(16){ d519(bb 0 insn -1) }u854(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(28) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],156[2739],213[2763],224[2764],244[2777],245[2780,2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(1) 17[611]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; rd  out 	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],244[2777],245[2780,2781,2782],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 114 )->[115]->( 137 )
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u857(6){ d237(bb 0 insn -1) }u858(7){ d238(bb 0 insn -1) }u859(16){ d519(bb 0 insn -1) }u860(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 562 564
;; live  gen 	
;; live  kill	
;; rd  in  	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],244[2777],245[2780,2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],540[2988],541[2993],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 114 )->[116]->( 125 117 )
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u862(6){ d237(bb 0 insn -1) }u863(7){ d238(bb 0 insn -1) }u864(16){ d519(bb 0 insn -1) }u865(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; rd  in  	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],244[2777],245[2780,2781,2782],540[2988],541[2993],562[3002],564[3003]
;; rd  gen 	(4) 17[608],230[2769],479[2940],480[2941]
;; rd  kill	(4) 230[2768,2769],479[2940],480[2941]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564
;; rd  out 	(25) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],230[2769],244[2777],245[2780,2781,2782],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 116 124 )->[117]->( 118 122 )
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u874(6){ d237(bb 0 insn -1) }u875(7){ d238(bb 0 insn -1) }u876(16){ d519(bb 0 insn -1) }u877(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; rd  in  	(32) 6[237],7[238],16[519],17[594],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],230[2768,2769],244[2776,2777],245[2779,2780,2781,2782],484[2945],485[2946],486[2947],562[3002],564[3003]
;; rd  gen 	(3) 17[606],232[2770],481[2942]
;; rd  kill	(2) 232[2770],481[2942]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564
;; rd  out 	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 117 )->[118]->( 119 120 )
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u884(6){ d237(bb 0 insn -1) }u885(7){ d238(bb 0 insn -1) }u886(16){ d519(bb 0 insn -1) }u887(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; rd  in  	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;; rd  gen 	(3) 17[604],237[2771],238[2772]
;; rd  kill	(2) 237[2771],238[2772]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 562 564
;; rd  out 	(28) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],237[2771],238[2772],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 118 )->[119]->( 121 )
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u893(6){ d237(bb 0 insn -1) }u894(7){ d238(bb 0 insn -1) }u895(16){ d519(bb 0 insn -1) }u896(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 562 564
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; rd  in  	(28) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],237[2771],238[2772],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;; rd  gen 	(2) 240[2774],482[2943]
;; rd  kill	(3) 240[2773,2774],482[2943]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; rd  out 	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],240[2774],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 118 )->[120]->( 121 )
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u902(6){ d237(bb 0 insn -1) }u903(7){ d238(bb 0 insn -1) }u904(16){ d519(bb 0 insn -1) }u905(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 562 564
;; live  gen 	 240
;; live  kill	
;; rd  in  	(28) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],237[2771],238[2772],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;; rd  gen 	(1) 240[2773]
;; rd  kill	(2) 240[2773,2774]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; rd  out 	(27) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],240[2773],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 119 120 )->[121]->( 123 124 )
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u909(6){ d237(bb 0 insn -1) }u910(7){ d238(bb 0 insn -1) }u911(16){ d519(bb 0 insn -1) }u912(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; rd  in  	(28) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],240[2773,2774],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;; rd  gen 	(4) 0[16],17[599],242[2775],483[2944]
;; rd  kill	(2) 242[2775],483[2944]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564
;; rd  out 	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],242[2775],481[2942],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 117 )->[122]->( 123 )
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u926(6){ d237(bb 0 insn -1) }u927(7){ d238(bb 0 insn -1) }u928(16){ d519(bb 0 insn -1) }u929(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; live  gen 	
;; live  kill	
;; rd  in  	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],232[2770],245[2779,2780,2781,2782],481[2942],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 121 122 )->[123]->( )
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u931(6){ d237(bb 0 insn -1) }u932(7){ d238(bb 0 insn -1) }u933(16){ d519(bb 0 insn -1) }u934(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],242[2775],481[2942],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 121 )->[124]->( 125 117 )
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u937(6){ d237(bb 0 insn -1) }u938(7){ d238(bb 0 insn -1) }u939(16){ d519(bb 0 insn -1) }u940(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; rd  in  	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],242[2775],481[2942],562[3002],564[3003]
;; rd  gen 	(7) 17[594],230[2768],244[2776],245[2779],484[2945],485[2946],486[2947]
;; rd  kill	(12) 230[2768,2769],244[2776,2777],245[2778,2779,2780,2781,2782],484[2945],485[2946],486[2947]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],230[2768],244[2776],245[2779],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 124 116 )->[125]->( 126 131 )
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u954(6){ d237(bb 0 insn -1) }u955(7){ d238(bb 0 insn -1) }u956(16){ d519(bb 0 insn -1) }u957(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245 562
;; lr  def 	 17 [flags] 309
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 562 564
;; live  gen 	 17 [flags] 309
;; live  kill	
;; rd  in  	(28) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],152[2736],224[2764],230[2768,2769],244[2776,2777],245[2779,2780,2781,2782],562[3002],564[3003]
;; rd  gen 	(2) 17[592],309[2808]
;; rd  kill	(1) 309[2808]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564
;; rd  out 	(24) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],245[2779,2780,2781,2782],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 125 )->[126]->( 127 )
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u967(6){ d237(bb 0 insn -1) }u968(7){ d238(bb 0 insn -1) }u969(16){ d519(bb 0 insn -1) }u970(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 562 564
;; live  gen 	 212
;; live  kill	
;; rd  in  	(24) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],245[2779,2780,2781,2782],309[2808],562[3002],564[3003]
;; rd  gen 	(1) 212[2762]
;; rd  kill	(3) 212[2760,2761,2762]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2762],224[2764],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 126 158 )->[127]->( 128 162 )
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u971(6){ d237(bb 0 insn -1) }u972(7){ d238(bb 0 insn -1) }u973(16){ d519(bb 0 insn -1) }u974(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; rd  in  	(25) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],309[2808],347[2868],540[2989],541[2994],562[3002],564[3003]
;; rd  gen 	(3) 0[14],17[590],251[2783]
;; rd  kill	(1) 251[2783]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],251[2783],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 127 )->[128]->( 158 161 )
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u982(6){ d237(bb 0 insn -1) }u983(7){ d238(bb 0 insn -1) }u984(16){ d519(bb 0 insn -1) }u985(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],251[2783],309[2808],562[3002],564[3003]
;; rd  gen 	(1) 17[589]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],251[2783],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 162 160 )->[129]->( )
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u988(6){ d237(bb 0 insn -1) }u989(7){ d238(bb 0 insn -1) }u990(16){ d519(bb 0 insn -1) }u991(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],270[2786],309[2808],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 161 158 163 )->[130]->( 136 )
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u994(6){ d237(bb 0 insn -1) }u995(7){ d238(bb 0 insn -1) }u996(16){ d519(bb 0 insn -1) }u997(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; live  gen 	 275
;; live  kill	
;; rd  in  	(32) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2760,2761,2762],224[2764],309[2808],347[2865,2866,2868],540[2989,2991,2992],541[2994,2996,2997],562[3002],564[3003]
;; rd  gen 	(1) 275[2792]
;; rd  kill	(5) 275[2788,2789,2790,2791,2792]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; rd  out 	(29) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2792],347[2865,2866,2868],540[2989,2991,2992],541[2994,2996,2997],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 125 )->[131]->( 132 )
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1000(6){ d237(bb 0 insn -1) }u1001(7){ d238(bb 0 insn -1) }u1002(16){ d519(bb 0 insn -1) }u1003(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564
;; live  gen 	 0 [ax] 270
;; live  kill	
;; rd  in  	(24) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],245[2779,2780,2781,2782],309[2808],562[3002],564[3003]
;; rd  gen 	(2) 0[12],270[2786]
;; rd  kill	(1) 270[2786]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; rd  out 	(25) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],245[2779,2780,2781,2782],270[2786],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 131 135 )->[132]->( 133 159 )
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1007(6){ d237(bb 0 insn -1) }u1008(7){ d238(bb 0 insn -1) }u1009(16){ d519(bb 0 insn -1) }u1010(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; rd  in  	(26) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],245[2778,2779,2780,2781,2782],270[2786],309[2808],562[3002],564[3003]
;; rd  gen 	(6) 0[11],17[542],274[2787],275[2791],488[2948],489[2949]
;; rd  kill	(8) 274[2787],275[2788,2789,2790,2791,2792],488[2948],489[2949]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 562 564
;; rd  out 	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],275[2791],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 132 )->[133]->( 160 134 )
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1029(6){ d237(bb 0 insn -1) }u1030(7){ d238(bb 0 insn -1) }u1031(16){ d519(bb 0 insn -1) }u1032(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; rd  in  	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],275[2791],309[2808],562[3002],564[3003]
;; rd  gen 	(3) 0[10],17[583],277[2793]
;; rd  kill	(1) 277[2793]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 133 )->[134]->( 159 )
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1038(6){ d237(bb 0 insn -1) }u1039(7){ d238(bb 0 insn -1) }u1040(16){ d519(bb 0 insn -1) }u1041(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; live  gen 	 275
;; live  kill	
;; rd  in  	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],309[2808],562[3002],564[3003]
;; rd  gen 	(1) 275[2790]
;; rd  kill	(5) 275[2788,2789,2790,2791,2792]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564
;; rd  out 	(20) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2790],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 160 )->[135]->( 132 )
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u1042(6){ d237(bb 0 insn -1) }u1043(7){ d238(bb 0 insn -1) }u1044(16){ d519(bb 0 insn -1) }u1045(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; rd  in  	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],309[2808],562[3002],564[3003]
;; rd  gen 	(3) 245[2778],490[2950],491[2951]
;; rd  kill	(7) 245[2778,2779,2780,2781,2782],490[2950],491[2951]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; rd  out 	(22) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],245[2778],270[2786],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 130 159 )->[136]->( 137 140 )
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1051(6){ d237(bb 0 insn -1) }u1052(7){ d238(bb 0 insn -1) }u1053(16){ d519(bb 0 insn -1) }u1054(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; live  gen 	 17 [flags] 280 308
;; live  kill	
;; rd  in  	(34) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2790,2791,2792],347[2865,2866,2867,2868],540[2989,2990,2991,2992],541[2994,2995,2996,2997],562[3002],564[3003]
;; rd  gen 	(3) 17[581],280[2796],308[2805]
;; rd  kill	(6) 280[2794,2795,2796],308[2805,2806,2807]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 562 564
;; rd  out 	(36) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2790,2791,2792],280[2796],308[2805],347[2865,2866,2867,2868],540[2989,2990,2991,2992],541[2994,2995,2996,2997],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 136 115 )->[137]->( 138 139 )
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1060(6){ d237(bb 0 insn -1) }u1061(7){ d238(bb 0 insn -1) }u1062(16){ d519(bb 0 insn -1) }u1063(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(38) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2790,2791,2792],280[2796],308[2805],347[2865,2866,2867,2868],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997],562[3002],564[3003]
;; rd  gen 	(1) 17[580]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; rd  out 	(29) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 137 )->[138]->( 140 )
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1066(6){ d237(bb 0 insn -1) }u1067(7){ d238(bb 0 insn -1) }u1068(16){ d519(bb 0 insn -1) }u1069(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; rd  in  	(29) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997],562[3002],564[3003]
;; rd  gen 	(7) 275[2789],280[2795],308[2807],347[2870],492[2952],493[2953],494[2954]
;; rd  kill	(20) 275[2788,2789,2790,2791,2792],280[2794,2795,2796],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],492[2952],493[2953],494[2954]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2789],280[2795],308[2807],347[2870],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 137 )->[139]->( 140 )
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1077(6){ d237(bb 0 insn -1) }u1078(7){ d238(bb 0 insn -1) }u1079(16){ d519(bb 0 insn -1) }u1080(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
;; rd  in  	(29) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997],562[3002],564[3003]
;; rd  gen 	(5) 275[2788],280[2794],308[2806],347[2869],495[2955]
;; rd  kill	(18) 275[2788,2789,2790,2791,2792],280[2794,2795,2796],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],495[2955]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2788],280[2794],308[2806],347[2869],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 136 138 139 )->[140]->( 141 143 )
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1087(6){ d237(bb 0 insn -1) }u1088(7){ d238(bb 0 insn -1) }u1089(16){ d519(bb 0 insn -1) }u1090(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
;; rd  in  	(44) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2788,2789,2790,2791,2792],280[2794,2795,2796],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],540[2989,2990,2991,2992],541[2994,2995,2996,2997],562[3002],564[3003]
;; rd  gen 	(3) 17[575],287[2797],289[2798]
;; rd  kill	(2) 287[2797],289[2798]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564
;; rd  out 	(37) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],275[2788,2789,2790,2791,2792],280[2794,2795,2796],287[2797],289[2798],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 140 )->[141]->( 142 144 )
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1098(6){ d237(bb 0 insn -1) }u1099(7){ d238(bb 0 insn -1) }u1100(16){ d519(bb 0 insn -1) }u1101(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; rd  in  	(37) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],275[2788,2789,2790,2791,2792],280[2794,2795,2796],287[2797],289[2798],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(9) 0[7],17[571],297[2799],299[2801],498[2956],499[2957],500[2958],501[2959],502[2960]
;; rd  kill	(8) 297[2799],299[2800,2801],498[2956],499[2957],500[2958],501[2959],502[2960]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; rd  out 	(30) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],287[2797],289[2798],299[2801],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 141 )->[142]->( )
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1124(6){ d237(bb 0 insn -1) }u1125(7){ d238(bb 0 insn -1) }u1126(16){ d519(bb 0 insn -1) }u1127(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(30) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],287[2797],289[2798],299[2801],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 140 )->[143]->( 144 )
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1130(6){ d237(bb 0 insn -1) }u1131(7){ d238(bb 0 insn -1) }u1132(16){ d519(bb 0 insn -1) }u1133(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 562 564
;; live  gen 	 299
;; live  kill	
;; rd  in  	(37) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],275[2788,2789,2790,2791,2792],280[2794,2795,2796],287[2797],289[2798],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(1) 299[2800]
;; rd  kill	(2) 299[2800,2801]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; rd  out 	(30) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],287[2797],289[2798],299[2800],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 143 141 )->[144]->( 148 145 )
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1135(6){ d237(bb 0 insn -1) }u1136(7){ d238(bb 0 insn -1) }u1137(16){ d519(bb 0 insn -1) }u1138(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; rd  in  	(31) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],287[2797],289[2798],299[2800,2801],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(5) 17[569],306[2803],503[2961],504[2962],505[2963]
;; rd  kill	(5) 306[2802,2803],503[2961],504[2962],505[2963]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 562 564
;; rd  out 	(29) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],289[2798],306[2803],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 144 )->[145]->( 146 149 )
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1151(6){ d237(bb 0 insn -1) }u1152(7){ d238(bb 0 insn -1) }u1153(16){ d519(bb 0 insn -1) }u1154(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(29) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],289[2798],306[2803],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(1) 17[568]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 562 564
;; rd  out 	(15) 6[237],7[238],16[519],20[765],147[2735],289[2798],306[2803],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 145 )->[146]->( 150 )
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1157(6){ d237(bb 0 insn -1) }u1158(7){ d238(bb 0 insn -1) }u1159(16){ d519(bb 0 insn -1) }u1160(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 562 564
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
;; rd  in  	(15) 6[237],7[238],16[519],20[765],147[2735],289[2798],306[2803],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(4) 88[2671],324[2841],506[2964],507[2965]
;; rd  kill	(13) 88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],324[2841],506[2964],507[2965]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; rd  out 	(7) 6[237],7[238],16[519],20[765],88[2671],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 108 )->[147]->( 148 )
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1166(6){ d237(bb 0 insn -1) }u1167(7){ d238(bb 0 insn -1) }u1168(16){ d519(bb 0 insn -1) }u1169(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 562 564
;; live  gen 	 306
;; live  kill	
;; rd  in  	(19) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],158[2741],213[2763],562[3002],564[3003]
;; rd  gen 	(1) 306[2802]
;; rd  kill	(2) 306[2802,2803]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564
;; rd  out 	(18) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],306[2802],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 147 144 )->[148]->( 41 )
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1171(6){ d237(bb 0 insn -1) }u1172(7){ d238(bb 0 insn -1) }u1173(16){ d519(bb 0 insn -1) }u1174(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; rd  in  	(30) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],289[2798],306[2802,2803],308[2805,2806,2807],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(6) 90[2686],508[2966],509[2967],511[2968],512[2969],513[2970]
;; rd  kill	(8) 90[2685,2686,2687],508[2966],509[2967],511[2968],512[2969],513[2970]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; rd  out 	(18) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2686],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 145 )->[149]->( 19 )
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1183(6){ d237(bb 0 insn -1) }u1184(7){ d238(bb 0 insn -1) }u1185(16){ d519(bb 0 insn -1) }u1186(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306 562 564
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
;; rd  in  	(15) 6[237],7[238],16[519],20[765],147[2735],289[2798],306[2803],347[2865,2866,2867,2868,2869,2870],562[3002],564[3003]
;; rd  gen 	(5) 0[5],87[2666],88[2670],89[2682],514[2971]
;; rd  kill	(22) 87[2664,2665,2666,2667,2668,2669],88[2670,2671,2672,2673,2674,2675,2676,2677,2678,2679],89[2680,2681,2682,2683,2684],514[2971]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; rd  out 	(9) 6[237],7[238],16[519],20[765],87[2666],88[2670],89[2682],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 146 109 )->[150]->( 33 )
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1196(6){ d237(bb 0 insn -1) }u1197(7){ d238(bb 0 insn -1) }u1198(16){ d519(bb 0 insn -1) }u1199(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
;; rd  in  	(8) 6[237],7[238],16[519],20[765],88[2671,2672],562[3002],564[3003]
;; rd  gen 	(5) 0[4],89[2681],160[2742],186[2747],516[2972]
;; rd  kill	(11) 89[2680,2681,2682,2683,2684],160[2742],186[2745,2746,2747,2748],516[2972]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; rd  out 	(10) 6[237],7[238],16[519],20[765],88[2671,2672],89[2681],186[2747],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 41 )->[151]->( )
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1207(6){ d237(bb 0 insn -1) }u1208(7){ d238(bb 0 insn -1) }u1209(16){ d519(bb 0 insn -1) }u1210(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(20) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],90[2685,2686,2687],562[3002],564[3003]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[152]->( 156 )
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1213(6){ d237(bb 0 insn -1) }u1214(7){ d238(bb 0 insn -1) }u1215(16){ d519(bb 0 insn -1) }u1216(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2694]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2694]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 42 )->[153]->( 156 )
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1217(6){ d237(bb 0 insn -1) }u1218(7){ d238(bb 0 insn -1) }u1219(16){ d519(bb 0 insn -1) }u1220(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(17) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],562[3002],564[3003]
;; rd  gen 	(1) 92[2693]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2693]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 51 )->[154]->( 156 )
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1221(6){ d237(bb 0 insn -1) }u1222(7){ d238(bb 0 insn -1) }u1223(16){ d519(bb 0 insn -1) }u1224(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(6) 6[237],7[238],16[519],20[765],168[2743],564[3003]
;; rd  gen 	(1) 92[2692]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2692]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 52 )->[155]->( 156 )
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1225(6){ d237(bb 0 insn -1) }u1226(7){ d238(bb 0 insn -1) }u1227(16){ d519(bb 0 insn -1) }u1228(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
;; rd  in  	(5) 6[237],7[238],16[519],20[765],564[3003]
;; rd  gen 	(1) 92[2691]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; rd  out 	(5) 6[237],7[238],16[519],20[765],92[2691]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 60 55 59 57 67 65 66 68 153 152 43 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 154 155 )->[156]->( 165 164 )
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1229(6){ d237(bb 0 insn -1) }u1230(7){ d238(bb 0 insn -1) }u1231(16){ d519(bb 0 insn -1) }u1232(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
;; rd  in  	(41) 6[237],7[238],16[519],20[765],92[2690,2691,2692,2693,2694,2695,2696,2697,2698,2699,2700,2701,2702,2703,2704,2705,2706,2707,2708,2709,2710,2711,2712,2713,2714,2715,2716,2717,2718,2719,2720,2721,2722,2723,2724],176[2744],433[2916]
;; rd  gen 	(2) 0[0],17[557]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 102 )->[157]->( 33 )
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1236(6){ d237(bb 0 insn -1) }u1237(7){ d238(bb 0 insn -1) }u1238(16){ d519(bb 0 insn -1) }u1239(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 562 564
;; live  gen 	 89
;; live  kill	
;; rd  in  	(9) 6[237],7[238],16[519],20[765],87[2664],88[2674],186[2745],562[3002],564[3003]
;; rd  gen 	(1) 89[2680]
;; rd  kill	(5) 89[2680,2681,2682,2683,2684]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; rd  out 	(9) 6[237],7[238],16[519],20[765],88[2674],89[2680],186[2745],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 128 )->[158]->( 127 130 )
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1241(6){ d237(bb 0 insn -1) }u1242(7){ d238(bb 0 insn -1) }u1243(16){ d519(bb 0 insn -1) }u1244(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
;; rd  in  	(24) 6[237],7[238],16[519],17[589],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],251[2783],309[2808],562[3002],564[3003]
;; rd  gen 	(10) 17[553],212[2761],347[2868],518[2973],521[2974],522[2975],523[2976],524[2977],540[2989],541[2994]
;; rd  kill	(24) 212[2760,2761,2762],347[2865,2866,2867,2868,2869,2870],518[2973],521[2974],522[2975],523[2976],524[2977],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 562 564
;; rd  out 	(24) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761],224[2764],309[2808],347[2868],540[2989],541[2994],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 134 132 )->[159]->( 136 )
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1262(6){ d237(bb 0 insn -1) }u1263(7){ d238(bb 0 insn -1) }u1264(16){ d519(bb 0 insn -1) }u1265(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
;; rd  in  	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],275[2790,2791],309[2808],562[3002],564[3003]
;; rd  gen 	(4) 347[2867],525[2978],540[2990],541[2995]
;; rd  kill	(17) 347[2865,2866,2867,2868,2869,2870],525[2978],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; rd  out 	(24) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],275[2790,2791],347[2867],540[2990],541[2995],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 133 )->[160]->( 129 135 )
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1270(6){ d237(bb 0 insn -1) }u1271(7){ d238(bb 0 insn -1) }u1272(16){ d519(bb 0 insn -1) }u1273(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 0[10],6[237],7[238],16[519],17[583],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],277[2793],309[2808],562[3002],564[3003]
;; rd  gen 	(1) 17[552]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],224[2764],270[2786],309[2808],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 128 )->[161]->( 130 )
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1276(6){ d237(bb 0 insn -1) }u1277(7){ d238(bb 0 insn -1) }u1278(16){ d519(bb 0 insn -1) }u1279(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
;; rd  in  	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],251[2783],309[2808],562[3002],564[3003]
;; rd  gen 	(10) 212[2760],264[2784],347[2866],528[2979],531[2980],532[2981],533[2982],534[2983],540[2991],541[2996]
;; rd  kill	(25) 212[2760,2761,2762],264[2784],347[2865,2866,2867,2868,2869,2870],528[2979],531[2980],532[2981],533[2982],534[2983],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; rd  out 	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2760],224[2764],347[2866],540[2991],541[2996],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 127 )->[162]->( 129 163 )
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1295(6){ d237(bb 0 insn -1) }u1296(7){ d238(bb 0 insn -1) }u1297(16){ d519(bb 0 insn -1) }u1298(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; rd  in  	(23) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],251[2783],309[2808],562[3002],564[3003]
;; rd  gen 	(3) 0[2],17[547],268[2785]
;; rd  kill	(1) 268[2785]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; rd  out 	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 162 )->[163]->( 130 )
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1305(6){ d237(bb 0 insn -1) }u1306(7){ d238(bb 0 insn -1) }u1307(16){ d519(bb 0 insn -1) }u1308(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
;; rd  in  	(21) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],562[3002],564[3003]
;; rd  gen 	(4) 347[2865],535[2984],540[2992],541[2997]
;; rd  kill	(17) 347[2865,2866,2867,2868,2869,2870],535[2984],540[2988,2989,2990,2991,2992],541[2993,2994,2995,2996,2997]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; rd  out 	(24) 6[237],7[238],16[519],20[765],88[2671,2672,2674,2675,2677,2678],89[2680,2681,2682,2683,2684],147[2735],212[2761,2762],224[2764],347[2865],540[2992],541[2997],562[3002],564[3003]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 156 )->[164]->( )
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1313(6){ d237(bb 0 insn -1) }u1314(7){ d238(bb 0 insn -1) }u1315(16){ d519(bb 0 insn -1) }u1316(20){ d765(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[237],7[238],16[519],20[765]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 156 )->[165]->( 1 )
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1318(6){ d237(bb 0 insn -1) }u1319(7){ d238(bb 0 insn -1) }u1320(16){ d519(bb 0 insn -1) }u1321(20){ d765(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[237],7[238],16[519],20[765]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[237],7[238],16[519],20[765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 16 { d519(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

( 165 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u1323(0){ d0(bb 156 insn 1319) }u1324(6){ d237(bb 0 insn -1) }u1325(7){ d238(bb 0 insn -1) }u1326(20){ d765(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[237],7[238],16[519],20[765]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 156 insn 1319) }
;;   reg 6 { d237(bb 0 insn -1) }
;;   reg 7 { d238(bb 0 insn -1) }
;;   reg 20 { d765(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 72 to worklist
  Adding insn 3 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 84 to worklist
  Adding insn 88 to worklist
  Adding insn 91 to worklist
  Adding insn 95 to worklist
  Adding insn 98 to worklist
  Adding insn 103 to worklist
  Adding insn 110 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 113 to worklist
  Adding insn 139 to worklist
  Adding insn 137 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 167 to worklist
  Adding insn 216 to worklist
  Adding insn 225 to worklist
  Adding insn 249 to worklist
  Adding insn 261 to worklist
  Adding insn 263 to worklist
  Adding insn 267 to worklist
  Adding insn 269 to worklist
  Adding insn 286 to worklist
  Adding insn 309 to worklist
  Adding insn 307 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 303 to worklist
  Adding insn 300 to worklist
  Adding insn 314 to worklist
  Adding insn 319 to worklist
  Adding insn 332 to worklist
  Adding insn 334 to worklist
  Adding insn 342 to worklist
  Adding insn 351 to worklist
  Adding insn 355 to worklist
  Adding insn 382 to worklist
  Adding insn 395 to worklist
  Adding insn 401 to worklist
  Adding insn 413 to worklist
  Adding insn 418 to worklist
  Adding insn 434 to worklist
  Adding insn 433 to worklist
  Adding insn 430 to worklist
  Adding insn 427 to worklist
  Adding insn 425 to worklist
  Adding insn 442 to worklist
  Adding insn 439 to worklist
  Adding insn 446 to worklist
  Adding insn 458 to worklist
  Adding insn 456 to worklist
  Adding insn 454 to worklist
  Adding insn 468 to worklist
  Adding insn 467 to worklist
  Adding insn 464 to worklist
  Adding insn 462 to worklist
  Adding insn 484 to worklist
  Adding insn 480 to worklist
  Adding insn 491 to worklist
  Adding insn 510 to worklist
  Adding insn 505 to worklist
  Adding insn 514 to worklist
  Adding insn 528 to worklist
  Adding insn 524 to worklist
  Adding insn 531 to worklist
  Adding insn 547 to worklist
  Adding insn 544 to worklist
  Adding insn 557 to worklist
  Adding insn 570 to worklist
  Adding insn 568 to worklist
  Adding insn 565 to worklist
  Adding insn 581 to worklist
  Adding insn 578 to worklist
  Adding insn 681 to worklist
  Adding insn 697 to worklist
  Adding insn 721 to worklist
  Adding insn 714 to worklist
  Adding insn 733 to worklist
  Adding insn 731 to worklist
  Adding insn 729 to worklist
  Adding insn 741 to worklist
  Adding insn 757 to worklist
  Adding insn 747 to worklist
  Adding insn 746 to worklist
  Adding insn 760 to worklist
  Adding insn 759 to worklist
  Adding insn 774 to worklist
  Adding insn 796 to worklist
  Adding insn 808 to worklist
  Adding insn 816 to worklist
  Adding insn 819 to worklist
  Adding insn 833 to worklist
  Adding insn 836 to worklist
  Adding insn 841 to worklist
  Adding insn 845 to worklist
  Adding insn 859 to worklist
  Adding insn 877 to worklist
  Adding insn 869 to worklist
  Adding insn 883 to worklist
  Adding insn 886 to worklist
  Adding insn 885 to worklist
  Adding insn 897 to worklist
  Adding insn 912 to worklist
  Adding insn 918 to worklist
  Adding insn 922 to worklist
  Adding insn 927 to worklist
  Adding insn 941 to worklist
  Adding insn 939 to worklist
  Adding insn 935 to worklist
  Adding insn 947 to worklist
  Adding insn 951 to worklist
  Adding insn 966 to worklist
  Adding insn 957 to worklist
  Adding insn 974 to worklist
  Adding insn 984 to worklist
  Adding insn 980 to worklist
  Adding insn 987 to worklist
  Adding insn 993 to worklist
  Adding insn 997 to worklist
  Adding insn 1004 to worklist
  Adding insn 1025 to worklist
  Adding insn 1023 to worklist
  Adding insn 1016 to worklist
  Adding insn 1031 to worklist
  Adding insn 1028 to worklist
  Adding insn 1039 to worklist
  Adding insn 1037 to worklist
  Adding insn 1051 to worklist
  Adding insn 1049 to worklist
  Adding insn 1055 to worklist
  Adding insn 1059 to worklist
  Adding insn 1076 to worklist
  Adding insn 1085 to worklist
  Adding insn 1104 to worklist
  Adding insn 1100 to worklist
  Adding insn 1096 to worklist
  Adding insn 1107 to worklist
  Adding insn 1135 to worklist
  Adding insn 1121 to worklist
  Adding insn 1118 to worklist
  Adding insn 1115 to worklist
  Adding insn 1114 to worklist
  Adding insn 1137 to worklist
  Adding insn 1161 to worklist
  Adding insn 1176 to worklist
  Adding insn 1175 to worklist
  Adding insn 1207 to worklist
  Adding insn 1206 to worklist
  Adding insn 1221 to worklist
  Adding insn 1321 to worklist
  Adding insn 1320 to worklist
  Adding insn 1258 to worklist
  Adding insn 1251 to worklist
  Adding insn 1275 to worklist
  Adding insn 1295 to worklist
  Adding insn 1309 to worklist
  Adding insn 1306 to worklist
  Adding insn 1322 to worklist
  Adding insn 1325 to worklist
Finished finding needed instructions:
  Adding insn 1319 to worklist
Processing use of (reg 92 [ D.6777 ]) in insn 1319:
  Adding insn 44 to worklist
  Adding insn 471 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 39 to worklist
  Adding insn 40 to worklist
  Adding insn 45 to worklist
  Adding insn 46 to worklist
  Adding insn 47 to worklist
  Adding insn 48 to worklist
  Adding insn 49 to worklist
  Adding insn 50 to worklist
  Adding insn 51 to worklist
  Adding insn 52 to worklist
  Adding insn 53 to worklist
  Adding insn 54 to worklist
  Adding insn 55 to worklist
  Adding insn 56 to worklist
  Adding insn 57 to worklist
  Adding insn 58 to worklist
  Adding insn 59 to worklist
  Adding insn 60 to worklist
  Adding insn 61 to worklist
  Adding insn 62 to worklist
  Adding insn 63 to worklist
  Adding insn 64 to worklist
  Adding insn 65 to worklist
  Adding insn 66 to worklist
  Adding insn 675 to worklist
  Adding insn 42 to worklist
  Adding insn 43 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 38 to worklist
Processing use of (reg 436 [ yytext ]) in insn 675:
  Adding insn 674 to worklist
Processing use of (reg 198 [ D.6792 ]) in insn 471:
  Adding insn 455 to worklist
  Adding insn 463 to worklist
Processing use of (reg 0 ax) in insn 463:
Processing use of (reg 0 ax) in insn 455:
Processing use of (reg 0 ax) in insn 1325:
Processing use of (reg 7 sp) in insn 1322:
Processing use of (reg 7 sp) in insn 1306:
Processing use of (reg 5 di) in insn 1306:
  Adding insn 1305 to worklist
Processing use of (reg 17 flags) in insn 1309:
  Adding insn 1308 to worklist
Processing use of (reg 268 [ D.6777 ]) in insn 1308:
  Adding insn 1307 to worklist
Processing use of (reg 0 ax) in insn 1307:
Processing use of (reg 534) in insn 1295:
  Adding insn 1294 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 1294:
  Adding insn 852 to worklist
Processing use of (reg 533) in insn 1294:
  Adding insn 1293 to worklist
Processing use of (reg 212 [ n ]) in insn 1293:
  Adding insn 27 to worklist
  Adding insn 1252 to worklist
Processing use of (reg 532 [ _391->yy_ch_buf ]) in insn 1293:
  Adding insn 1292 to worklist
Processing use of (reg 531 [ *_390 ]) in insn 1292:
  Adding insn 1291 to worklist
Processing use of (reg 347 [ D.6780 ]) in insn 1291:
  Adding insn 1288 to worklist
Processing use of (reg 528 [ D.6781 ]) in insn 1288:
  Adding insn 1286 to worklist
Processing use of (reg 541 [ yy_buffer_stack ]) in insn 1288:
  Adding insn 1287 to worklist
Processing use of (reg 540 [ yy_buffer_stack_top ]) in insn 1286:
  Adding insn 1285 to worklist
Processing use of (reg 212 [ n ]) in insn 1252:
Processing use of (reg 478 [ D.6788 ]) in insn 852:
  Adding insn 851 to worklist
Processing use of (reg 213 [ source ]) in insn 851:
  Adding insn 828 to worklist
Processing use of (reg 244 [ D.6783 ]) in insn 851:
  Adding insn 739 to worklist
Processing use of (reg 17 flags) in insn 1275:
  Adding insn 1274 to worklist
Processing use of (reg 270 [ D.6794 ]) in insn 1274:
  Adding insn 1003 to worklist
Processing use of (reg 0 ax) in insn 1003:
  Adding insn 1002 to worklist
Processing use of (reg 7 sp) in insn 1002:
Processing use of (subreg (reg 251 [ c ]) 0) in insn 1251:
  Adding insn 981 to worklist
Processing use of (reg 524) in insn 1251:
  Adding insn 1250 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 1250:
Processing use of (reg 523) in insn 1250:
  Adding insn 1249 to worklist
Processing use of (reg 212 [ n ]) in insn 1249:
Processing use of (reg 522 [ _380->yy_ch_buf ]) in insn 1249:
  Adding insn 1248 to worklist
Processing use of (reg 521 [ *_379 ]) in insn 1248:
  Adding insn 1247 to worklist
Processing use of (reg 347 [ D.6780 ]) in insn 1247:
  Adding insn 1246 to worklist
Processing use of (reg 518 [ D.6781 ]) in insn 1246:
  Adding insn 1244 to worklist
Processing use of (reg 541 [ yy_buffer_stack ]) in insn 1246:
  Adding insn 1245 to worklist
Processing use of (reg 540 [ yy_buffer_stack_top ]) in insn 1244:
  Adding insn 1243 to worklist
Processing use of (reg 0 ax) in insn 981:
Processing use of (reg 17 flags) in insn 1258:
  Adding insn 1257 to worklist
Processing use of (reg 212 [ n ]) in insn 1257:
Processing use of (reg 309 [ num_to_read ]) in insn 1257:
  Adding insn 971 to worklist
Processing use of (reg 17 flags) in insn 971:
  Adding insn 969 to worklist
Processing use of (reg 230 [ num_to_read ]) in insn 971:
  Adding insn 893 to worklist
  Adding insn 961 to worklist
Processing use of (reg 562) in insn 971:
  Adding insn 970 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 961:
Processing use of (reg 485 [ D.6781 ]) in insn 961:
  Adding insn 960 to worklist
Processing use of (reg 486 [ _361->yy_buf_size ]) in insn 960:
  Adding insn 959 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 959:
  Adding insn 958 to worklist
Processing use of (reg 152 [ D.6780 ]) in insn 958:
  Adding insn 718 to worklist
Processing use of (reg 447 [ D.6781 ]) in insn 718:
  Adding insn 716 to worklist
Processing use of (reg 541 [ yy_buffer_stack ]) in insn 718:
  Adding insn 717 to worklist
Processing use of (reg 540 [ yy_buffer_stack_top ]) in insn 716:
  Adding insn 715 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 893:
Processing use of (reg 479 [ D.6781 ]) in insn 893:
  Adding insn 892 to worklist
Processing use of (reg 480 [ _944->yy_buf_size ]) in insn 892:
  Adding insn 891 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 891:
  Adding insn 719 to worklist
  Adding insn 732 to worklist
  Adding insn 879 to worklist
Processing use of (reg 152 [ D.6780 ]) in insn 879:
Processing use of (reg 152 [ D.6780 ]) in insn 732:
Processing use of (reg 152 [ D.6780 ]) in insn 719:
Processing use of (reg 230 [ num_to_read ]) in insn 969:
Processing use of (reg 20 frame) in insn 1320:
Processing use of (reg 17 flags) in insn 1321:
Processing use of (reg 7 sp) in insn 1221:
Processing use of (reg 5 di) in insn 1221:
  Adding insn 1220 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 1206:
  Adding insn 34 to worklist
  Adding insn 33 to worklist
Processing use of (reg 324 [ D.6783 ]) in insn 33:
  Adding insn 1144 to worklist
Processing use of (reg 289 [ D.6781 ]) in insn 1144:
  Adding insn 1083 to worklist
Processing use of (reg 507 [ _934->yy_ch_buf ]) in insn 1144:
  Adding insn 1143 to worklist
Processing use of (reg 506 [ *_955 ]) in insn 1143:
  Adding insn 1142 to worklist
Processing use of (reg 347 [ D.6780 ]) in insn 1142:
  Adding insn 1064 to worklist
  Adding insn 1074 to worklist
  Adding insn 1268 to worklist
  Adding insn 1314 to worklist
Processing use of (reg 535 [ D.6781 ]) in insn 1314:
  Adding insn 1312 to worklist
Processing use of (reg 541 [ yy_buffer_stack ]) in insn 1314:
  Adding insn 1313 to worklist
Processing use of (reg 540 [ yy_buffer_stack_top ]) in insn 1312:
  Adding insn 1311 to worklist
Processing use of (reg 525 [ D.6781 ]) in insn 1268:
  Adding insn 1266 to worklist
Processing use of (reg 541 [ yy_buffer_stack ]) in insn 1268:
  Adding insn 1267 to worklist
Processing use of (reg 540 [ yy_buffer_stack_top ]) in insn 1266:
  Adding insn 1265 to worklist
Processing use of (reg 495 [ D.6781 ]) in insn 1074:
  Adding insn 1072 to worklist
Processing use of (reg 541 [ yy_buffer_stack ]) in insn 1074:
Processing use of (reg 540 [ yy_buffer_stack_top ]) in insn 1072:
Processing use of (reg 492 [ D.6781 ]) in insn 1064:
  Adding insn 1062 to worklist
Processing use of (reg 494 [ yy_buffer_stack ]) in insn 1064:
  Adding insn 1063 to worklist
Processing use of (reg 493 [ yy_buffer_stack_top ]) in insn 1062:
  Adding insn 1061 to worklist
Processing use of (reg 287 [ D.6795 ]) in insn 1083:
  Adding insn 1081 to worklist
Processing use of (subreg (reg 224 [ number_to_move ]) 0) in insn 1081:
Processing use of (reg 275 [ D.6777 ]) in insn 1081:
  Adding insn 996 to worklist
  Adding insn 1022 to worklist
  Adding insn 1033 to worklist
  Adding insn 1060 to worklist
  Adding insn 1077 to worklist
Processing use of (subreg (reg 274 [ D.6781 ]) 0) in insn 1022:
  Adding insn 1017 to worklist
Processing use of (reg 0 ax) in insn 1017:
Processing use of (subreg (reg 212 [ n ]) 0) in insn 996:
  Adding insn 28 to worklist
Processing use of (reg 264 [ n ]) in insn 28:
  Adding insn 1289 to worklist
Processing use of (reg 212 [ n ]) in insn 1289:
Processing use of (reg 158 [ D.6783 ]) in insn 34:
  Adding insn 738 to worklist
Processing use of (reg 156 [ dest ]) in insn 738:
  Adding insn 736 to worklist
Processing use of (reg 157 [ D.6790 ]) in insn 738:
  Adding insn 737 to worklist
Processing use of (reg 154 [ D.6777 ]) in insn 737:
  Adding insn 723 to worklist
  Adding insn 728 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 728:
Processing use of (reg 245 [ D.6782 ]) in insn 736:
Processing use of (reg 7 sp) in insn 1207:
Processing use of (reg 88 [ yy_cp ]) in insn 1175:
  Adding insn 1174 to worklist
Processing use of (reg 306 [ D.6783 ]) in insn 1174:
  Adding insn 1120 to worklist
Processing use of (reg 514 [ D.6790 ]) in insn 1174:
  Adding insn 1173 to worklist
Processing use of (reg 147 [ yy_amount_of_matched_text ]) in insn 1173:
  Adding insn 711 to worklist
Processing use of (subreg (reg 445 [ D.6788 ]) 0) in insn 711:
  Adding insn 710 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 710:
  Adding insn 243 to worklist
  Adding insn 288 to worklist
  Adding insn 383 to worklist
  Adding insn 745 to worklist
Processing use of (reg 451 [ D.6790 ]) in insn 745:
  Adding insn 743 to worklist
Processing use of (reg 452 [ yytext ]) in insn 745:
  Adding insn 744 to worklist
Processing use of (reg 147 [ yy_amount_of_matched_text ]) in insn 743:
Processing use of (reg 88 [ yy_cp ]) in insn 243:
  Adding insn 17 to worklist
  Adding insn 374 to worklist
  Adding insn 818 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 818:
Processing use of (reg 318 [ D.6783 ]) in insn 17:
  Adding insn 74 to worklist
  Adding insn 132 to worklist
  Adding insn 160 to worklist
Processing use of (reg 103 [ D.6782 ]) in insn 132:
  Adding insn 108 to worklist
  Adding insn 127 to worklist
Processing use of (reg 102 [ D.6780 ]) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 356 [ D.6781 ]) in insn 126:
  Adding insn 124 to worklist
Processing use of (reg 358 [ yy_buffer_stack ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 357 [ yy_buffer_stack_top ]) in insn 124:
  Adding insn 123 to worklist
Processing use of (reg 102 [ D.6780 ]) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 99 [ D.6780 ]) in insn 107:
  Adding insn 101 to worklist
Processing use of (reg 351 [ D.6781 ]) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 352 [ yy_buffer_stack_top ]) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 505 [ *_955 ]) in insn 1120:
  Adding insn 1119 to worklist
Processing use of (reg 347 [ D.6780 ]) in insn 1119:
Processing use of (reg 7 sp) in insn 1176:
Processing use of (reg 306 [ D.6783 ]) in insn 1161:
  Adding insn 32 to worklist
Processing use of (reg 213 [ source ]) in insn 32:
Processing use of (reg 17 flags) in insn 1137:
  Adding insn 1136 to worklist
Processing use of (reg 308 [ ret_val ]) in insn 1136:
  Adding insn 30 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
Processing use of (reg 287 [ D.6795 ]) in insn 1114:
Processing use of (reg 289 [ D.6781 ]) in insn 1115:
Processing use of (reg 299 [ D.6783 ]) in insn 1115:
  Adding insn 1102 to worklist
  Adding insn 1111 to worklist
Processing use of (reg 280 [ D.6782 ]) in insn 1111:
  Adding insn 1048 to worklist
  Adding insn 1065 to worklist
  Adding insn 1075 to worklist
Processing use of (reg 347 [ D.6780 ]) in insn 1075:
Processing use of (reg 347 [ D.6780 ]) in insn 1065:
Processing use of (reg 347 [ D.6780 ]) in insn 1048:
Processing use of (reg 502 [ *_955 ]) in insn 1102:
  Adding insn 1101 to worklist
Processing use of (reg 347 [ D.6780 ]) in insn 1101:
Processing use of (reg 289 [ D.6781 ]) in insn 1118:
Processing use of (reg 504 [ _462->yy_ch_buf ]) in insn 1118:
  Adding insn 1117 to worklist
Processing use of (reg 503 [ *_955 ]) in insn 1117:
  Adding insn 1116 to worklist
Processing use of (reg 347 [ D.6780 ]) in insn 1116:
Processing use of (reg 306 [ D.6783 ]) in insn 1121:
Processing use of (reg 17 flags) in insn 1135:
  Adding insn 1134 to worklist
Processing use of (reg 308 [ ret_val ]) in insn 1134:
Processing use of (reg 7 sp) in insn 1107:
Processing use of (reg 5 di) in insn 1107:
  Adding insn 1106 to worklist
Processing use of (reg 7 sp) in insn 1096:
Processing use of (reg 4 si) in insn 1096:
  Adding insn 1094 to worklist
Processing use of (reg 5 di) in insn 1096:
  Adding insn 1095 to worklist
Processing use of (reg 501 [ _957->yy_ch_buf ]) in insn 1095:
  Adding insn 1093 to worklist
Processing use of (reg 280 [ D.6782 ]) in insn 1093:
Processing use of (reg 500 [ D.6781 ]) in insn 1094:
  Adding insn 1092 to worklist
Processing use of (reg 499 [ D.6795 ]) in insn 1092:
  Adding insn 1091 to worklist
Processing use of (reg 287 [ D.6795 ]) in insn 1091:
Processing use of (reg 498 [ D.6777 ]) in insn 1091:
  Adding insn 1090 to worklist
Processing use of (reg 275 [ D.6777 ]) in insn 1090:
Processing use of (reg 280 [ D.6782 ]) in insn 1100:
Processing use of (reg 297 [ D.6793 ]) in insn 1100:
  Adding insn 1097 to worklist
Processing use of (reg 0 ax) in insn 1097:
Processing use of (reg 17 flags) in insn 1104:
  Adding insn 1103 to worklist
Processing use of (reg 299 [ D.6783 ]) in insn 1103:
Processing use of (reg 17 flags) in insn 1085:
  Adding insn 1084 to worklist
Processing use of (reg 280 [ D.6782 ]) in insn 1084:
Processing use of (reg 289 [ D.6781 ]) in insn 1084:
Processing use of (reg 280 [ D.6782 ]) in insn 1076:
Processing use of (reg 7 sp) in insn 1059:
Processing use of (reg 5 di) in insn 1059:
  Adding insn 1058 to worklist
Processing use of (reg 17 flags) in insn 1055:
  Adding insn 1054 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 1054:
Processing use of (reg 275 [ D.6777 ]) in insn 1049:
Processing use of (reg 280 [ D.6782 ]) in insn 1049:
Processing use of (reg 17 flags) in insn 1051:
  Adding insn 1050 to worklist
Processing use of (reg 275 [ D.6777 ]) in insn 1050:
Processing use of (reg 270 [ D.6794 ]) in insn 1037:
Processing use of (reg 7 sp) in insn 1039:
Processing use of (reg 5 di) in insn 1039:
  Adding insn 1038 to worklist
Processing use of (reg 7 sp) in insn 1028:
Processing use of (reg 5 di) in insn 1028:
  Adding insn 1027 to worklist
Processing use of (reg 17 flags) in insn 1031:
  Adding insn 1030 to worklist
Processing use of (reg 277 [ D.6777 ]) in insn 1030:
  Adding insn 1029 to worklist
Processing use of (reg 0 ax) in insn 1029:
Processing use of (reg 7 sp) in insn 1016:
Processing use of (reg 1 dx) in insn 1016:
  Adding insn 1013 to worklist
Processing use of (reg 2 cx) in insn 1016:
  Adding insn 1012 to worklist
Processing use of (reg 4 si) in insn 1016:
  Adding insn 1014 to worklist
Processing use of (reg 5 di) in insn 1016:
  Adding insn 1015 to worklist
Processing use of (reg 488 [ D.6783 ]) in insn 1015:
  Adding insn 1011 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 1011:
Processing use of (reg 489 [ _971->yy_ch_buf ]) in insn 1011:
  Adding insn 1010 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 1010:
  Adding insn 1042 to worklist
Processing use of (reg 490 [ yy_buffer_stack_top ]) in insn 1042:
  Adding insn 1040 to worklist
Processing use of (reg 491 [ yy_buffer_stack ]) in insn 1042:
  Adding insn 1041 to worklist
Processing use of (reg 309 [ num_to_read ]) in insn 1013:
Processing use of (subreg (reg 274 [ D.6781 ]) 0) in insn 1023:
Processing use of (reg 17 flags) in insn 1025:
  Adding insn 1024 to worklist
Processing use of (subreg (reg 274 [ D.6781 ]) 0) in insn 1024:
Processing use of (reg 270 [ D.6794 ]) in insn 1004:
Processing use of (subreg (reg 212 [ n ]) 0) in insn 997:
Processing use of (reg 7 sp) in insn 993:
Processing use of (reg 5 di) in insn 993:
  Adding insn 992 to worklist
Processing use of (reg 17 flags) in insn 987:
  Adding insn 986 to worklist
Processing use of (reg 251 [ c ]) in insn 986:
Processing use of (reg 7 sp) in insn 980:
Processing use of (reg 5 di) in insn 980:
  Adding insn 979 to worklist
Processing use of (reg 17 flags) in insn 984:
  Adding insn 983 to worklist
Processing use of (reg 251 [ c ]) in insn 983:
Processing use of (reg 17 flags) in insn 974:
  Adding insn 973 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 973:
Processing use of (reg 244 [ D.6783 ]) in insn 957:
  Adding insn 956 to worklist
Processing use of (reg 242 [ D.6793 ]) in insn 956:
  Adding insn 936 to worklist
Processing use of (reg 484 [ D.6790 ]) in insn 956:
  Adding insn 955 to worklist
Processing use of (subreg (reg 481 [ D.6788 ]) 0) in insn 955:
  Adding insn 908 to worklist
Processing use of (reg 232 [ D.6783 ]) in insn 908:
  Adding insn 907 to worklist
Processing use of (reg 244 [ D.6783 ]) in insn 908:
Processing use of (reg 245 [ D.6782 ]) in insn 907:
Processing use of (reg 0 ax) in insn 936:
Processing use of (reg 17 flags) in insn 966:
  Adding insn 965 to worklist
Processing use of (reg 230 [ num_to_read ]) in insn 965:
Processing use of (reg 7 sp) in insn 951:
Processing use of (reg 5 di) in insn 951:
  Adding insn 950 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 947:
Processing use of (reg 7 sp) in insn 935:
Processing use of (reg 4 si) in insn 935:
  Adding insn 933 to worklist
Processing use of (reg 5 di) in insn 935:
  Adding insn 934 to worklist
Processing use of (reg 232 [ D.6783 ]) in insn 934:
Processing use of (reg 483 [ D.6781 ]) in insn 933:
  Adding insn 932 to worklist
Processing use of (reg 240 [ D.6781 ]) in insn 932:
  Adding insn 921 to worklist
  Adding insn 26 to worklist
Processing use of (reg 238 [ new_size ]) in insn 26:
  Adding insn 915 to worklist
Processing use of (reg 237 [ D.6781 ]) in insn 915:
  Adding insn 914 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 914:
Processing use of (reg 237 [ D.6781 ]) in insn 921:
Processing use of (reg 482 [ D.6781 ]) in insn 921:
  Adding insn 920 to worklist
Processing use of (reg 237 [ D.6781 ]) in insn 920:
Processing use of (reg 242 [ D.6793 ]) in insn 939:
Processing use of (reg 245 [ D.6782 ]) in insn 939:
Processing use of (reg 17 flags) in insn 941:
  Adding insn 940 to worklist
Processing use of (reg 242 [ D.6793 ]) in insn 940:
Processing use of (reg 238 [ new_size ]) in insn 927:
Processing use of (reg 245 [ D.6782 ]) in insn 927:
Processing use of (reg 240 [ D.6781 ]) in insn 922:
Processing use of (reg 245 [ D.6782 ]) in insn 922:
Processing use of (reg 17 flags) in insn 918:
  Adding insn 917 to worklist
Processing use of (reg 238 [ new_size ]) in insn 917:
Processing use of (reg 17 flags) in insn 912:
  Adding insn 911 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 911:
Processing use of (reg 17 flags) in insn 897:
  Adding insn 896 to worklist
Processing use of (reg 230 [ num_to_read ]) in insn 896:
Processing use of (reg 245 [ D.6782 ]) in insn 886:
Processing use of (reg 17 flags) in insn 883:
  Adding insn 882 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 882:
Processing use of (reg 156 [ dest ]) in insn 869:
Processing use of (reg 226 [ D.6789 ]) in insn 869:
  Adding insn 868 to worklist
Processing use of (reg 227 [ i ]) in insn 869:
  Adding insn 25 to worklist
  Adding insn 870 to worklist
Processing use of (reg 227 [ i ]) in insn 870:
Processing use of (reg 213 [ source ]) in insn 868:
Processing use of (reg 227 [ i ]) in insn 868:
Processing use of (reg 17 flags) in insn 877:
  Adding insn 876 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 876:
Processing use of (reg 227 [ i ]) in insn 876:
Processing use of (reg 17 flags) in insn 859:
  Adding insn 858 to worklist
Processing use of (reg 224 [ number_to_move ]) in insn 858:
Processing use of (reg 17 flags) in insn 845:
  Adding insn 844 to worklist
Processing use of (reg 477 [ D.6788 ]) in insn 844:
  Adding insn 843 to worklist
Processing use of (reg 213 [ source ]) in insn 843:
Processing use of (reg 244 [ D.6783 ]) in insn 843:
Processing use of (reg 17 flags) in insn 841:
  Adding insn 840 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 840:
Processing use of (reg 7 sp) in insn 836:
Processing use of (reg 5 di) in insn 836:
  Adding insn 835 to worklist
Processing use of (reg 17 flags) in insn 833:
  Adding insn 832 to worklist
Processing use of (reg 244 [ D.6783 ]) in insn 832:
Processing use of (reg 476 [ D.6783 ]) in insn 832:
  Adding insn 831 to worklist
Processing use of (reg 156 [ dest ]) in insn 831:
Processing use of (reg 475 [ D.6790 ]) in insn 831:
  Adding insn 830 to worklist
Processing use of (reg 157 [ D.6790 ]) in insn 830:
Processing use of (reg 88 [ yy_cp ]) in insn 819:
Processing use of (reg 17 flags) in insn 816:
  Adding insn 815 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 815:
  Adding insn 803 to worklist
Processing use of (reg 474 [ D.6785 ]) in insn 803:
  Adding insn 802 to worklist
Processing use of (reg 473 [ D.6785 ]) in insn 802:
  Adding insn 801 to worklist
Processing use of (reg 542 [ D.6785 ]) in insn 801:
  Adding insn 791 to worklist
  Adding insn 769 to worklist
Processing use of (reg 187 [ D.6787 ]) in insn 769:
  Adding insn 767 to worklist
Processing use of (reg 543 [ yy_current_state ]) in insn 767:
  Adding insn 754 to worklist
Processing use of (reg 193 [ yy_current_state ]) in insn 754:
  Adding insn 748 to worklist
Processing use of (reg 0 ax) in insn 748:
Processing use of (reg 187 [ D.6787 ]) in insn 791:
  Adding insn 788 to worklist
Processing use of (reg 543 [ yy_current_state ]) in insn 788:
  Adding insn 787 to worklist
Processing use of (reg 193 [ yy_current_state ]) in insn 787:
  Adding insn 782 to worklist
Processing use of (reg 192 [ D.6786 ]) in insn 782:
  Adding insn 781 to worklist
Processing use of (reg 543 [ yy_current_state ]) in insn 781:
Processing use of (reg 17 flags) in insn 808:
  Adding insn 807 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 807:
Processing use of (reg 17 flags) in insn 796:
  Adding insn 795 to worklist
Processing use of (reg 193 [ yy_current_state ]) in insn 795:
Processing use of (reg 470 [ D.6777 ]) in insn 795:
  Adding insn 794 to worklist
Processing use of (reg 469 [ D.6777 ]) in insn 794:
  Adding insn 793 to worklist
Processing use of (reg 468 [ D.6777 ]) in insn 793:
  Adding insn 792 to worklist
Processing use of (reg 542 [ D.6785 ]) in insn 792:
Processing use of (reg 17 flags) in insn 774:
  Adding insn 773 to worklist
Processing use of (reg 193 [ yy_current_state ]) in insn 773:
Processing use of (reg 461 [ D.6777 ]) in insn 773:
  Adding insn 772 to worklist
Processing use of (reg 460 [ D.6777 ]) in insn 772:
  Adding insn 771 to worklist
Processing use of (reg 459 [ D.6777 ]) in insn 771:
  Adding insn 770 to worklist
Processing use of (reg 542 [ D.6785 ]) in insn 770:
Processing use of (reg 193 [ yy_current_state ]) in insn 759:
Processing use of (reg 88 [ yy_cp ]) in insn 760:
Processing use of (reg 88 [ yy_cp ]) in insn 746:
Processing use of (reg 7 sp) in insn 747:
Processing use of (reg 17 flags) in insn 757:
  Adding insn 756 to worklist
Processing use of (reg 186 [ D.6786 ]) in insn 756:
  Adding insn 755 to worklist
Processing use of (reg 543 [ yy_current_state ]) in insn 755:
Processing use of (reg 17 flags) in insn 741:
  Adding insn 740 to worklist
Processing use of (reg 158 [ D.6783 ]) in insn 740:
Processing use of (reg 244 [ D.6783 ]) in insn 740:
Processing use of (reg 154 [ D.6777 ]) in insn 729:
Processing use of (reg 245 [ D.6782 ]) in insn 731:
Processing use of (reg 450 [ yyin ]) in insn 731:
  Adding insn 730 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 733:
Processing use of (reg 88 [ yy_cp ]) in insn 714:
Processing use of (reg 446 [ yy_hold_char ]) in insn 714:
  Adding insn 713 to worklist
Processing use of (reg 17 flags) in insn 721:
  Adding insn 720 to worklist
Processing use of (reg 245 [ D.6782 ]) in insn 720:
Processing use of (reg 7 sp) in insn 697:
Processing use of (reg 1 dx) in insn 697:
  Adding insn 694 to worklist
Processing use of (reg 2 cx) in insn 697:
  Adding insn 693 to worklist
Processing use of (reg 4 si) in insn 697:
  Adding insn 695 to worklist
Processing use of (reg 5 di) in insn 697:
  Adding insn 696 to worklist
Processing use of (reg 7 sp) in insn 681:
Processing use of (reg 5 di) in insn 681:
  Adding insn 680 to worklist
Processing use of (reg 7 sp) in insn 578:
Processing use of (reg 4 si) in insn 578:
  Adding insn 576 to worklist
Processing use of (reg 5 di) in insn 578:
  Adding insn 577 to worklist
Processing use of (reg 433) in insn 577:
  Adding insn 566 to worklist
Processing use of (reg 0 ax) in insn 566:
Processing use of (reg 434 [ D.6791 ]) in insn 576:
  Adding insn 575 to worklist
Processing use of (reg 435 [ yytext ]) in insn 575:
  Adding insn 574 to worklist
Processing use of (reg 176 [ D.6781 ]) in insn 581:
  Adding insn 562 to worklist
Processing use of (reg 433) in insn 581:
Processing use of (reg 7 sp) in insn 565:
Processing use of (reg 5 di) in insn 565:
  Adding insn 564 to worklist
Processing use of (reg 432 [ D.6781 ]) in insn 564:
  Adding insn 563 to worklist
Processing use of (reg 176 [ D.6781 ]) in insn 563:
Processing use of (reg 433) in insn 568:
Processing use of (reg 17 flags) in insn 570:
  Adding insn 569 to worklist
Processing use of (reg 433) in insn 569:
Processing use of (reg 7 sp) in insn 557:
Processing use of (reg 0 ax) in insn 557:
  Adding insn 556 to worklist
Processing use of (reg 1 dx) in insn 557:
  Adding insn 553 to worklist
Processing use of (reg 4 si) in insn 557:
  Adding insn 554 to worklist
Processing use of (reg 5 di) in insn 557:
  Adding insn 555 to worklist
Processing use of (reg 7 sp) in insn 544:
Processing use of (reg 0 ax) in insn 544:
  Adding insn 543 to worklist
Processing use of (reg 1 dx) in insn 544:
  Adding insn 540 to worklist
Processing use of (reg 4 si) in insn 544:
  Adding insn 541 to worklist
Processing use of (reg 5 di) in insn 544:
  Adding insn 542 to worklist
Processing use of (reg 428 [ D.6791 ]) in insn 542:
  Adding insn 539 to worklist
Processing use of (reg 429 [ yytext ]) in insn 539:
  Adding insn 538 to worklist
Processing use of (reg 427) in insn 540:
  Adding insn 537 to worklist
Processing use of (reg 20 frame) in insn 537:
Processing use of (reg 431 [ c ]) in insn 547:
  Adding insn 546 to worklist
Processing use of (reg 20 frame) in insn 546:
Processing use of (reg 17 flags) in insn 531:
  Adding insn 530 to worklist
Processing use of (reg 204 [ D.6785 ]) in insn 530:
  Adding insn 526 to worklist
Processing use of (reg 7 sp) in insn 524:
Processing use of (reg 0 ax) in insn 524:
  Adding insn 523 to worklist
Processing use of (reg 1 dx) in insn 524:
  Adding insn 520 to worklist
Processing use of (reg 4 si) in insn 524:
  Adding insn 521 to worklist
Processing use of (reg 5 di) in insn 524:
  Adding insn 522 to worklist
Processing use of (reg 17 flags) in insn 528:
  Adding insn 527 to worklist
Processing use of (reg 204 [ D.6785 ]) in insn 527:
Processing use of (reg 17 flags) in insn 514:
  Adding insn 513 to worklist
Processing use of (reg 203 [ D.6785 ]) in insn 513:
  Adding insn 507 to worklist
Processing use of (reg 7 sp) in insn 505:
Processing use of (reg 0 ax) in insn 505:
  Adding insn 504 to worklist
Processing use of (reg 1 dx) in insn 505:
  Adding insn 501 to worklist
Processing use of (reg 4 si) in insn 505:
  Adding insn 502 to worklist
Processing use of (reg 5 di) in insn 505:
  Adding insn 503 to worklist
Processing use of (reg 17 flags) in insn 510:
  Adding insn 509 to worklist
Processing use of (reg 203 [ D.6785 ]) in insn 509:
Processing use of (reg 17 flags) in insn 491:
  Adding insn 490 to worklist
Processing use of (reg 202 [ D.6785 ]) in insn 490:
  Adding insn 482 to worklist
Processing use of (reg 7 sp) in insn 480:
Processing use of (reg 0 ax) in insn 480:
  Adding insn 479 to worklist
Processing use of (reg 1 dx) in insn 480:
  Adding insn 476 to worklist
Processing use of (reg 4 si) in insn 480:
  Adding insn 477 to worklist
Processing use of (reg 5 di) in insn 480:
  Adding insn 478 to worklist
Processing use of (reg 17 flags) in insn 484:
  Adding insn 483 to worklist
Processing use of (reg 202 [ D.6785 ]) in insn 483:
Processing use of (reg 7 sp) in insn 462:
Processing use of (reg 4 si) in insn 462:
  Adding insn 460 to worklist
Processing use of (reg 5 di) in insn 462:
  Adding insn 461 to worklist
Processing use of (reg 198 [ D.6792 ]) in insn 464:
Processing use of (reg 423) in insn 467:
  Adding insn 466 to worklist
Processing use of (reg 200 [ D.6777 ]) in insn 466:
  Adding insn 465 to worklist
Processing use of (reg 198 [ D.6792 ]) in insn 468:
Processing use of (reg 200 [ D.6777 ]) in insn 468:
Processing use of (reg 7 sp) in insn 454:
Processing use of (reg 5 di) in insn 454:
  Adding insn 453 to worklist
Processing use of (reg 198 [ D.6792 ]) in insn 456:
Processing use of (reg 17 flags) in insn 458:
  Adding insn 457 to worklist
Processing use of (reg 198 [ D.6792 ]) in insn 457:
Processing use of (reg 17 flags) in insn 446:
  Adding insn 445 to worklist
Processing use of (reg 168 [ D.6780 ]) in insn 445:
  Adding insn 440 to worklist
Processing use of (reg 422 [ yy_buffer_stack_top ]) in insn 445:
  Adding insn 444 to worklist
Processing use of (reg 7 sp) in insn 439:
Processing use of (reg 17 flags) in insn 442:
  Adding insn 441 to worklist
Processing use of (reg 168 [ D.6780 ]) in insn 441:
Processing use of (reg 7 sp) in insn 425:
Processing use of (reg 4 si) in insn 425:
  Adding insn 423 to worklist
Processing use of (reg 5 di) in insn 425:
  Adding insn 424 to worklist
Processing use of (reg 136 [ D.6778 ]) in insn 427:
  Adding insn 426 to worklist
Processing use of (reg 0 ax) in insn 426:
Processing use of (reg 7 sp) in insn 430:
Processing use of (reg 4 si) in insn 430:
  Adding insn 428 to worklist
Processing use of (reg 5 di) in insn 430:
  Adding insn 429 to worklist
Processing use of (reg 136 [ D.6778 ]) in insn 429:
Processing use of (reg 7 sp) in insn 433:
Processing use of (reg 5 di) in insn 433:
  Adding insn 432 to worklist
Processing use of (reg 137 [ D.6782 ]) in insn 432:
  Adding insn 431 to worklist
Processing use of (reg 0 ax) in insn 431:
Processing use of (reg 88 [ yy_cp ]) in insn 382:
Processing use of (reg 414 [ yy_hold_char ]) in insn 382:
  Adding insn 381 to worklist
Processing use of (reg 409) in insn 355:
  Adding insn 354 to worklist
Processing use of (reg 407 [ yy_act ]) in insn 354:
  Adding insn 352 to worklist
Processing use of (reg 90 [ yy_act ]) in insn 352:
  Adding insn 283 to worklist
  Adding insn 1167 to worklist
  Adding insn 294 to worklist
Processing use of (reg 401 [ yy_last_accepting_state ]) in insn 294:
  Adding insn 293 to worklist
Processing use of (reg 402 [ yy_last_accepting_state ]) in insn 293:
  Adding insn 292 to worklist
Processing use of (reg 513 [ D.6777 ]) in insn 1167:
  Adding insn 1166 to worklist
Processing use of (reg 512) in insn 1166:
  Adding insn 1165 to worklist
Processing use of (reg 508 [ D.6777 ]) in insn 1165:
  Adding insn 1163 to worklist
Processing use of (reg 511) in insn 1165:
  Adding insn 1164 to worklist
Processing use of (reg 508 [ D.6777 ]) in insn 1164:
Processing use of (reg 509 [ yy_start ]) in insn 1163:
  Adding insn 1162 to worklist
Processing use of (reg 186 [ D.6786 ]) in insn 283:
  Adding insn 389 to worklist
  Adding insn 1215 to worklist
  Adding insn 274 to worklist
Processing use of (reg 538 [ yy_current_state ]) in insn 274:
  Adding insn 246 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 246:
  Adding insn 241 to worklist
Processing use of (reg 393 [ D.6785 ]) in insn 241:
  Adding insn 240 to worklist
Processing use of (reg 382 [ D.6777 ]) in insn 240:
  Adding insn 212 to worklist
Processing use of (reg 380 [ D.6777 ]) in insn 212:
  Adding insn 210 to worklist
Processing use of (reg 539 [ D.6777 ]) in insn 212:
  Adding insn 1389 to worklist
  Adding insn 1390 to worklist
Processing use of (reg 91 [ yy_c ]) in insn 1390:
  Adding insn 230 to worklist
Processing use of (reg 388 [ D.6785 ]) in insn 230:
  Adding insn 229 to worklist
Processing use of (reg 539 [ D.6777 ]) in insn 229:
Processing use of (reg 91 [ yy_c ]) in insn 1389:
  Adding insn 192 to worklist
Processing use of (reg 376 [ D.6785 ]) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 375 [ D.6785 ]) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 320 [ D.6789 ]) in insn 190:
  Adding insn 75 to worklist
  Adding insn 138 to worklist
  Adding insn 161 to worklist
  Adding insn 174 to worklist
  Adding insn 251 to worklist
  Adding insn 366 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 251:
Processing use of (reg 88 [ yy_cp ]) in insn 174:
Processing use of (reg 318 [ D.6783 ]) in insn 138:
Processing use of (reg 321 [ D.6787 ]) in insn 210:
  Adding insn 4 to worklist
  Adding insn 7 to worklist
  Adding insn 10 to worklist
  Adding insn 13 to worklist
  Adding insn 148 to worklist
  Adding insn 158 to worklist
  Adding insn 180 to worklist
  Adding insn 204 to worklist
  Adding insn 373 to worklist
  Adding insn 408 to worklist
  Adding insn 688 to worklist
  Adding insn 704 to worklist
  Adding insn 247 to worklist
Processing use of (reg 538 [ yy_current_state ]) in insn 247:
Processing use of (reg 442 [ D.6777 ]) in insn 704:
  Adding insn 700 to worklist
Processing use of (reg 341 [ D.6777 ]) in insn 700:
  Adding insn 698 to worklist
Processing use of (reg 438 [ D.6777 ]) in insn 688:
  Adding insn 684 to worklist
Processing use of (reg 341 [ D.6777 ]) in insn 684:
  Adding insn 682 to worklist
Processing use of (reg 419 [ D.6777 ]) in insn 408:
  Adding insn 404 to worklist
Processing use of (reg 341 [ D.6777 ]) in insn 404:
  Adding insn 402 to worklist
Processing use of (reg 411 [ D.6777 ]) in insn 373:
  Adding insn 369 to worklist
Processing use of (reg 342 [ D.6777 ]) in insn 369:
  Adding insn 367 to worklist
Processing use of (reg 378 [ yy_current_state ]) in insn 204:
  Adding insn 203 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 203:
  Adding insn 221 to worklist
Processing use of (reg 118 [ D.6786 ]) in insn 221:
  Adding insn 220 to worklist
Processing use of (reg 386 [ yy_current_state ]) in insn 220:
  Adding insn 219 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 219:
  Adding insn 16 to worklist
  Adding insn 375 to worklist
  Adding insn 1177 to worklist
Processing use of (reg 0 ax) in insn 1177:
Processing use of (reg 342 [ D.6777 ]) in insn 375:
Processing use of (reg 341 [ D.6777 ]) in insn 16:
  Adding insn 142 to worklist
  Adding insn 152 to worklist
  Adding insn 6 to worklist
  Adding insn 9 to worklist
  Adding insn 12 to worklist
  Adding insn 15 to worklist
Processing use of (reg 371 [ yy_current_state ]) in insn 180:
  Adding insn 176 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 176:
Processing use of (reg 367 [ D.6777 ]) in insn 158:
  Adding insn 154 to worklist
Processing use of (reg 341 [ D.6777 ]) in insn 154:
Processing use of (reg 363 [ D.6777 ]) in insn 148:
  Adding insn 144 to worklist
Processing use of (reg 341 [ D.6777 ]) in insn 144:
Processing use of (reg 516 [ yy_current_state ]) in insn 1215:
  Adding insn 1214 to worklist
Processing use of (reg 160 [ yy_current_state ]) in insn 1214:
  Adding insn 1208 to worklist
Processing use of (reg 0 ax) in insn 1208:
Processing use of (reg 416 [ yy_last_accepting_state ]) in insn 389:
  Adding insn 388 to worklist
Processing use of (reg 417 [ yy_last_accepting_state ]) in insn 388:
  Adding insn 387 to worklist
Processing use of (reg 17 flags) in insn 351:
  Adding insn 350 to worklist
Processing use of (reg 90 [ yy_act ]) in insn 350:
Processing use of (reg 17 flags) in insn 342:
  Adding insn 341 to worklist
Processing use of (reg 311 [ ivtmp.210 ]) in insn 341:
  Adding insn 340 to worklist
Processing use of (reg 327 [ D.6796 ]) in insn 341:
  Adding insn 328 to worklist
Processing use of (reg 307 [ D.6781 ]) in insn 328:
  Adding insn 317 to worklist
Processing use of (reg 311 [ ivtmp.210 ]) in insn 328:
  Adding insn 326 to worklist
Processing use of (reg 311 [ ivtmp.210 ]) in insn 340:
Processing use of (reg 17 flags) in insn 332:
  Adding insn 331 to worklist
Processing use of (reg 311 [ ivtmp.210 ]) in insn 331:
Processing use of (reg 17 flags) in insn 319:
  Adding insn 318 to worklist
Processing use of (reg 307 [ D.6781 ]) in insn 318:
Processing use of (reg 17 flags) in insn 314:
  Adding insn 313 to worklist
Processing use of (reg 406 [ yy_act ]) in insn 313:
  Adding insn 312 to worklist
Processing use of (reg 90 [ yy_act ]) in insn 312:
Processing use of (reg 89 [ yy_cp ]) in insn 300:
  Adding insn 18 to worklist
  Adding insn 813 to worklist
  Adding insn 1180 to worklist
  Adding insn 1211 to worklist
  Adding insn 1235 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 18:
Processing use of (reg 403) in insn 303:
  Adding insn 302 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 302:
Processing use of (reg 89 [ yy_cp ]) in insn 302:
Processing use of (reg 404 [ *yy_cp_6 ]) in insn 305:
  Adding insn 304 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 304:
Processing use of (reg 88 [ yy_cp ]) in insn 306:
Processing use of (reg 88 [ yy_cp ]) in insn 307:
Processing use of (reg 17 flags) in insn 309:
  Adding insn 308 to worklist
Processing use of (reg 90 [ yy_act ]) in insn 308:
Processing use of (reg 17 flags) in insn 286:
  Adding insn 285 to worklist
Processing use of (reg 90 [ yy_act ]) in insn 285:
Processing use of (reg 314 [ yy_last_accepting_state_lsm.193 ]) in insn 269:
  Adding insn 1434 to worklist
Processing use of (reg 17 flags) in insn 1434:
  Adding insn 1433 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 1434:
Processing use of (reg 314 [ yy_last_accepting_state_lsm.193 ]) in insn 1434:
  Adding insn 183 to worklist
Processing use of (reg 343 [ D.6786 ]) in insn 1433:
  Adding insn 5 to worklist
  Adding insn 8 to worklist
  Adding insn 11 to worklist
  Adding insn 14 to worklist
  Adding insn 145 to worklist
  Adding insn 155 to worklist
  Adding insn 177 to worklist
  Adding insn 370 to worklist
  Adding insn 405 to worklist
  Adding insn 685 to worklist
  Adding insn 701 to worklist
  Adding insn 254 to worklist
Processing use of (reg 538 [ yy_current_state ]) in insn 254:
Processing use of (reg 442 [ D.6777 ]) in insn 701:
Processing use of (reg 438 [ D.6777 ]) in insn 685:
Processing use of (reg 419 [ D.6777 ]) in insn 405:
Processing use of (reg 411 [ D.6777 ]) in insn 370:
Processing use of (reg 371 [ yy_current_state ]) in insn 177:
Processing use of (reg 367 [ D.6777 ]) in insn 155:
Processing use of (reg 363 [ D.6777 ]) in insn 145:
Processing use of (reg 17 flags) in insn 267:
  Adding insn 266 to worklist
Processing use of (reg 313 [ yy_last_accepting_state_lsm.194 ]) in insn 266:
  Adding insn 1439 to worklist
Processing use of (reg 17 flags) in insn 1439:
  Adding insn 1437 to worklist
Processing use of (reg 313 [ yy_last_accepting_state_lsm.194 ]) in insn 1439:
  Adding insn 19 to worklist
Processing use of (reg 564) in insn 1439:
  Adding insn 1438 to worklist
Processing use of (reg 343 [ D.6786 ]) in insn 1437:
Processing use of (reg 316 [ yy_last_accepting_cpos_lsm.191 ]) in insn 263:
  Adding insn 1436 to worklist
Processing use of (reg 17 flags) in insn 1436:
  Adding insn 1435 to worklist
Processing use of (reg 88 [ yy_cp ]) in insn 1436:
Processing use of (reg 316 [ yy_last_accepting_cpos_lsm.191 ]) in insn 1436:
  Adding insn 184 to worklist
Processing use of (reg 343 [ D.6786 ]) in insn 1435:
Processing use of (reg 17 flags) in insn 261:
  Adding insn 260 to worklist
Processing use of (reg 315 [ yy_last_accepting_cpos_lsm.192 ]) in insn 260:
  Adding insn 1442 to worklist
Processing use of (reg 17 flags) in insn 1442:
  Adding insn 1440 to worklist
Processing use of (reg 315 [ yy_last_accepting_cpos_lsm.192 ]) in insn 1442:
  Adding insn 20 to worklist
Processing use of (reg 564) in insn 1442:
Processing use of (reg 343 [ D.6786 ]) in insn 1440:
Processing use of (reg 17 flags) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 321 [ D.6787 ]) in insn 248:
Processing use of (reg 17 flags) in insn 225:
  Adding insn 224 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 224:
Processing use of (reg 17 flags) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 87 [ yy_current_state ]) in insn 215:
Processing use of (reg 384 [ D.6777 ]) in insn 215:
  Adding insn 214 to worklist
Processing use of (reg 383 [ D.6777 ]) in insn 214:
  Adding insn 213 to worklist
Processing use of (reg 382 [ D.6777 ]) in insn 213:
Processing use of (reg 88 [ yy_cp ]) in insn 167:
Processing use of (reg 320 [ D.6789 ]) in insn 167:
Processing use of (reg 359 [ _1033->yy_n_chars ]) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 103 [ D.6782 ]) in insn 130:
Processing use of (reg 318 [ D.6783 ]) in insn 133:
Processing use of (reg 318 [ D.6783 ]) in insn 134:
Processing use of (reg 361 [ _249->yy_input_file ]) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 360 [ *_1031 ]) in insn 136:
  Adding insn 135 to worklist
Processing use of (reg 102 [ D.6780 ]) in insn 135:
Processing use of (reg 320 [ D.6789 ]) in insn 139:
Processing use of (reg 7 sp) in insn 113:
Processing use of (reg 7 sp) in insn 120:
Processing use of (reg 4 si) in insn 120:
  Adding insn 118 to worklist
Processing use of (reg 5 di) in insn 120:
  Adding insn 119 to worklist
Processing use of (reg 107 [ D.6780 ]) in insn 122:
  Adding insn 117 to worklist
Processing use of (reg 109 [ D.6782 ]) in insn 122:
  Adding insn 121 to worklist
Processing use of (reg 0 ax) in insn 121:
Processing use of (reg 353 [ D.6781 ]) in insn 117:
  Adding insn 115 to worklist
Processing use of (reg 355 [ yy_buffer_stack ]) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 354 [ yy_buffer_stack_top ]) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 17 flags) in insn 110:
  Adding insn 109 to worklist
Processing use of (reg 103 [ D.6782 ]) in insn 109:
Processing use of (reg 17 flags) in insn 103:
  Adding insn 102 to worklist
Processing use of (reg 99 [ D.6780 ]) in insn 102:
Processing use of (reg 350 [ stdout ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 17 flags) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 349 [ stdin ]) in insn 91:
  Adding insn 90 to worklist
Processing use of (reg 17 flags) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 17 flags) in insn 82:
  Adding insn 81 to worklist
Processing use of (reg 20 frame) in insn 3:
Processing use of (reg 17 flags) in insn 72:
  Adding insn 71 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


int yylex()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,165u} r7={1d,200u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,164u} r17={175d,66u,3e} r18={35d} r19={35d} r20={1d,169u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={35d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u,1e} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u,1e} r314={2d,2u} r315={2d,2u,1e} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,4u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r562={1d,1u} r564={1d,2u} 
;;    total ref usage 4331{3004d,1308u,19e} in 801{766 regular + 35 call} insns.
;; basic block 2, loop depth 0, count 0, freq 63, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	 17 [flags]
(note 69 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 69 3 2 NOTE_INSN_FUNCTION_BEG)
(insn 3 2 71 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [1 D.6797+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:787 986 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 71 3 72 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:792 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 72 71 73 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) lex.yy.c:792 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 318 320
;; live  kill	
(note 73 72 74 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 3 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 75 74 78 3 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

;; basic block 4, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 78 75 79 4 116 "" [1 uses])
(note 79 78 80 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 4 (set (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:794 90 {*movsi_internal}
     (nil))
(insn 81 80 82 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:800 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 82 81 83 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) lex.yy.c:800 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 85)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 83 82 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 5 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:801 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 85 84 86 6 118 "" [1 uses])
(note 86 85 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:803 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 88 87 89 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) lex.yy.c:803 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 92)
;;  succ:       7 [15.0%]  (FALLTHRU)
;;              8 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [15.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 349
;; live  kill	
(note 89 88 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 7 (set (reg/f:DI 349 [ stdin ])
        (mem/f/c:DI (symbol_ref:DI ("stdin") [flags 0x40]  <var_decl 0x7f88bc3c9d80 stdin>) [1 stdin+0 S8 A64])) lex.yy.c:804 89 {*movdi_internal}
     (nil))
(insn 91 90 92 7 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 349 [ stdin ])) lex.yy.c:804 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 349 [ stdin ])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [85.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 92 91 93 8 119 "" [1 uses])
(note 93 92 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:806 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 95 94 96 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) lex.yy.c:806 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 99)
;;  succ:       9 [15.0%]  (FALLTHRU)
;;              10 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [15.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 350
;; live  kill	
(note 96 95 97 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 9 (set (reg/f:DI 350 [ stdout ])
        (mem/f/c:DI (symbol_ref:DI ("stdout") [flags 0x40]  <var_decl 0x7f88bc3c9e10 stdout>) [1 stdout+0 S8 A64])) lex.yy.c:807 89 {*movdi_internal}
     (nil))
(insn 98 97 99 9 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (reg/f:DI 350 [ stdout ])) lex.yy.c:807 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 350 [ stdout ])
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [85.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
(code_label 99 98 100 10 120 "" [1 uses])
(note 100 99 101 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 10 (set (reg/f:DI 99 [ D.6780 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 102 101 103 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 99 [ D.6780 ])
            (const_int 0 [0]))) lex.yy.c:809 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 103 102 104 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 111)
            (pc))) lex.yy.c:809 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 111)
;;  succ:       12 [6.7%] 
;;              11 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

;; basic block 11, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [93.3%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 102 103 351 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 102 103 351 352
;; live  kill	 17 [flags]
(note 104 103 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 11 (set (reg:DI 352 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 106 105 107 11 (parallel [
            (set (reg:DI 351 [ D.6781 ])
                (ashift:DI (reg:DI 352 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:809 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 352 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 107 106 108 11 (parallel [
            (set (reg/f:DI 102 [ D.6780 ])
                (plus:DI (reg/f:DI 99 [ D.6780 ])
                    (reg:DI 351 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:809 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 351 [ D.6781 ])
        (expr_list:REG_DEAD (reg/f:DI 99 [ D.6780 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 108 107 109 11 (set (reg/f:DI 103 [ D.6782 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_42+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 109 108 110 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 103 [ D.6782 ])
            (const_int 0 [0]))) lex.yy.c:809 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 110 109 111 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) lex.yy.c:809 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 128)
;;  succ:       12 [15.0%]  (FALLTHRU)
;;              13 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

;; basic block 12, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [15.0%]  (FALLTHRU)
;;              10 [6.7%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 107 109 353 354 355 356 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 102 103 107 109 353 354 355 356 357 358
;; live  kill	 17 [flags]
(code_label 111 110 112 12 121 "" [1 uses])
(note 112 111 113 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(call_insn 113 112 114 12 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:810 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 114 113 115 12 (set (reg:DI 354 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:811 89 {*movdi_internal}
     (nil))
(insn 115 114 116 12 (parallel [
            (set (reg:DI 353 [ D.6781 ])
                (ashift:DI (reg:DI 354 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:811 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 354 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 116 115 117 12 (set (reg/f:DI 355 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:811 89 {*movdi_internal}
     (nil))
(insn 117 116 118 12 (parallel [
            (set (reg/f:DI 107 [ D.6780 ])
                (plus:DI (reg:DI 353 [ D.6781 ])
                    (reg/f:DI 355 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:811 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 355 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 353 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 353 [ D.6781 ]))
                    (nil))))))
(insn 118 117 119 12 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) lex.yy.c:812 90 {*movsi_internal}
     (nil))
(insn 119 118 120 12 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:812 89 {*movdi_internal}
     (nil))
(call_insn 120 119 121 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:812 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 121 120 122 12 (set (reg/f:DI 109 [ D.6782 ])
        (reg:DI 0 ax)) lex.yy.c:812 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 122 121 123 12 (set (mem/f:DI (reg/f:DI 107 [ D.6780 ]) [1 *_48+0 S8 A64])
        (reg/f:DI 109 [ D.6782 ])) lex.yy.c:812 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 109 [ D.6782 ])
        (expr_list:REG_DEAD (reg/f:DI 107 [ D.6780 ])
            (nil))))
(insn 123 122 124 12 (set (reg:DI 357 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 124 123 125 12 (parallel [
            (set (reg:DI 356 [ D.6781 ])
                (ashift:DI (reg:DI 357 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 357 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 125 124 126 12 (set (reg/f:DI 358 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 126 125 127 12 (parallel [
            (set (reg/f:DI 102 [ D.6780 ])
                (plus:DI (reg:DI 356 [ D.6781 ])
                    (reg/f:DI 358 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 358 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 356 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 356 [ D.6781 ]))
                    (nil))))))
(insn 127 126 128 12 (set (reg/f:DI 103 [ D.6782 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_1030+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

;; basic block 13, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [85.0%] 
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 318 320 359 360 361
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  gen 	 318 320 359 360 361
;; live  kill	
(code_label 128 127 129 13 122 "" [1 uses])
(note 129 128 130 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 130 129 131 13 (set (reg:SI 359 [ _1033->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 103 [ D.6782 ])
                (const_int 32 [0x20])) [2 _1033->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 131 130 132 13 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 359 [ _1033->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 359 [ _1033->yy_n_chars ])
        (nil)))
(insn 132 131 133 13 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.6782 ])
                (const_int 16 [0x10])) [1 _1033->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6782 ])
        (nil)))
(insn 133 132 134 13 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 318 [ D.6783 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 134 133 135 13 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 318 [ D.6783 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 135 134 136 13 (set (reg/f:DI 360 [ *_1031 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_1031+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6780 ])
        (nil)))
(insn 136 135 137 13 (set (reg/f:DI 361 [ _249->yy_input_file ])
        (mem/f:DI (reg/f:DI 360 [ *_1031 ]) [1 _249->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 360 [ *_1031 ])
        (nil)))
(insn 137 136 138 13 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 361 [ _249->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 361 [ _249->yy_input_file ])
        (nil)))
(insn 138 137 139 13 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/f:DI 318 [ D.6783 ]) [0 *_248+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (nil))
(insn 139 138 140 13 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:1645 93 {*movqi_internal}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

;; basic block 14, loop depth 0, count 0, freq 64, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 363 564
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  gen 	 321 341 343 363 564
;; live  kill	
(code_label 140 139 141 14 117 "" [0 uses])
(note 141 140 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 144 14 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 144 142 145 14 (set (reg:DI 363 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 145 144 148 14 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 363 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 148 145 1438 14 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 363 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 363 [ D.6777 ])
        (nil)))
(insn 1438 148 151 14 (set (reg:QI 564)
        (const_int 1 [0x1])) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564

;; basic block 15, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [98.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 367
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343 367
;; live  kill	
(note 151 1438 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 154 15 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 154 152 155 15 (set (reg:DI 367 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 155 154 158 15 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 158 155 396 15 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 367 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 16, loop depth 0, count 0, freq 17, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       46 [100.0%]  (FALLTHRU)
;;              48 [100.0%]  (FALLTHRU)
;;              47 [100.0%]  (FALLTHRU)
;;              49 [100.0%]  (FALLTHRU)
;;              93 [100.0%]  (FALLTHRU)
;;              50 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              92 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u103(6){ }u104(7){ }u105(16){ }u106(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  gen 	 318 320
;; live  kill	
(code_label 396 158 159 16 188 "" [0 uses])
(note 159 396 160 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 16 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 161 160 162 16 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564

;; basic block 17, loop depth 0, count 0, freq 79, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u107(6){ }u108(7){ }u109(16){ }u110(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 341
;; lr  def 	 87 88 562
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343 564
;; live  gen 	 87 88 562
;; live  kill	
(code_label 162 161 163 17 123 "" [0 uses])
(note 163 162 16 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 16 163 17 17 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 341 [ D.6777 ])) mycc.l:56 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 341 [ D.6777 ])
        (nil)))
(insn 17 16 970 17 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 318 [ D.6783 ])) mycc.l:56 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 318 [ D.6783 ])
        (nil)))
(insn 970 17 376 17 (set (reg:DI 562)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564

;; basic block 18, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              44 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; live  gen 	 89
;; live  kill	
(code_label 376 970 164 18 186 "" [0 uses])
(note 164 376 165 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 18 (var_location:DI D#16 (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:827 -1
     (nil))
(debug_insn 166 165 167 18 (var_location:DI yy_cp (debug_expr:DI D#16)) lex.yy.c:827 -1
     (nil))
(insn 167 166 168 18 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_916+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
(debug_insn 168 167 169 18 (var_location:DI yy_bp (debug_expr:DI D#16)) lex.yy.c:835 -1
     (nil))
(debug_insn 169 168 170 18 (var_location:SI D#15 (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:837 -1
     (nil))
(debug_insn 170 169 18 18 (var_location:SI yy_current_state (debug_expr:SI D#15)) lex.yy.c:837 -1
     (nil))
(insn 18 170 822 18 (set (reg/v/f:DI 89 [ yy_cp ])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:830 89 {*movdi_internal}
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       149 [100.0%]  (FALLTHRU)
;;              104 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u120(6){ }u121(7){ }u122(16){ }u123(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 371
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  gen 	 320 321 343 371
;; live  kill	
(code_label 822 18 173 19 202 "" [0 uses])
(note 173 822 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 176 19 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_147+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 176 174 177 19 (set (reg:DI 371 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 177 176 180 19 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 180 177 181 19 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 371 [ yy_current_state ])
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564

;; basic block 20, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU,DFS_BACK)
;;              18 [100.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u128(6){ }u129(7){ }u130(16){ }u131(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 313 314 315 316
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 562 564
;; live  gen 	 313 314 315 316
;; live  kill	
(code_label 181 180 182 20 124 "" [0 uses])
(note 182 181 183 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 184 20 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 184 183 19 20 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 19 184 20 20 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
(insn 20 19 255 20 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              27 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u132(6){ }u133(7){ }u134(16){ }u135(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 343 564
;; lr  def 	 17 [flags] 91 313 314 315 316 375 376 539
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; live  gen 	 17 [flags] 91 313 314 315 316 375 376 539
;; live  kill	
(code_label 255 20 185 21 130 "" [0 uses])
(note 185 255 186 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 186 185 187 21 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
(debug_insn 187 186 188 21 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(debug_insn 188 187 190 21 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
(insn 190 188 191 21 (set (reg:SI 375 [ D.6785 ])
        (zero_extend:SI (reg:QI 320 [ D.6789 ]))) lex.yy.c:841 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 320 [ D.6789 ])
        (nil)))
(insn 191 190 1409 21 (set (reg:DI 376 [ D.6785 ])
        (zero_extend:DI (reg:SI 375 [ D.6785 ]))) lex.yy.c:841 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 375 [ D.6785 ])
        (nil)))
(debug_insn 1409 191 192 21 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
            (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) -1
     (nil))
(insn 192 1409 193 21 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:841 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 376 [ D.6785 ])
        (nil)))
(debug_insn 193 192 1433 21 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:841 -1
     (nil))
(insn 1433 193 1434 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
(insn 1434 1433 1435 21 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
            (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:844 953 {*movsicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 1435 1434 1436 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
(insn 1436 1435 1437 21 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
            (reg/v/f:DI 88 [ yy_cp ]))) lex.yy.c:844 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
(insn 1437 1436 1439 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
(insn 1439 1437 1440 21 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (reg:QI 564))) lex.yy.c:844 955 {*movqicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_EQUAL (if_then_else:QI (eq (reg:CCZ 17 flags)
                    (const_int 0 [0]))
                (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
                (const_int 1 [0x1]))
            (nil))))
(insn 1440 1439 1442 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:HI 343 [ D.6786 ])
        (nil)))
(insn 1442 1440 1389 21 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (reg:QI 564))) lex.yy.c:844 955 {*movqicc_noc}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_EQUAL (if_then_else:QI (eq (reg:CCZ 17 flags)
                    (const_int 0 [0]))
                (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
                (const_int 1 [0x1]))
            (nil))))
(insn 1389 1442 223 21 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564

;; basic block 22, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u164(6){ }u165(7){ }u166(16){ }u167(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  gen 	 321 378
;; live  kill	
(code_label 223 1389 201 22 128 "" [1 uses])
(note 201 223 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 203 201 204 22 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 204 203 205 22 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (nil)))
;;  succ:       23 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564

;; basic block 23, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU)
;;              22 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u170(6){ }u171(7){ }u172(16){ }u173(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 562 564
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
(code_label 205 204 206 23 126 "" [0 uses])
(note 206 205 207 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 207 206 208 23 (var_location:QI yy_c (debug_expr:QI D#23)) -1
     (nil))
(debug_insn 208 207 210 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
(insn 210 208 212 23 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
(insn 212 210 213 23 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 539 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 213 212 214 23 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
(insn 214 213 215 23 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (nil)))
(insn 215 214 216 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
(jump_insn 216 215 217 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;;  succ:       26 [9.0%]  (LOOP_EXIT)
;;              24 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 562 564

;; basic block 24, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [91.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u183(6){ }u184(7){ }u185(16){ }u186(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 219 217 220 24 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
(insn 220 219 221 24 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (nil)))
(insn 221 220 222 24 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
(debug_insn 222 221 224 24 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
(insn 224 222 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564

;; basic block 25, loop depth 0, count 0, freq 4550, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u193(6){ }u194(7){ }u195(16){ }u196(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  gen 	 91 388 539
;; live  kill	
(note 226 225 229 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 229 226 1408 25 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 539 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 539 [ D.6777 ])
        (nil)))
(debug_insn 1408 229 230 25 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
            (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) -1
     (nil))
(insn 230 1408 231 25 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (nil)))
(debug_insn 231 230 1390 25 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:851 -1
     (nil))
(insn 1390 231 234 25 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 562 564

;; basic block 26, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [9.0%]  (LOOP_EXIT)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u201(6){ }u202(7){ }u203(16){ }u204(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 538
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 562 564
;; live  gen 	 17 [flags] 87 88 321 393 538
;; live  kill	 17 [flags]
(code_label 234 1390 235 26 127 "" [1 uses])
(note 235 234 240 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 240 235 241 26 (set (reg:DI 393 [ D.6785 ])
        (zero_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:853 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 382 [ D.6777 ])
        (nil)))
(insn 241 240 242 26 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 393 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:853 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 393 [ D.6785 ])
        (nil)))
(debug_insn 242 241 243 26 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:853 -1
     (nil))
(insn 243 242 244 26 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:854 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 244 243 246 26 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:854 -1
     (nil))
(insn 246 244 247 26 (set (reg:DI 538 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:856 142 {*extendsidi2_rex64}
     (nil))
(insn 247 246 248 26 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:856 92 {*movhi_internal}
     (nil))
(insn 248 247 249 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 321 [ D.6787 ])
            (const_int 190 [0xbe]))) lex.yy.c:856 6 {*cmphi_1}
     (nil))
(jump_insn 249 248 250 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) lex.yy.c:856 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 258)
;;  succ:       28 [9.0%]  (LOOP_EXIT)
;;              27 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564

;; basic block 27, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [91.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u214(6){ }u215(7){ }u216(16){ }u217(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 538
;; lr  def 	 320 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 562 564
;; live  gen 	 320 343
;; live  kill	
(note 250 249 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 254 27 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 MEM[base: yy_cp_82, offset: 0B]+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 254 251 258 27 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 562 564

;; basic block 28, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [9.0%]  (LOOP_EXIT)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u220(6){ }u221(7){ }u222(16){ }u223(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 258 254 259 28 129 "" [1 uses])
(note 259 258 260 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (nil)))
(jump_insn 261 260 262 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 264)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 264)
;;  succ:       30 [100.0%] 
;;              29 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564

;; basic block 29, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 562 564
;; live  gen 	
;; live  kill	
(note 262 261 263 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 264 29 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (nil)))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564

;; basic block 30, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [100.0%]  (FALLTHRU)
;;              28 [100.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u231(6){ }u232(7){ }u233(16){ }u234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 264 263 265 30 131 "" [1 uses])
(note 265 264 266 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (nil)))
(jump_insn 267 266 268 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 270)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 270)
;;  succ:       32 [100.0%] 
;;              31 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564

;; basic block 31, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u237(6){ }u238(7){ }u239(16){ }u240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 562 564
;; live  gen 	
;; live  kill	
(note 268 267 269 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 269 268 270 31 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (nil)))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564

;; basic block 32, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU)
;;              30 [100.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u242(6){ }u243(7){ }u244(16){ }u245(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 538
;; lr  def 	 186
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 562 564
;; live  gen 	 186
;; live  kill	
(code_label 270 269 271 32 132 "" [1 uses])
(note 271 270 274 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 274 271 278 32 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564

;; basic block 33, loop depth 0, count 0, freq 83, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [100.0%]  (FALLTHRU)
;;              157 [100.0%]  (FALLTHRU,DFS_BACK)
;;              45 [100.0%]  (FALLTHRU,DFS_BACK)
;;              103 [98.0%] 
;;              150 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u247(6){ }u248(7){ }u249(16){ }u250(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  gen 	 17 [flags] 90
;; live  kill	
(code_label 278 274 279 33 133 "" [1 uses])
(note 279 278 280 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 280 279 281 33 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
(debug_insn 281 280 282 33 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(debug_insn 282 281 283 33 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) -1
     (nil))
(insn 283 282 284 33 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (reg:HI 186 [ D.6786 ]))) lex.yy.c:859 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 186 [ D.6786 ])
        (nil)))
(debug_insn 284 283 285 33 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:859 -1
     (nil))
(insn 285 284 286 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 0 [0]))) lex.yy.c:860 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 286 285 287 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) lex.yy.c:860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 296)
;;  succ:       34 [50.0%]  (FALLTHRU)
;;              35 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564

;; basic block 34, loop depth 0, count 0, freq 42, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [50.0%]  (FALLTHRU)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u257(6){ }u258(7){ }u259(16){ }u260(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 562 564
;; live  gen 	 88 90 401 402
;; live  kill	
(note 287 286 288 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 288 287 289 34 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:862 89 {*movdi_internal}
     (nil))
(debug_insn 289 288 290 34 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:862 -1
     (nil))
(debug_insn 290 289 292 34 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:863 -1
     (nil))
(insn 292 290 293 34 (set (reg:SI 402 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:864 90 {*movsi_internal}
     (nil))
(insn 293 292 294 34 (set (reg:DI 401 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 402 [ yy_last_accepting_state ]))) lex.yy.c:864 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 402 [ yy_last_accepting_state ])
        (nil)))
(insn 294 293 295 34 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 401 [ yy_last_accepting_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16]))) lex.yy.c:864 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 401 [ yy_last_accepting_state ])
        (nil)))
(debug_insn 295 294 296 34 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:864 -1
     (nil))
;;  succ:       35 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564

;; basic block 35, loop depth 0, count 0, freq 83, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       33 [50.0%] 
;;              34 [100.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u265(6){ }u266(7){ }u267(16){ }u268(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 403 404
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags] 403 404
;; live  kill	 17 [flags]
(code_label 296 295 297 35 134 "" [1 uses])
(note 297 296 298 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 298 297 299 35 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
(debug_insn 299 298 300 35 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(insn 300 299 302 35 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
(insn 302 300 303 35 (parallel [
            (set (reg:DI 403)
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (reg/v/f:DI 89 [ yy_cp ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:867 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 303 302 304 35 (set (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])
        (reg:DI 403)) lex.yy.c:867 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
(insn 304 303 305 35 (set (reg:QI 404 [ *yy_cp_6 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
(insn 305 304 306 35 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 404 [ *yy_cp_6 ])) lex.yy.c:867 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 404 [ *yy_cp_6 ])
        (nil)))
(insn 306 305 307 35 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
(insn 307 306 308 35 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
(insn 308 307 309 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 46 [0x2e]))) lex.yy.c:869 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 310 35 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 347)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 347)
;;  succ:       36 [72.0%]  (FALLTHRU)
;;              41 [28.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564

;; basic block 36, loop depth 0, count 0, freq 60, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       35 [72.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u281(6){ }u282(7){ }u283(16){ }u284(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags] 406
;; live  kill	
(note 310 309 312 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 312 310 313 36 (set (reg:DI 406 [ yy_act ])
        (sign_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:869 142 {*extendsidi2_rex64}
     (nil))
(insn 313 312 314 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:SI (plus:DI (mult:DI (reg:DI 406 [ yy_act ])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)) [2 yy_rule_can_match_eol S4 A32])
            (const_int 0 [0]))) lex.yy.c:869 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 406 [ yy_act ])
        (nil)))
(jump_insn 314 313 315 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 347)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 347)
;;  succ:       37 [50.0%]  (FALLTHRU)
;;              41 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564

;; basic block 37, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [50.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u288(6){ }u289(7){ }u290(16){ }u291(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307 311 327
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags] 307 311 327
;; live  kill	 17 [flags]
(note 315 314 316 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 317 37 (var_location:DI yyl (const_int 0 [0])) -1
     (nil))
(insn 317 316 326 37 (set (reg:DI 307 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:872 89 {*movdi_internal}
     (nil))
(insn 326 317 328 37 (set (reg:DI 311 [ ivtmp.210 ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 328 326 318 37 (parallel [
            (set (reg:DI 327 [ D.6796 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (reg:DI 307 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 318 328 319 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 307 [ D.6781 ])
            (const_int 0 [0]))) lex.yy.c:872 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.6781 ])
        (nil)))
(jump_insn 319 318 1472 37 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1472)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1472)
;;  succ:       41 [9.0%]  (FALLTHRU)
;;              38 [91.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564

;; basic block 38, loop depth 0, count 0, freq 303, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 [91.0%] 
;;              40 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u296(6){ }u297(7){ }u298(16){ }u299(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1472 319 1443 38 268 "" [1 uses])
(note 1443 1472 330 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 330 1443 331 38 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
(insn 331 330 332 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
(jump_insn 332 331 333 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;;  succ:       39 [28.0%]  (FALLTHRU)
;;              40 [72.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564

;; basic block 39, loop depth 0, count 0, freq 85, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [28.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  gen 	
;; live  kill	 17 [flags]
(note 333 332 334 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 39 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       40 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564

;; basic block 40, loop depth 0, count 0, freq 303, maybe hot
;;  prev block 39, next block 41, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [72.0%] 
;;              39 [100.0%]  (FALLTHRU)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u307(6){ }u308(7){ }u309(16){ }u310(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
(code_label 335 334 336 40 138 "" [1 uses])
(note 336 335 337 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 339 40 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 339 337 340 40 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
(insn 340 339 341 40 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 341 340 342 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
(jump_insn 342 341 347 40 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 347)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 347)
;;  succ:       41 [9.0%]  (LOOP_EXIT)
;;              38 [91.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 562 564

;; basic block 41, loop depth 0, count 0, freq 84, maybe hot
;;  prev block 40, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       40 [9.0%]  (LOOP_EXIT)
;;              148 [100.0%]  (FALLTHRU,DFS_BACK)
;;              35 [28.0%] 
;;              36 [50.0%] 
;;              37 [9.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u316(6){ }u317(7){ }u318(16){ }u319(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 347 342 348 41 137 "" [3 uses])
(note 348 347 349 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 349 348 350 41 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
(insn 350 349 351 41 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
(jump_insn 351 350 1350 41 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;;  succ:       151 [2.2%]  (LOOP_EXIT)
;;              42 [97.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564

;; basic block 42, loop depth 0, count 0, freq 82, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [97.8%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u323(6){ }u324(7){ }u325(16){ }u326(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  gen 	 407 409
;; live  kill	
(note 1350 351 352 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 352 1350 354 42 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
(insn 354 352 355 42 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
        (insn_list:REG_LABEL_OPERAND 357 (nil))))
(jump_insn 355 354 360 42 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;;  succ:       91 [2.3%]  (LOOP_EXIT)
;;              45 [2.3%]  (LOOP_EXIT)
;;              46 [2.3%]  (LOOP_EXIT)
;;              44 [2.3%]  (LOOP_EXIT)
;;              51 [2.3%]  (LOOP_EXIT)
;;              47 [2.3%]  (LOOP_EXIT)
;;              48 [2.3%]  (LOOP_EXIT)
;;              49 [2.3%]  (LOOP_EXIT)
;;              94 [2.3%] 
;;              50 [2.3%]  (LOOP_EXIT)
;;              93 [2.3%]  (LOOP_EXIT)
;;              92 [2.3%]  (LOOP_EXIT)
;;              53 [2.3%]  (LOOP_EXIT)
;;              56 [2.3%]  (LOOP_EXIT)
;;              61 [2.3%]  (LOOP_EXIT)
;;              63 [2.3%]  (LOOP_EXIT)
;;              65 [2.3%]  (LOOP_EXIT)
;;              66 [2.3%]  (LOOP_EXIT)
;;              67 [2.3%]  (LOOP_EXIT)
;;              152 [2.3%]  (LOOP_EXIT)
;;              153 [2.3%]  (LOOP_EXIT)
;;              43 [2.3%]  (LOOP_EXIT)
;;              69 [2.3%]  (LOOP_EXIT)
;;              70 [2.3%]  (LOOP_EXIT)
;;              71 [2.3%]  (LOOP_EXIT)
;;              72 [2.3%]  (LOOP_EXIT)
;;              73 [2.3%]  (LOOP_EXIT)
;;              74 [2.3%]  (LOOP_EXIT)
;;              75 [2.3%]  (LOOP_EXIT)
;;              76 [2.3%]  (LOOP_EXIT)
;;              77 [2.3%]  (LOOP_EXIT)
;;              78 [2.3%]  (LOOP_EXIT)
;;              79 [2.3%]  (LOOP_EXIT)
;;              80 [2.3%]  (LOOP_EXIT)
;;              81 [2.3%]  (LOOP_EXIT)
;;              82 [2.3%]  (LOOP_EXIT)
;;              83 [2.3%]  (LOOP_EXIT)
;;              84 [2.3%]  (LOOP_EXIT)
;;              85 [2.3%]  (LOOP_EXIT)
;;              86 [2.3%]  (LOOP_EXIT)
;;              87 [2.3%]  (LOOP_EXIT)
;;              88 [2.3%]  (LOOP_EXIT)
;;              89 [2.3%]  (LOOP_EXIT)
;;              90 [2.3%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564

;; basic block 43, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u330(6){ }u331(7){ }u332(16){ }u333(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 360 355 361 43 158 "" [1 uses])
(note 361 360 44 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 44 361 364 43 (set (reg:SI 92 [ D.6777 ])
        (const_int 278 [0x116])) mycc.l:77 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 44, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u334(6){ }u335(7){ }u336(16){ }u337(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 411
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 562 564
;; live  gen 	 87 88 320 321 342 343 411
;; live  kill	
(code_label 364 44 365 44 144 "" [5 uses])
(note 365 364 366 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 366 365 367 44 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 367 366 369 44 (set (reg:SI 342 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 369 367 370 44 (set (reg:DI 411 [ D.6777 ])
        (sign_extend:DI (reg:SI 342 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 370 369 373 44 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 373 370 374 44 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 411 [ D.6777 ])
        (nil)))
(insn 374 373 375 44 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 375 374 379 44 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 342 [ D.6777 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 342 [ D.6777 ])
        (nil)))
;;  succ:       18 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 562 564

;; basic block 45, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u342(6){ }u343(7){ }u344(16){ }u345(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; live  gen 	 88 186 414 416 417
;; live  kill	
(code_label 379 375 380 45 141 "" [1 uses])
(note 380 379 381 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 381 380 382 45 (set (reg:QI 414 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:885 93 {*movqi_internal}
     (nil))
(insn 382 381 383 45 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 414 [ yy_hold_char ])) lex.yy.c:885 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 414 [ yy_hold_char ])
        (expr_list:REG_DEAD (reg/v/f:DI 88 [ yy_cp ])
            (nil))))
(insn 383 382 384 45 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:886 89 {*movdi_internal}
     (nil))
(debug_insn 384 383 385 45 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:886 -1
     (nil))
(debug_insn 385 384 387 45 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:887 -1
     (nil))
(insn 387 385 388 45 (set (reg:SI 417 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 388 387 389 45 (set (reg:DI 416 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 417 [ yy_last_accepting_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 417 [ yy_last_accepting_state ])
        (nil)))
(insn 389 388 393 45 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 416 [ yy_last_accepting_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 416 [ yy_last_accepting_state ])
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564

;; basic block 46, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u351(6){ }u352(7){ }u353(16){ }u354(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343
;; live  kill	
(code_label 393 389 394 46 143 "" [1 uses])
(note 394 393 395 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 395 394 4 46 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 5 [0x5])) mycc.l:43 90 {*movsi_internal}
     (nil))
(insn 4 395 5 46 (set (reg:HI 321 [ D.6787 ])
        (const_int 40 [0x28])) mycc.l:44 92 {*movhi_internal}
     (nil))
(insn 5 4 6 46 (set (reg:HI 343 [ D.6786 ])
        (const_int 2 [0x2])) mycc.l:44 92 {*movhi_internal}
     (nil))
(insn 6 5 399 46 (set (reg:SI 341 [ D.6777 ])
        (const_int 5 [0x5])) mycc.l:44 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 47, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u355(6){ }u356(7){ }u357(16){ }u358(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 321 341 343 419
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343 419
;; live  kill	 17 [flags]
(code_label 399 6 400 47 145 "" [1 uses])
(note 400 399 401 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 401 400 402 47 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:46 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 402 401 404 47 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 404 402 405 47 (set (reg:DI 419 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 405 404 408 47 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 408 405 411 47 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 419 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 48, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u362(6){ }u363(7){ }u364(16){ }u365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343
;; live  kill	
(code_label 411 408 412 48 146 "" [1 uses])
(note 412 411 413 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 7 48 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:47 90 {*movsi_internal}
     (nil))
(insn 7 413 8 48 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
(insn 8 7 9 48 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
(insn 9 8 416 48 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:48 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 49, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u366(6){ }u367(7){ }u368(16){ }u369(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 321 341 343
;; live  kill	
(code_label 416 9 417 49 147 "" [1 uses])
(note 417 416 418 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 418 417 10 49 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 3 [0x3])) mycc.l:49 90 {*movsi_internal}
     (nil))
(insn 10 418 11 49 (set (reg:HI 321 [ D.6787 ])
        (const_int 37 [0x25])) mycc.l:50 92 {*movhi_internal}
     (nil))
(insn 11 10 12 49 (set (reg:HI 343 [ D.6786 ])
        (const_int 7 [0x7])) mycc.l:50 92 {*movhi_internal}
     (nil))
(insn 12 11 421 49 (set (reg:SI 341 [ D.6777 ])
        (const_int 3 [0x3])) mycc.l:50 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 50, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u370(6){ }u371(7){ }u372(16){ }u373(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 136 137 321 341 343
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 0 [ax] 4 [si] 5 [di] 136 137 321 341 343
;; live  kill	
(code_label 421 12 422 50 148 "" [1 uses])
(note 422 421 423 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 50 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f88bbbf2750 *.LC14>)) mycc.l:52 89 {*movdi_internal}
     (nil))
(insn 424 423 425 50 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:52 89 {*movdi_internal}
     (nil))
(call_insn 425 424 426 50 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mycc.l:52 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 426 425 427 50 (set (reg/f:DI 136 [ D.6778 ])
        (reg:DI 0 ax)) mycc.l:52 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 427 426 428 50 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 136 [ D.6778 ])) mycc.l:52 89 {*movdi_internal}
     (nil))
(insn 428 427 429 50 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) mycc.l:53 90 {*movsi_internal}
     (nil))
(insn 429 428 430 50 (set (reg:DI 5 di)
        (reg/f:DI 136 [ D.6778 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 136 [ D.6778 ])
        (nil)))
(call_insn 430 429 431 50 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) mycc.l:53 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 431 430 432 50 (set (reg/f:DI 137 [ D.6782 ])
        (reg:DI 0 ax)) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 432 431 433 50 (set (reg:DI 5 di)
        (reg/f:DI 137 [ D.6782 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 137 [ D.6782 ])
        (nil)))
(call_insn 433 432 434 50 (call (mem:QI (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>) [0 yypush_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:53 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 434 433 13 50 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:54 90 {*movsi_internal}
     (nil))
(insn 13 434 14 50 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
(insn 14 13 15 50 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
(insn 15 14 437 50 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:56 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 51, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u387(6){ }u388(7){ }u389(16){ }u390(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 17 [flags] 168
;; live  kill	
(code_label 437 15 438 51 185 "" [3 uses])
(note 438 437 439 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(call_insn 439 438 440 51 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:58 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 440 439 441 51 (set (reg/f:DI 168 [ D.6780 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
(insn 441 440 442 51 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 168 [ D.6780 ])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 442 441 443 51 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1334)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1334)
;;  succ:       154 [2.0%]  (LOOP_EXIT)
;;              52 [98.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564

;; basic block 52, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       51 [98.0%]  (FALLTHRU)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u394(6){ }u395(7){ }u396(16){ }u397(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags] 422
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168 564
;; live  gen 	 17 [flags] 422
;; live  kill	
(note 443 442 444 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 444 443 445 52 (set (reg:DI 422 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
(insn 445 444 446 52 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (plus:DI (mult:DI (reg:DI 422 [ yy_buffer_stack_top ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 168 [ D.6780 ])) [1 *_224+0 S8 A64])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 422 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 168 [ D.6780 ])
            (nil))))
(jump_insn 446 445 451 52 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1338)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1338)
;;  succ:       155 [2.0%]  (LOOP_EXIT)
;;              15 [98.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564

;; basic block 53, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u401(6){ }u402(7){ }u403(16){ }u404(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 198
;; live  kill	
(code_label 451 446 452 53 149 "" [1 uses])
(note 452 451 453 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 453 452 454 53 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:109 89 {*movdi_internal}
     (nil))
(call_insn 454 453 455 53 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6lookupPKc") [flags 0x41]  <function_decl 0x7f88bc12e798 lookup>) [0 lookup S1 A8])
            (const_int 0 [0]))) mycc.l:109 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z6lookupPKc") [flags 0x41]  <function_decl 0x7f88bc12e798 lookup>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 455 454 456 53 (set (reg/f:DI 198 [ D.6792 ])
        (reg:DI 0 ax)) mycc.l:109 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 456 455 457 53 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.sym+0 S8 A64])
        (reg/f:DI 198 [ D.6792 ])) mycc.l:109 89 {*movdi_internal}
     (nil))
(insn 457 456 458 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 198 [ D.6792 ])
            (const_int 0 [0]))) mycc.l:111 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 458 457 459 53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 469)
            (pc))) mycc.l:111 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8987 (nil)))
 -> 469)
;;  succ:       54 [10.1%]  (FALLTHRU)
;;              55 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

;; basic block 54, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [10.1%]  (FALLTHRU)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u411(6){ }u412(7){ }u413(16){ }u414(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198 200 423
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 198 200 423
;; live  kill	 17 [flags]
(note 459 458 460 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 460 459 461 54 (set (reg:SI 4 si)
        (const_int 258 [0x102])) mycc.l:113 90 {*movsi_internal}
     (nil))
(insn 461 460 462 54 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:113 89 {*movdi_internal}
     (nil))
(call_insn 462 461 463 54 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6insertPKci") [flags 0x41]  <function_decl 0x7f88bc12e870 insert>) [0 insert S1 A8])
            (const_int 0 [0]))) mycc.l:113 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z6insertPKci") [flags 0x41]  <function_decl 0x7f88bc12e870 insert>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 463 462 464 54 (set (reg/f:DI 198 [ D.6792 ])
        (reg:DI 0 ax)) mycc.l:113 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 464 463 465 54 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.sym+0 S8 A64])
        (reg/f:DI 198 [ D.6792 ])) mycc.l:113 89 {*movdi_internal}
     (nil))
(insn 465 464 466 54 (set (reg:SI 200 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8localvar") [flags 0x2]  <var_decl 0x7f88bc119ab0 localvar>) [2 localvar+0 S4 A32])) mycc.l:114 90 {*movsi_internal}
     (nil))
(insn 466 465 467 54 (parallel [
            (set (reg:SI 423)
                (plus:SI (reg:SI 200 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:114 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 467 466 468 54 (set (mem/c:SI (symbol_ref:DI ("_ZL8localvar") [flags 0x2]  <var_decl 0x7f88bc119ab0 localvar>) [2 localvar+0 S4 A32])
        (reg:SI 423)) mycc.l:114 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 423)
        (nil)))
(insn 468 467 469 54 (set (mem:SI (plus:DI (reg/f:DI 198 [ D.6792 ])
                (const_int 12 [0xc])) [2 _284->localvar+0 S4 A32])
        (reg:SI 200 [ D.6777 ])) mycc.l:114 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 200 [ D.6777 ])
        (nil)))
;;  succ:       55 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

;; basic block 55, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       53 [89.9%] 
;;              54 [100.0%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u424(6){ }u425(7){ }u426(16){ }u427(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  gen 	 92
;; live  kill	
(code_label 469 468 470 55 190 "" [1 uses])
(note 470 469 471 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 471 470 474 55 (set (reg:SI 92 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 198 [ D.6792 ])
                (const_int 8 [0x8])) [2 _991->token+0 S4 A64])) mycc.l:117 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 198 [ D.6792 ])
        (nil)))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 56, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u429(6){ }u430(7){ }u431(16){ }u432(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 202
;; live  kill	
(code_label 474 471 475 56 150 "" [1 uses])
(note 475 474 476 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 476 475 477 56 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 477 476 478 56 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7f88bbbf27e0 *.LC15>)) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 478 477 479 56 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 479 478 480 56 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:137 93 {*movqi_internal}
     (nil))
(call_insn 480 479 482 56 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:137 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 482 480 483 56 (set (reg:SI 202 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:139 90 {*movsi_internal}
     (nil))
(insn 483 482 484 56 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 202 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:139 7 {*cmpsi_1}
     (nil))
(jump_insn 484 483 508 56 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 488)
            (pc))) mycc.l:139 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 488)
;;  succ:       57 [39.0%]  (FALLTHRU)
;;              58 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202

;; basic block 57, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [39.0%]  (FALLTHRU)
;;              61 [39.0%] 
;;              63 [39.0%] 
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u440(6){ }u441(7){ }u442(16){ }u443(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 508 484 485 57 193 "" [2 uses])
(note 485 508 37 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 37 485 488 57 (set (reg:SI 92 [ D.6777 ])
        (const_int 259 [0x103])) mycc.l:140 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 58, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [61.0%] 
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u444(6){ }u445(7){ }u446(16){ }u447(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 488 37 489 58 191 "" [1 uses])
(note 489 488 490 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 490 489 491 58 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 202 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:142 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 202 [ D.6785 ])
        (nil)))
(jump_insn 491 490 512 58 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) mycc.l:142 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 495)
;;  succ:       59 [39.0%]  (FALLTHRU)
;;              60 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 59, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       58 [39.0%]  (FALLTHRU)
;;              62 [39.0%] 
;;              64 [39.0%] 
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u450(6){ }u451(7){ }u452(16){ }u453(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 512 491 492 59 194 "" [2 uses])
(note 492 512 36 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 36 492 495 59 (set (reg:SI 92 [ D.6777 ])
        (const_int 260 [0x104])) mycc.l:143 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 60, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       58 [61.0%] 
;;              62 [61.0%]  (FALLTHRU)
;;              64 [61.0%]  (FALLTHRU)
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u454(6){ }u455(7){ }u456(16){ }u457(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 495 36 496 60 192 "" [1 uses])
(note 496 495 35 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 35 496 499 60 (set (reg:SI 92 [ D.6777 ])
        (const_int 261 [0x105])) mycc.l:145 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 61, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u458(6){ }u459(7){ }u460(16){ }u461(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 203
;; live  kill	
(code_label 499 35 500 61 151 "" [1 uses])
(note 500 499 501 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 501 500 502 61 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 502 501 503 61 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7f88bbbf2870 *.LC16>)) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 503 502 504 61 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 504 503 505 61 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:151 93 {*movqi_internal}
     (nil))
(call_insn 505 504 507 61 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:151 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 507 505 509 61 (set (reg:SI 203 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:153 90 {*movsi_internal}
     (nil))
(insn 509 507 510 61 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 203 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:153 7 {*cmpsi_1}
     (nil))
(jump_insn 510 509 511 61 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 508)
            (pc))) mycc.l:153 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 508)
;;  succ:       57 [39.0%] 
;;              62 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203

;; basic block 62, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       61 [61.0%]  (FALLTHRU)
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u469(6){ }u470(7){ }u471(16){ }u472(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  gen 	 17 [flags]
;; live  kill	
(note 511 510 513 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 513 511 514 62 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 203 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:156 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 203 [ D.6785 ])
        (nil)))
(jump_insn 514 513 518 62 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 512)
            (pc))) mycc.l:156 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 512)
;;  succ:       59 [39.0%] 
;;              60 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 63, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u475(6){ }u476(7){ }u477(16){ }u478(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 204
;; live  kill	
(code_label 518 514 519 63 152 "" [1 uses])
(note 519 518 520 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 520 519 521 63 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 521 520 522 63 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7f88bbbf2900 *.LC17>)) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 522 521 523 63 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 523 522 524 63 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:123 93 {*movqi_internal}
     (nil))
(call_insn 524 523 526 63 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 526 524 527 63 (set (reg:SI 204 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:125 90 {*movsi_internal}
     (nil))
(insn 527 526 528 63 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 204 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:125 7 {*cmpsi_1}
     (nil))
(jump_insn 528 527 529 63 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 508)
            (pc))) mycc.l:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 508)
;;  succ:       57 [39.0%] 
;;              64 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204

;; basic block 64, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       63 [61.0%]  (FALLTHRU)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u486(6){ }u487(7){ }u488(16){ }u489(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  gen 	 17 [flags]
;; live  kill	
(note 529 528 530 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 530 529 531 64 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 204 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:128 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 204 [ D.6785 ])
        (nil)))
(jump_insn 531 530 535 64 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 512)
            (pc))) mycc.l:128 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 512)
;;  succ:       59 [39.0%] 
;;              60 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 65, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u492(6){ }u493(7){ }u494(16){ }u495(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 427 428 429 431
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92 427 428 429 431
;; live  kill	 17 [flags]
(code_label 535 531 536 65 153 "" [1 uses])
(note 536 535 537 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 537 536 538 65 (parallel [
            (set (reg/f:DI 427)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:167 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 538 537 539 65 (set (reg/f:DI 429 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:167 89 {*movdi_internal}
     (nil))
(insn 539 538 540 65 (parallel [
            (set (reg/f:DI 428 [ D.6791 ])
                (plus:DI (reg/f:DI 429 [ yytext ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:167 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 429 [ yytext ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 540 539 541 65 (set (reg:DI 1 dx)
        (reg/f:DI 427)) mycc.l:167 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 427)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -9 [0xfffffffffffffff7]))
            (nil))))
(insn 541 540 542 65 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7f88bbbf2990 *.LC18>)) mycc.l:167 89 {*movdi_internal}
     (nil))
(insn 542 541 543 65 (set (reg:DI 5 di)
        (reg/f:DI 428 [ D.6791 ])) mycc.l:167 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 428 [ D.6791 ])
        (nil)))
(insn 543 542 544 65 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:167 93 {*movqi_internal}
     (nil))
(call_insn 544 543 546 65 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:167 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 546 544 547 65 (set (reg:SI 431 [ c ])
        (sign_extend:SI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])) [0 c+0 S1 A8]))) mycc.l:168 148 {extendqisi2}
     (nil))
(insn 547 546 548 65 (set (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])
        (reg:SI 431 [ c ])) mycc.l:168 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 431 [ c ])
        (nil)))
(debug_insn 548 547 39 65 (var_location:QI c (clobber (const_int 0 [0]))) mycc.l:72 -1
     (nil))
(insn 39 548 551 65 (set (reg:SI 92 [ D.6777 ])
        (const_int 259 [0x103])) mycc.l:72 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 66, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u508(6){ }u509(7){ }u510(16){ }u511(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92
;; live  kill	
(code_label 551 39 552 66 154 "" [1 uses])
(note 552 551 553 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 553 552 554 66 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 554 553 555 66 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7f88bbbf2a20 *.LC19>)) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 555 554 556 66 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 556 555 557 66 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:176 93 {*movqi_internal}
     (nil))
(call_insn 557 556 40 66 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:176 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 40 557 560 66 (set (reg:SI 92 [ D.6777 ])
        (const_int 262 [0x106])) mycc.l:73 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 67, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u517(6){ }u518(7){ }u519(16){ }u520(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 176 432 433
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 176 432 433
;; live  kill	 17 [flags]
(code_label 560 40 561 67 155 "" [1 uses])
(note 561 560 562 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 562 561 563 67 (set (reg:DI 176 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) mycc.l:184 89 {*movdi_internal}
     (nil))
(insn 563 562 564 67 (parallel [
            (set (reg:DI 432 [ D.6781 ])
                (plus:DI (reg:DI 176 [ D.6781 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:184 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 564 563 565 67 (set (reg:DI 5 di)
        (reg:DI 432 [ D.6781 ])) mycc.l:184 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 432 [ D.6781 ])
        (nil)))
(call_insn 565 564 566 67 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) mycc.l:184 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 566 565 568 67 (set (reg/f:DI 433)
        (reg:DI 0 ax)) mycc.l:184 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 433)
            (nil))))
(insn 568 566 38 67 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.str+0 S8 A64])
        (reg/f:DI 433)) mycc.l:184 89 {*movdi_internal}
     (nil))
(insn 38 568 569 67 (set (reg:SI 92 [ D.6777 ])
        (const_int 263 [0x107])) mycc.l:74 90 {*movsi_internal}
     (nil))
(insn 569 38 570 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 433)
            (const_int 0 [0]))) mycc.l:186 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 570 569 571 67 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1225)
            (pc))) mycc.l:186 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 1225)
;;  succ:       68 [78.3%]  (FALLTHRU)
;;              156 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433

;; basic block 68, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       67 [78.3%]  (FALLTHRU)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u529(6){ }u530(7){ }u531(16){ }u532(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 434 435
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; live  gen 	 0 [ax] 4 [si] 5 [di] 434 435
;; live  kill	 17 [flags]
(note 571 570 572 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 573 68 (var_location:DI __dest (reg/f:DI 433)) mycc.l:188 -1
     (nil))
(debug_insn 573 572 574 68 (var_location:DI __src (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (const_int 1 [0x1]))) mycc.l:188 -1
     (nil))
(insn 574 573 575 68 (set (reg/f:DI 435 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (nil))
(insn 575 574 576 68 (parallel [
            (set (reg/f:DI 434 [ D.6791 ])
                (plus:DI (reg/f:DI 435 [ yytext ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:110 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 435 [ yytext ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 576 575 577 68 (set (reg:DI 4 si)
        (reg/f:DI 434 [ D.6791 ])) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 434 [ D.6791 ])
        (nil)))
(insn 577 576 578 68 (set (reg:DI 5 di)
        (reg/f:DI 433)) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (nil))
(call_insn 578 577 579 68 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7f88bc2f4510 __builtin_strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/string3.h:110 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7f88bc2f4510 __builtin_strcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(debug_insn 579 578 580 68 (var_location:DI __dest (clobber (const_int 0 [0]))) mycc.l:188 -1
     (nil))
(debug_insn 580 579 581 68 (var_location:DI __src (clobber (const_int 0 [0]))) mycc.l:188 -1
     (nil))
(insn 581 580 584 68 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 433)
                    (reg:DI 176 [ D.6781 ]))
                (const_int -2 [0xfffffffffffffffe])) [0 *_301+0 S1 A8])
        (const_int 0 [0])) mycc.l:189 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 433)
        (expr_list:REG_DEAD (reg:DI 176 [ D.6781 ])
            (nil))))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 69, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u542(6){ }u543(7){ }u544(16){ }u545(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 584 581 585 69 159 "" [1 uses])
(note 585 584 45 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 45 585 588 69 (set (reg:SI 92 [ D.6777 ])
        (const_int 279 [0x117])) mycc.l:78 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 70, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u546(6){ }u547(7){ }u548(16){ }u549(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 588 45 589 70 160 "" [1 uses])
(note 589 588 46 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 46 589 592 70 (set (reg:SI 92 [ D.6777 ])
        (const_int 280 [0x118])) mycc.l:79 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 71, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u550(6){ }u551(7){ }u552(16){ }u553(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 592 46 593 71 161 "" [1 uses])
(note 593 592 47 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 47 593 596 71 (set (reg:SI 92 [ D.6777 ])
        (const_int 281 [0x119])) mycc.l:80 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 72, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u554(6){ }u555(7){ }u556(16){ }u557(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 596 47 597 72 162 "" [1 uses])
(note 597 596 48 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 48 597 600 72 (set (reg:SI 92 [ D.6777 ])
        (const_int 282 [0x11a])) mycc.l:81 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 73, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u558(6){ }u559(7){ }u560(16){ }u561(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 600 48 601 73 163 "" [1 uses])
(note 601 600 49 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 49 601 604 73 (set (reg:SI 92 [ D.6777 ])
        (const_int 283 [0x11b])) mycc.l:82 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 74, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u562(6){ }u563(7){ }u564(16){ }u565(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 604 49 605 74 164 "" [1 uses])
(note 605 604 50 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 50 605 608 74 (set (reg:SI 92 [ D.6777 ])
        (const_int 284 [0x11c])) mycc.l:83 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 75, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u566(6){ }u567(7){ }u568(16){ }u569(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 608 50 609 75 165 "" [1 uses])
(note 609 608 51 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 51 609 612 75 (set (reg:SI 92 [ D.6777 ])
        (const_int 285 [0x11d])) mycc.l:84 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 76, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u570(6){ }u571(7){ }u572(16){ }u573(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 612 51 613 76 166 "" [1 uses])
(note 613 612 52 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 52 613 616 76 (set (reg:SI 92 [ D.6777 ])
        (const_int 286 [0x11e])) mycc.l:85 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 77, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u574(6){ }u575(7){ }u576(16){ }u577(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 616 52 617 77 167 "" [1 uses])
(note 617 616 53 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 53 617 620 77 (set (reg:SI 92 [ D.6777 ])
        (const_int 287 [0x11f])) mycc.l:86 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 78, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u578(6){ }u579(7){ }u580(16){ }u581(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 620 53 621 78 168 "" [1 uses])
(note 621 620 54 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 54 621 624 78 (set (reg:SI 92 [ D.6777 ])
        (const_int 288 [0x120])) mycc.l:87 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 79, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u582(6){ }u583(7){ }u584(16){ }u585(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 624 54 625 79 169 "" [1 uses])
(note 625 624 55 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 55 625 628 79 (set (reg:SI 92 [ D.6777 ])
        (const_int 289 [0x121])) mycc.l:88 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 80, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u586(6){ }u587(7){ }u588(16){ }u589(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 628 55 629 80 170 "" [1 uses])
(note 629 628 56 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 56 629 632 80 (set (reg:SI 92 [ D.6777 ])
        (const_int 290 [0x122])) mycc.l:89 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 81, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u590(6){ }u591(7){ }u592(16){ }u593(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 632 56 633 81 171 "" [1 uses])
(note 633 632 57 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 57 633 636 81 (set (reg:SI 92 [ D.6777 ])
        (const_int 291 [0x123])) mycc.l:90 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 82, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u594(6){ }u595(7){ }u596(16){ }u597(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 636 57 637 82 172 "" [1 uses])
(note 637 636 58 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 58 637 640 82 (set (reg:SI 92 [ D.6777 ])
        (const_int 292 [0x124])) mycc.l:91 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 83, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u598(6){ }u599(7){ }u600(16){ }u601(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 640 58 641 83 173 "" [1 uses])
(note 641 640 59 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 59 641 644 83 (set (reg:SI 92 [ D.6777 ])
        (const_int 293 [0x125])) mycc.l:92 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 84, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u602(6){ }u603(7){ }u604(16){ }u605(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 644 59 645 84 174 "" [1 uses])
(note 645 644 60 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 60 645 648 84 (set (reg:SI 92 [ D.6777 ])
        (const_int 294 [0x126])) mycc.l:93 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 85, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u606(6){ }u607(7){ }u608(16){ }u609(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 648 60 649 85 175 "" [1 uses])
(note 649 648 61 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 61 649 652 85 (set (reg:SI 92 [ D.6777 ])
        (const_int 295 [0x127])) mycc.l:94 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 86, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u610(6){ }u611(7){ }u612(16){ }u613(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 652 61 653 86 176 "" [1 uses])
(note 653 652 62 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 62 653 656 86 (set (reg:SI 92 [ D.6777 ])
        (const_int 296 [0x128])) mycc.l:95 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 87, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u614(6){ }u615(7){ }u616(16){ }u617(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 656 62 657 87 177 "" [1 uses])
(note 657 656 63 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 63 657 660 87 (set (reg:SI 92 [ D.6777 ])
        (const_int 123 [0x7b])) mycc.l:96 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 88, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u618(6){ }u619(7){ }u620(16){ }u621(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 660 63 661 88 178 "" [1 uses])
(note 661 660 64 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 64 661 664 88 (set (reg:SI 92 [ D.6777 ])
        (const_int 125 [0x7d])) mycc.l:97 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 89, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 88, next block 90, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u622(6){ }u623(7){ }u624(16){ }u625(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 664 64 665 89 179 "" [1 uses])
(note 665 664 65 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 65 665 668 89 (set (reg:SI 92 [ D.6777 ])
        (const_int 91 [0x5b])) mycc.l:98 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 90, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u626(6){ }u627(7){ }u628(16){ }u629(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 668 65 669 90 180 "" [1 uses])
(note 669 668 66 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 66 669 672 90 (set (reg:SI 92 [ D.6777 ])
        (const_int 93 [0x5d])) mycc.l:99 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 91, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u630(6){ }u631(7){ }u632(16){ }u633(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92 436
;; live  kill	
(code_label 672 66 673 91 181 "" [1 uses])
(note 673 672 674 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 674 673 675 91 (set (reg/f:DI 436 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:100 89 {*movdi_internal}
     (nil))
(insn 675 674 678 91 (set (reg:SI 92 [ D.6777 ])
        (sign_extend:SI (mem:QI (reg/f:DI 436 [ yytext ]) [0 *_238+0 S1 A8]))) mycc.l:100 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/f:DI 436 [ yytext ])
        (nil)))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 92, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u635(6){ }u636(7){ }u637(16){ }u638(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 438
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 0 [ax] 5 [di] 321 341 343 438
;; live  kill	
(code_label 678 675 679 92 182 "" [1 uses])
(note 679 678 680 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 680 679 681 92 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f88bbbf2ab0 *.LC20>)) mycc.l:101 89 {*movdi_internal}
     (nil))
(call_insn 681 680 682 92 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>) [0 yyerror S1 A8])
            (const_int 0 [0]))) mycc.l:101 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 682 681 684 92 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 684 682 685 92 (set (reg:DI 438 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 685 684 688 92 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 688 685 691 92 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 438 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 93, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u644(6){ }u645(7){ }u646(16){ }u647(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 442
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 564
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 321 341 343 442
;; live  kill	
(code_label 691 688 692 93 183 "" [1 uses])
(note 692 691 693 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 693 692 694 93 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 694 693 695 93 (set (reg:DI 1 dx)
        (const_int 1 [0x1])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 695 694 696 93 (set (reg:DI 4 si)
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 696 695 697 93 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(call_insn 697 696 698 93 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>) [0 __builtin_fwrite S1 A8])
            (const_int 0 [0]))) mycc.l:103 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 698 697 700 93 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 700 698 701 93 (set (reg:DI 442 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 701 700 704 93 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 704 701 707 93 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 442 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343 564

;; basic block 94, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 93, next block 95, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%] 
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u656(6){ }u657(7){ }u658(16){ }u659(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 562 564
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
(code_label 707 704 708 94 184 "" [1 uses])
(note 708 707 709 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(debug_insn 709 708 710 94 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
(insn 710 709 711 94 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 711 710 712 94 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 712 711 713 94 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
(insn 713 712 714 94 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
(insn 714 713 715 94 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
(insn 715 714 716 94 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 716 715 717 94 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 717 716 718 94 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 718 717 719 94 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 447 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 447 [ D.6781 ]))
                (nil)))))
(insn 719 718 720 94 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 720 719 721 94 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 721 720 722 94 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;;  succ:       96 [50.0%] 
;;              95 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564

;; basic block 95, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 94, next block 96, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       94 [50.0%]  (FALLTHRU)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u672(6){ }u673(7){ }u674(16){ }u675(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; live  gen 	 154
;; live  kill	
(note 722 721 723 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 723 722 726 95 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       97 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564

;; basic block 96, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       94 [50.0%] 
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u676(6){ }u677(7){ }u678(16){ }u679(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 562 564
;; live  gen 	 154 245 450
;; live  kill	
(code_label 726 723 727 96 195 "" [1 uses])
(note 727 726 728 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 728 727 729 96 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
(insn 729 728 730 96 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
(insn 730 729 731 96 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
(insn 731 730 732 96 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
(insn 732 731 733 96 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
(insn 733 732 734 96 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;;  succ:       97 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564

;; basic block 97, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 96, next block 98, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       95 [100.0%]  (FALLTHRU)
;;              96 [100.0%]  (FALLTHRU)
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u686(6){ }u687(7){ }u688(16){ }u689(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 562 564
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
(code_label 734 733 735 97 196 "" [0 uses])
(note 735 734 736 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 736 735 737 97 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
(insn 737 736 738 97 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
(insn 738 737 739 97 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 739 738 740 97 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
(insn 740 739 741 97 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
(jump_insn 741 740 742 97 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;;  succ:       98 [2.0%]  (FALLTHRU,LOOP_EXIT)
;;              105 [98.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564

;; basic block 98, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 97, next block 99, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       97 [2.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u697(6){ }u698(7){ }u699(16){ }u700(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 543
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 562 564
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 543
;; live  kill	 17 [flags]
(note 742 741 743 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 743 742 744 98 (set (reg:DI 451 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1173 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
(insn 744 743 745 98 (set (reg/f:DI 452 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
(insn 745 744 746 98 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg:DI 451 [ D.6790 ])
                    (reg/f:DI 452 [ yytext ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1173 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 452 [ yytext ])
        (expr_list:REG_DEAD (reg:DI 451 [ D.6790 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                        (reg:DI 451 [ D.6790 ]))
                    (nil))))))
(insn 746 745 747 98 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
(call_insn 747 746 1407 98 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1175 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(debug_insn 1407 747 748 98 (var_location:SI D#22 (reg:SI 0 ax)) -1
     (nil))
(insn 748 1407 749 98 (set (reg/v:SI 193 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1175 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 749 748 750 98 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
(debug_insn 750 749 751 98 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
(debug_insn 751 750 752 98 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1443 -1
     (nil))
(debug_insn 752 751 754 98 (var_location:QI yy_c (const_int 1 [0x1])) lex.yy.c:1445 -1
     (nil))
(insn 754 752 755 98 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1446 142 {*extendsidi2_rex64}
     (nil))
(insn 755 754 756 98 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) lex.yy.c:1446 92 {*movhi_internal}
     (nil))
(insn 756 755 757 98 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 186 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:1446 2 {*cmphi_ccno_1}
     (nil))
(jump_insn 757 756 758 98 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 761)
            (pc))) lex.yy.c:1446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 761)
;;  succ:       99 [50.0%]  (FALLTHRU)
;;              100 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564

;; basic block 99, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [50.0%]  (FALLTHRU)
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u714(6){ }u715(7){ }u716(16){ }u717(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  gen 	
;; live  kill	
(note 758 757 759 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 759 758 760 99 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1448 90 {*movsi_internal}
     (nil))
(insn 760 759 761 99 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1449 89 {*movdi_internal}
     (nil))
;;  succ:       100 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564

;; basic block 100, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 99, next block 101, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [50.0%] 
;;              99 [100.0%]  (FALLTHRU)
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u720(6){ }u721(7){ }u722(16){ }u723(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193 543
;; lr  def 	 17 [flags] 187 459 460 461 542
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 562 564
;; live  gen 	 17 [flags] 187 459 460 461 542
;; live  kill	 17 [flags]
(code_label 761 760 762 100 198 "" [1 uses])
(note 762 761 763 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(debug_insn 763 762 764 100 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 764 763 767 100 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
(insn 767 764 769 100 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
(insn 769 767 770 100 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
(insn 770 769 771 100 (parallel [
            (set (reg:SI 459 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 771 770 772 100 (set (reg:DI 460 [ D.6777 ])
        (sign_extend:DI (reg:SI 459 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 459 [ D.6777 ])
        (nil)))
(insn 772 771 773 100 (set (reg:SI 461 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 460 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 460 [ D.6777 ])
        (nil)))
(insn 773 772 774 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 193 [ yy_current_state ])
            (reg:SI 461 [ D.6777 ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 461 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
(jump_insn 774 773 789 100 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 797)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 797)
;;  succ:       102 [9.0%] 
;;              101 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564

;; basic block 101, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       100 [91.0%]  (FALLTHRU)
;;              101 [91.0%]  (DFS_BACK)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u732(6){ }u733(7){ }u734(16){ }u735(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 562 564
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
(code_label 789 774 776 101 200 "" [1 uses])
(note 776 789 777 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(debug_insn 777 776 778 101 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 778 777 781 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
(insn 781 778 1406 101 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 543 [ yy_current_state ])
        (nil)))
(debug_insn 1406 781 782 101 (var_location:SI D#22 (sign_extend:SI (reg:HI 192 [ D.6786 ]))) -1
     (nil))
(insn 782 1406 784 101 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
(debug_insn 784 782 785 101 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 785 784 787 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
(insn 787 785 788 101 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
(insn 788 787 791 101 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
(insn 791 788 792 101 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
(insn 792 791 793 101 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 793 792 794 101 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
(insn 794 793 795 101 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (nil)))
(insn 795 794 796 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
(jump_insn 796 795 797 101 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 789)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 789)
;;  succ:       102 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              101 [91.0%]  (DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 562 564

;; basic block 102, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       101 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              100 [9.0%] 
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u748(6){ }u749(7){ }u750(16){ }u751(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 542
;; lr  def 	 17 [flags] 87 473 474
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 562 564
;; live  gen 	 17 [flags] 87 473 474
;; live  kill	 17 [flags]
(code_label 797 796 798 102 199 "" [1 uses])
(note 798 797 801 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 801 798 802 102 (parallel [
            (set (reg:SI 473 [ D.6785 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1457 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 542 [ D.6785 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 802 801 803 102 (set (reg:DI 474 [ D.6785 ])
        (zero_extend:DI (reg:SI 473 [ D.6785 ]))) lex.yy.c:1457 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 473 [ D.6785 ])
        (nil)))
(insn 803 802 804 102 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 474 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 474 [ D.6785 ])
        (nil)))
(debug_insn 804 803 805 102 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1457 -1
     (nil))
(debug_insn 805 804 806 102 (var_location:QI D#1 (eq:QI (reg/v:SI 87 [ yy_current_state ])
        (const_int 101 [0x65]))) lex.yy.c:1458 -1
     (nil))
(debug_insn 806 805 807 102 (var_location:SI yy_is_jam (zero_extend:SI (debug_expr:QI D#1))) lex.yy.c:1458 -1
     (nil))
(insn 807 806 808 102 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1460 7 {*cmpsi_1}
     (nil))
(jump_insn 808 807 809 102 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1230)
            (pc))) lex.yy.c:1460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 1230)
;;  succ:       103 [72.0%]  (FALLTHRU)
;;              157 [28.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564

;; basic block 103, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 102, next block 104, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       102 [72.0%]  (FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u759(6){ }u760(7){ }u761(16){ }u762(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 562 564
;; live  gen 	 17 [flags] 89
;; live  kill	
(note 809 808 810 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(debug_insn 810 809 811 103 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 811 810 812 103 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 812 811 813 103 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(insn 813 812 814 103 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
(debug_insn 814 813 815 103 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
(insn 815 814 816 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 0 [0]))) lex.yy.c:1190 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 816 815 817 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 278)
            (pc))) lex.yy.c:1190 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 278)
;;  succ:       104 [2.0%]  (FALLTHRU,LOOP_EXIT)
;;              33 [98.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 562 564

;; basic block 104, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 103, next block 105, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       103 [2.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u766(6){ }u767(7){ }u768(16){ }u769(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  gen 	 88
;; live  kill	 17 [flags]
(note 817 816 818 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 818 817 819 104 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1193 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 819 818 820 104 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 89 {*movdi_internal}
     (nil))
(debug_insn 820 819 821 104 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 -1
     (nil))
(debug_insn 821 820 825 104 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1194 -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564

;; basic block 105, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 104, next block 106, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       97 [98.0%] 
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u774(6){ }u775(7){ }u776(16){ }u777(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 562 564
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
(code_label 825 821 826 105 197 "" [1 uses])
(note 826 825 827 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(debug_insn 827 826 828 105 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
(insn 828 827 829 105 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
(debug_insn 829 828 830 105 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
(insn 830 829 831 105 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 831 830 832 105 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 832 831 833 105 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
(jump_insn 833 832 834 105 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;;  succ:       106 [0.0%]  (FALLTHRU,LOOP_EXIT)
;;              107 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564

;; basic block 106, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 105, next block 107, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       105 [0.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u786(6){ }u787(7){ }u788(16){ }u789(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 834 833 835 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 835 834 836 106 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7f88bbbf2b40 *.LC21>)) lex.yy.c:1283 89 {*movdi_internal}
     (nil))
(call_insn 836 835 838 106 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1283 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 107, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       105 [100.0%] 
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u792(6){ }u793(7){ }u794(16){ }u795(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 838 836 839 107 203 "" [1 uses])
(note 839 838 840 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 840 839 841 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 841 840 842 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;;  succ:       108 [50.0%]  (FALLTHRU)
;;              110 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 562 564

;; basic block 108, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 107, next block 109, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [50.0%]  (FALLTHRU)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u798(6){ }u799(7){ }u800(16){ }u801(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 562 564
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
(note 842 841 843 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 843 842 844 108 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 844 843 845 108 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
(jump_insn 845 844 848 108 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;;  succ:       147 [16.1%] 
;;              109 [83.9%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 562 564

;; basic block 109, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 108, next block 110, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [83.9%]  (FALLTHRU,LOOP_EXIT)
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u806(6){ }u807(7){ }u808(16){ }u809(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 562 564
;; live  gen 	 88
;; live  kill	
(note 848 845 34 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 34 848 849 109 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 158 [ D.6783 ])) lex.yy.c:1169 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6783 ])
        (nil)))
;;  succ:       150 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564

;; basic block 110, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [50.0%] 
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u811(6){ }u812(7){ }u813(16){ }u814(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 562 564
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
(code_label 849 34 850 110 204 "" [1 uses])
(note 850 849 851 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 851 850 852 110 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 852 851 853 110 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 853 852 855 110 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
(debug_insn 855 853 856 110 (var_location:DI i (const_int 0 [0])) -1
     (nil))
(debug_insn 856 855 857 110 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
(debug_insn 857 856 858 110 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
(insn 858 857 859 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 859 858 1345 110 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;;  succ:       114 [9.0%] 
;;              111 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 562 564

;; basic block 111, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 110, next block 112, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       110 [91.0%]  (FALLTHRU)
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u823(6){ }u824(7){ }u825(16){ }u826(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 562 564
;; live  gen 	 227
;; live  kill	
(note 1345 859 25 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 25 1345 875 111 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;;  succ:       112 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564

;; basic block 112, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 111, next block 113, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [100.0%]  (FALLTHRU)
;;              112 [91.0%]  (DFS_BACK)
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u827(6){ }u828(7){ }u829(16){ }u830(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
(code_label 875 25 860 112 208 "" [1 uses])
(note 860 875 861 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(debug_insn 861 860 864 112 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
(debug_insn 864 861 865 112 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 865 864 866 112 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
(debug_insn 866 865 867 112 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 867 866 868 112 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
(insn 868 867 869 112 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
(insn 869 868 870 112 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
(insn 870 869 872 112 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 872 870 873 112 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
(debug_insn 873 872 874 112 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
(debug_insn 874 873 876 112 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
(insn 876 874 877 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
(jump_insn 877 876 878 112 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 875)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 875)
;;  succ:       113 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              112 [91.0%]  (DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 562 564

;; basic block 113, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 112, next block 114, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       112 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 562 564
;; live  gen 	 245
;; live  kill	
(note 878 877 879 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 879 878 880 113 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564

;; basic block 114, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       113 [100.0%]  (FALLTHRU)
;;              110 [9.0%] 
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u851(6){ }u852(7){ }u853(16){ }u854(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 880 879 881 114 207 "" [1 uses])
(note 881 880 882 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 882 881 883 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
(jump_insn 883 882 884 114 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;;  succ:       115 [28.0%]  (FALLTHRU)
;;              116 [72.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 562 564

;; basic block 115, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 114, next block 116, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       114 [28.0%]  (FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u857(6){ }u858(7){ }u859(16){ }u860(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 562 564
;; live  gen 	
;; live  kill	
(note 884 883 885 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 885 884 886 115 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
(insn 886 885 889 115 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;  succ:       137 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564

;; basic block 116, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 115, next block 117, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       114 [72.0%] 
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u862(6){ }u863(7){ }u864(16){ }u865(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
(code_label 889 886 890 116 209 "" [1 uses])
(note 890 889 891 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 891 890 892 116 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
(insn 892 891 893 116 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 893 892 895 116 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 895 893 896 116 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
(insn 896 895 897 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 897 896 964 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;;  succ:       125 [4.5%] 
;;              117 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564

;; basic block 117, loop depth 0, count 0, freq 14, maybe hot
;;  prev block 116, next block 118, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       116 [95.5%]  (FALLTHRU)
;;              124 [95.5%] 
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u874(6){ }u875(7){ }u876(16){ }u877(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 562 564
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
(code_label 964 897 899 117 217 "" [1 uses])
(note 899 964 900 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(debug_insn 900 899 901 117 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
(debug_insn 901 900 902 117 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 902 901 903 117 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 903 902 904 117 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
(debug_insn 904 903 905 117 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
(debug_insn 905 904 906 117 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 906 905 907 117 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
(insn 907 906 908 117 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
(insn 908 907 910 117 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 910 908 911 117 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
(insn 911 910 912 117 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 912 911 913 117 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;;  succ:       118 [50.0%]  (FALLTHRU)
;;              122 [50.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564

;; basic block 118, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 117, next block 119, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       117 [50.0%]  (FALLTHRU)
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u884(6){ }u885(7){ }u886(16){ }u887(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 562 564
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
(note 913 912 914 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 914 913 915 118 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
(insn 915 914 916 118 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 916 915 917 118 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
(insn 917 916 918 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 918 917 919 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;;  succ:       119 [50.0%]  (FALLTHRU)
;;              120 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 562 564

;; basic block 119, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 118, next block 120, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [50.0%]  (FALLTHRU)
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u893(6){ }u894(7){ }u895(16){ }u896(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 562 564
;; live  gen 	 240 482
;; live  kill	 17 [flags]
(note 919 918 920 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 920 919 921 119 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 921 920 922 119 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 922 921 925 119 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;;  succ:       121 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564

;; basic block 120, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 119, next block 121, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [50.0%] 
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u902(6){ }u903(7){ }u904(16){ }u905(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 562 564
;; live  gen 	 240
;; live  kill	
(code_label 925 922 926 120 213 "" [1 uses])
(note 926 925 927 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 927 926 26 120 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
(insn 26 927 928 120 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;;  succ:       121 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564

;; basic block 121, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 120, next block 122, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       119 [100.0%]  (FALLTHRU)
;;              120 [100.0%]  (FALLTHRU)
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u909(6){ }u910(7){ }u911(16){ }u912(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 562 564
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
(code_label 928 26 929 121 214 "" [0 uses])
(note 929 928 930 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(debug_insn 930 929 931 121 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
(debug_insn 931 930 932 121 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
(insn 932 931 933 121 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 933 932 934 121 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
(insn 934 933 935 121 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
(call_insn 935 934 936 121 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 936 935 937 121 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 937 936 938 121 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
(debug_insn 938 937 939 121 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
(insn 939 938 940 121 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
(insn 940 939 941 121 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 941 940 945 121 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;;  succ:       123 (LOOP_EXIT)
;;              124 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564

;; basic block 122, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 121, next block 123, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       117 [50.0%]  (LOOP_EXIT)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u926(6){ }u927(7){ }u928(16){ }u929(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; live  gen 	
;; live  kill	
(code_label 945 941 946 122 212 "" [1 uses])
(note 946 945 947 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 947 946 948 122 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1347 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;  succ:       123 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 123, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 122, next block 124, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 (LOOP_EXIT)
;;              122 [100.0%]  (FALLTHRU)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u931(6){ }u932(7){ }u933(16){ }u934(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 948 947 949 123 215 "" [1 uses])
(note 949 948 950 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 950 949 951 123 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f88bbbf2bd0 *.LC22>)) lex.yy.c:1351 89 {*movdi_internal}
     (nil))
(call_insn 951 950 954 123 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1351 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 124, loop depth 0, count 0, freq 14, maybe hot
;;  prev block 123, next block 125, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 [100.0%]  (FALLTHRU)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u937(6){ }u938(7){ }u939(16){ }u940(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 562 564
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
(note 954 951 955 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 955 954 956 124 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
(insn 956 955 957 124 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 957 956 958 124 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
(insn 958 957 959 124 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
(insn 959 958 960 124 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
(insn 960 959 961 124 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 961 960 963 124 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 963 961 965 124 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
(insn 965 963 966 124 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 966 965 967 124 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 964)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 964)
;;  succ:       125 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              117 [95.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 562 564

;; basic block 125, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 124, next block 126, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       124 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              116 [4.5%] 
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u954(6){ }u955(7){ }u956(16){ }u957(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245 562
;; lr  def 	 17 [flags] 309
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 562 564
;; live  gen 	 17 [flags] 309
;; live  kill	
(code_label 967 966 968 125 211 "" [1 uses])
(note 968 967 969 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 969 968 971 125 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
(insn 971 969 972 125 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 562))) 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
        (expr_list:REG_DEAD (reg:CC 17 flags)
            (expr_list:REG_EQUAL (if_then_else:DI (leu (reg:CC 17 flags)
                        (const_int 0 [0]))
                    (reg/v:DI 230 [ num_to_read ])
                    (const_int 8192 [0x2000]))
                (nil)))))
(debug_insn 972 971 973 125 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
(insn 973 972 974 125 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 974 973 975 125 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;;  succ:       126 [50.0%]  (FALLTHRU)
;;              131 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564

;; basic block 126, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 125, next block 127, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       125 [50.0%]  (FALLTHRU)
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u967(6){ }u968(7){ }u969(16){ }u970(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 562 564
;; live  gen 	 212
;; live  kill	
(note 975 974 27 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 27 975 1256 126 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;  succ:       127 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564

;; basic block 127, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 126, next block 128, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       126 [100.0%]  (FALLTHRU)
;;              158 [88.0%]  (DFS_BACK)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u971(6){ }u972(7){ }u973(16){ }u974(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 562 564
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
(code_label 1256 27 976 127 232 "" [1 uses])
(note 976 1256 977 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(debug_insn 977 976 978 127 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(debug_insn 978 977 979 127 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
(insn 979 978 980 127 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 980 979 1355 127 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(debug_insn 1355 980 981 127 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
(insn 981 1355 982 127 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 982 981 983 127 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
(insn 983 982 984 127 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 984 983 985 127 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;;  succ:       128 [72.0%]  (FALLTHRU)
;;              162 [28.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564

;; basic block 128, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 127, next block 129, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       127 [72.0%]  (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u982(6){ }u983(7){ }u984(16){ }u985(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(note 985 984 986 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 986 985 987 128 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 987 986 1273 128 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;;  succ:       158 [72.0%] 
;;              161 [28.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564

;; basic block 129, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 128, next block 130, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       162 [50.0%]  (LOOP_EXIT)
;;              160 [0.0%]  (LOOP_EXIT)
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u988(6){ }u989(7){ }u990(16){ }u991(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 1273 987 991 129 234 "" [2 uses])
(note 991 1273 992 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 992 991 993 129 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7f88bbbf2c60 *.LC23>)) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 993 992 1260 129 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 130, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 129, next block 131, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       161 [100.0%]  (FALLTHRU)
;;              158 [12.0%]  (FALLTHRU,LOOP_EXIT)
;;              163 [100.0%]  (FALLTHRU)
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u994(6){ }u995(7){ }u996(16){ }u997(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; live  gen 	 275
;; live  kill	
(code_label 1260 993 995 130 233 "" [0 uses])
(note 995 1260 996 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(insn 996 995 997 130 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 997 996 1000 130 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;;  succ:       136 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564

;; basic block 131, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 130, next block 132, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       125 [50.0%] 
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1000(6){ }u1001(7){ }u1002(16){ }u1003(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 562 564
;; live  gen 	 0 [ax] 270
;; live  kill	
(code_label 1000 997 1001 131 218 "" [1 uses])
(note 1001 1000 1002 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(call_insn/u 1002 1001 1003 131 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1003 1002 1004 131 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 1004 1003 1043 131 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;  succ:       132 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564

;; basic block 132, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 131, next block 133, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       131 [100.0%]  (FALLTHRU)
;;              135 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1007(6){ }u1008(7){ }u1009(16){ }u1010(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
(code_label 1043 1004 1005 132 225 "" [0 uses])
(note 1005 1043 1006 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1006 1005 1007 132 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1007 1006 1008 132 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
(debug_insn 1008 1007 1009 132 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
(debug_insn 1009 1008 1010 132 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
(insn 1010 1009 1011 132 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
(insn 1011 1010 1012 132 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1012 1011 1013 132 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1013 1012 1014 132 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1014 1013 1015 132 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1015 1014 1016 132 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
(call_insn 1016 1015 1017 132 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 1017 1016 1018 132 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 1018 1017 1019 132 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1019 1018 1020 132 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1020 1019 1021 132 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1021 1020 1022 132 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(insn 1022 1021 1023 132 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1023 1022 1024 132 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1024 1023 1025 132 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
(jump_insn 1025 1024 1026 132 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;;  succ:       133 [29.0%]  (FALLTHRU)
;;              159 [71.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 562 564

;; basic block 133, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 132, next block 134, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       132 [29.0%]  (FALLTHRU)
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1029(6){ }u1030(7){ }u1031(16){ }u1032(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
(note 1026 1025 1027 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 1027 1026 1028 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1028 1027 1029 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1029 1028 1030 133 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1030 1029 1031 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
(jump_insn 1031 1030 1032 133 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;;  succ:       160 [50.0%] 
;;              134 [50.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564

;; basic block 134, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 133, next block 135, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       133 [50.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1038(6){ }u1039(7){ }u1040(16){ }u1041(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; live  gen 	 275
;; live  kill	
(note 1032 1031 1033 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 1033 1032 1036 134 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       159 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564

;; basic block 135, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 134, next block 136, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       160 [100.0%]  (FALLTHRU)
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
(note 1036 1033 1037 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 1037 1036 1038 135 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1038 1037 1039 135 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1039 1038 1040 135 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1040 1039 1041 135 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1041 1040 1042 135 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1042 1041 1046 135 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;;  succ:       132 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 562 564

;; basic block 136, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 135, next block 137, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       130 [100.0%]  (FALLTHRU)
;;              159 [100.0%]  (FALLTHRU)
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1051(6){ }u1052(7){ }u1053(16){ }u1054(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; live  gen 	 17 [flags] 280 308
;; live  kill	
(code_label 1046 1042 1047 136 222 "" [0 uses])
(note 1047 1046 1048 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 1048 1047 1049 136 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
(insn 1049 1048 29 136 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
(insn 29 1049 1050 136 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
(insn 1050 29 1051 136 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1051 1050 1052 136 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1078)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1078)
;;  succ:       137 [50.0%]  (FALLTHRU)
;;              140 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 562 564

;; basic block 137, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 136, next block 138, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       136 [50.0%]  (FALLTHRU)
;;              115 [100.0%]  (FALLTHRU)
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1060(6){ }u1061(7){ }u1062(16){ }u1063(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1052 1051 1053 137 210 "" [0 uses])
(note 1053 1052 1054 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 1054 1053 1055 137 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 1055 1054 1056 137 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;;  succ:       138 [29.0%]  (FALLTHRU)
;;              139 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564

;; basic block 138, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 137, next block 139, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       137 [29.0%]  (FALLTHRU)
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1066(6){ }u1067(7){ }u1068(16){ }u1069(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 562 564
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
(note 1056 1055 1057 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1057 1056 1058 138 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
(insn 1058 1057 1059 138 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
(call_insn 1059 1058 1060 138 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1060 1059 1061 138 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1061 1060 1062 138 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1062 1061 1063 138 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1063 1062 1064 138 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1064 1063 1065 138 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
(insn 1065 1064 30 138 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 30 1065 1068 138 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;;  succ:       140 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564

;; basic block 139, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 138, next block 140, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       137 [71.0%] 
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1077(6){ }u1078(7){ }u1079(16){ }u1080(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 562 564
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
(code_label 1068 30 1069 139 227 "" [1 uses])
(note 1069 1068 1070 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1070 1069 1072 139 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
(insn 1072 1070 1074 139 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 540 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1074 1072 1075 139 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 495 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 541 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
(insn 1075 1074 1076 139 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
(insn 1076 1075 1077 139 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
(insn 1077 1076 31 139 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 31 1077 1078 139 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;;  succ:       140 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564

;; basic block 140, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 139, next block 141, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       136 [50.0%] 
;;              138 [100.0%]  (FALLTHRU)
;;              139 [100.0%]  (FALLTHRU)
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1087(6){ }u1088(7){ }u1089(16){ }u1090(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 562 564
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
(code_label 1078 31 1079 140 226 "" [1 uses])
(note 1079 1078 1080 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1080 1079 1081 140 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
(insn 1081 1080 1083 140 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1083 1081 1084 140 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
(insn 1084 1083 1085 140 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
(jump_insn 1085 1084 1086 140 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;;  succ:       141 [29.0%]  (FALLTHRU)
;;              143 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564

;; basic block 141, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 140, next block 142, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       140 [29.0%]  (FALLTHRU)
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1098(6){ }u1099(7){ }u1100(16){ }u1101(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 562 564
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
(note 1086 1085 1087 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1087 1086 1088 141 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
(debug_insn 1088 1087 1089 141 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
(debug_insn 1089 1088 1090 141 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
(insn 1090 1089 1091 141 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1091 1090 1092 141 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1092 1091 1093 141 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
(insn 1093 1092 1094 141 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
(insn 1094 1093 1095 141 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
(insn 1095 1094 1096 141 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
(call_insn 1096 1095 1097 141 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 1097 1096 1098 141 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 1098 1097 1099 141 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
(debug_insn 1099 1098 1100 141 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
(insn 1100 1099 1101 141 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
(insn 1101 1100 1102 141 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
(insn 1102 1101 1103 141 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
(insn 1103 1102 1104 141 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 1104 1103 1105 141 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;;  succ:       142 [0.0%]  (FALLTHRU,LOOP_EXIT)
;;              144 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564

;; basic block 142, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 141, next block 143, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       141 [0.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1124(6){ }u1125(7){ }u1126(16){ }u1127(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 1105 1104 1106 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 1106 1105 1107 142 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7f88bbbf2cf0 *.LC24>)) lex.yy.c:1394 89 {*movdi_internal}
     (nil))
(call_insn 1107 1106 1109 142 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1394 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 143, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 142, next block 144, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       140 [71.0%] 
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1130(6){ }u1131(7){ }u1132(16){ }u1133(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 562 564
;; live  gen 	 299
;; live  kill	
(code_label 1109 1107 1110 143 228 "" [1 uses])
(note 1110 1109 1111 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 1111 1110 1112 143 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;;  succ:       144 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564

;; basic block 144, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 143, next block 145, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       143 [100.0%]  (FALLTHRU)
;;              141 [100.0%] 
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 562 564
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
(code_label 1112 1111 1113 144 229 "" [1 uses])
(note 1113 1112 1114 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(insn 1114 1113 1115 144 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
        (nil)))
(insn 1115 1114 1116 144 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
(insn 1116 1115 1117 144 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
(insn 1117 1116 1118 144 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
(insn 1118 1117 1119 144 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
(insn 1119 1118 1120 144 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
(insn 1120 1119 1121 144 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
(insn 1121 1120 1122 144 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
(debug_insn 1122 1121 1123 144 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1123 1122 1124 144 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1124 1123 1125 144 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1125 1124 1126 144 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1126 1125 1127 144 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1127 1126 1128 144 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1128 1127 1129 144 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1129 1128 1130 144 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1130 1129 1131 144 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1131 1130 1132 144 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1132 1131 1133 144 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1133 1132 1134 144 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(insn 1134 1133 1135 144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
(jump_insn 1135 1134 1351 144 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;;  succ:       148 [100.0%] 
;;              145 (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 562 564

;; basic block 145, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 144, next block 146, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       144 (FALLTHRU,LOOP_EXIT)
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1151(6){ }u1152(7){ }u1153(16){ }u1154(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(note 1351 1135 1136 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 1136 1351 1137 145 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 2 [0x2]))) lex.yy.c:1205 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 308 [ ret_val ])
        (nil)))
(jump_insn 1137 1136 1140 145 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1140)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1140)
;;  succ:       146 [29.0%] 
;;              149 [71.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 562 564

;; basic block 146, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 145, next block 147, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       145 [29.0%] 
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1157(6){ }u1158(7){ }u1159(16){ }u1160(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 562 564
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
(code_label 1140 1137 1141 146 231 "" [1 uses])
(note 1141 1140 1142 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 1142 1141 1143 146 (set (reg/f:DI 506 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 347 [ D.6780 ])
        (nil)))
(insn 1143 1142 1144 146 (set (reg/f:DI 507 [ _934->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 506 [ *_955 ])
                (const_int 8 [0x8])) [1 _934->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 506 [ *_955 ])
        (nil)))
(insn 1144 1143 33 146 (parallel [
            (set (reg/f:DI 324 [ D.6783 ])
                (plus:DI (reg:DI 289 [ D.6781 ])
                    (reg/f:DI 507 [ _934->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 507 [ _934->yy_ch_buf ])
        (expr_list:REG_DEAD (reg:DI 289 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 33 1144 1344 146 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 324 [ D.6783 ])) lex.yy.c:1205 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324 [ D.6783 ])
        (nil)))
;;  succ:       150 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564

;; basic block 147, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 146, next block 148, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       108 [16.1%] 
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 562 564
;; live  gen 	 306
;; live  kill	
(code_label 1344 33 1343 147 242 "" [1 uses])
(note 1343 1344 32 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 32 1343 1147 147 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;;  succ:       148 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564

;; basic block 148, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 147, next block 149, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       147 [100.0%]  (FALLTHRU)
;;              144 [100.0%] 
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1171(6){ }u1172(7){ }u1173(16){ }u1174(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 562 564
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
(code_label 1147 32 1148 148 205 "" [1 uses])
(note 1148 1147 1149 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1149 1148 1150 148 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1150 1149 1151 148 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1151 1150 1152 148 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1152 1151 1153 148 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1153 1152 1154 148 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1154 1153 1155 148 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1155 1154 1156 148 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1156 1155 1157 148 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1157 1156 1158 148 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1158 1157 1159 148 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1159 1158 1160 148 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1160 1159 1161 148 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(insn 1161 1160 1162 148 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
(insn 1162 1161 1163 148 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
(insn 1163 1162 1164 148 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 1164 1163 1165 148 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1165 1164 1166 148 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1166 1165 1167 148 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1167 1166 1168 148 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 1168 1167 1172 148 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;;  succ:       41 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 562 564

;; basic block 149, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 148, next block 150, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       145 [71.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1183(6){ }u1184(7){ }u1185(16){ }u1186(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306 562 564
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
(note 1172 1168 1173 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 1173 1172 1174 149 (set (reg:DI 514 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1238 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
(insn 1174 1173 1175 149 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/f:DI 306 [ D.6783 ])
                    (reg:DI 514 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1238 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 514 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1175 1174 1176 149 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1238 89 {*movdi_internal}
     (nil))
(call_insn 1176 1175 1177 149 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1240 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1177 1176 1178 149 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 1178 1177 1179 149 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1240 -1
     (nil))
(debug_insn 1179 1178 1180 149 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1242 -1
     (nil))
(insn 1180 1179 1181 149 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1243 89 {*movdi_internal}
     (nil))
(debug_insn 1181 1180 1184 149 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1243 -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 562 564

;; basic block 150, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 149, next block 151, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       146 [100.0%]  (FALLTHRU)
;;              109 [100.0%]  (FALLTHRU)
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1196(6){ }u1197(7){ }u1198(16){ }u1199(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 562 564
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
(code_label 1184 1181 1185 150 206 "" [0 uses])
(note 1185 1184 1186 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1186 1185 1187 150 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1187 1186 1188 150 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1188 1187 1189 150 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1189 1188 1190 150 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1190 1189 1191 150 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1191 1190 1192 150 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1192 1191 1193 150 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1193 1192 1194 150 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1194 1193 1195 150 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1195 1194 1196 150 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1196 1195 1197 150 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1197 1196 1198 150 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1198 1197 1199 150 (var_location:DI D#9 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1199 1198 1200 150 (var_location:DI D#8 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1200 1199 1201 150 (var_location:DI D#7 (ashift:DI (debug_expr:DI D#8)
        (const_int 3 [0x3]))) lex.yy.c:1248 -1
     (nil))
(debug_insn 1201 1200 1202 150 (var_location:DI D#6 (plus:DI (debug_expr:DI D#9)
        (debug_expr:DI D#7))) lex.yy.c:1248 -1
     (nil))
(debug_insn 1202 1201 1203 150 (var_location:DI D#5 (mem/f:DI (debug_expr:DI D#6) [0 +0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1203 1202 1204 150 (var_location:DI D#4 (mem/f/j:DI (plus:DI (debug_expr:DI D#5)
            (const_int 8 [0x8])) [0 D#5->yy_ch_buf+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1204 1203 1205 150 (var_location:SI D#3 (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1205 1204 1206 150 (var_location:DI D#2 (sign_extend:DI (debug_expr:SI D#3))) lex.yy.c:1248 -1
     (nil))
(insn 1206 1205 1207 150 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1248 89 {*movdi_internal}
     (nil))
(call_insn 1207 1206 1208 150 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1250 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1208 1207 1209 150 (set (reg/v:SI 160 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1250 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 1209 1208 1210 150 (var_location:SI yy_current_state (reg/v:SI 160 [ yy_current_state ])) lex.yy.c:1250 -1
     (nil))
(debug_insn 1210 1209 1211 150 (var_location:DI yy_cp (plus:DI (debug_expr:DI D#4)
        (debug_expr:DI D#2))) lex.yy.c:1252 -1
     (nil))
(insn 1211 1210 1212 150 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1253 89 {*movdi_internal}
     (nil))
(debug_insn 1212 1211 1214 150 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1253 -1
     (nil))
(insn 1214 1212 1215 150 (set (reg:DI 516 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 160 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 160 [ yy_current_state ])
        (nil)))
(insn 1215 1214 1218 150 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 516 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 516 [ yy_current_state ])
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564

;; basic block 151, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 150, next block 152, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       41 [2.2%]  (LOOP_EXIT)
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1207(6){ }u1208(7){ }u1209(16){ }u1210(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 1218 1215 1219 151 140 "" [1 uses])
(note 1219 1218 1220 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 1220 1219 1221 151 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7f88bbbf2d80 *.LC25>)) lex.yy.c:1261 89 {*movdi_internal}
     (nil))
(call_insn 1221 1220 1223 151 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1261 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 152, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 151, next block 153, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1213(6){ }u1214(7){ }u1215(16){ }u1216(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1223 1221 1224 152 156 "" [1 uses])
(note 1224 1223 42 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(insn 42 1224 1330 152 (set (reg:SI 92 [ D.6777 ])
        (const_int 276 [0x114])) mycc.l:75 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 153, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 152, next block 154, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [2.3%]  (LOOP_EXIT)
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1217(6){ }u1218(7){ }u1219(16){ }u1220(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1330 42 1329 153 238 "" [1 uses])
(note 1329 1330 43 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 43 1329 1334 153 (set (reg:SI 92 [ D.6777 ])
        (const_int 277 [0x115])) mycc.l:76 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 154, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 153, next block 155, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       51 [2.0%]  (LOOP_EXIT)
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1221(6){ }u1222(7){ }u1223(16){ }u1224(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1334 43 1333 154 239 "" [1 uses])
(note 1333 1334 68 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(insn 68 1333 1338 154 (set (reg:SI 92 [ D.6777 ])
        (const_int 0 [0])) mycc.l:62 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 155, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 154, next block 156, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       52 [2.0%]  (LOOP_EXIT)
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1225(6){ }u1226(7){ }u1227(16){ }u1228(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1338 68 1337 155 240 "" [1 uses])
(note 1337 1338 67 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 67 1337 1225 155 (set (reg:SI 92 [ D.6777 ])
        (const_int 0 [0])) mycc.l:62 90 {*movsi_internal}
     (nil))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 156, loop depth 0, count 0, freq 61, maybe hot
;;  prev block 155, next block 157, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       60 [100.0%]  (FALLTHRU)
;;              55 [100.0%]  (FALLTHRU)
;;              59 [100.0%]  (FALLTHRU)
;;              57 [100.0%]  (FALLTHRU)
;;              67 [21.6%] 
;;              65 [100.0%]  (FALLTHRU)
;;              66 [100.0%]  (FALLTHRU)
;;              68 [100.0%]  (FALLTHRU)
;;              153 [100.0%]  (FALLTHRU)
;;              152 [100.0%]  (FALLTHRU)
;;              43 [100.0%]  (FALLTHRU)
;;              69 [100.0%]  (FALLTHRU)
;;              70 [100.0%]  (FALLTHRU)
;;              71 [100.0%]  (FALLTHRU)
;;              72 [100.0%]  (FALLTHRU)
;;              73 [100.0%]  (FALLTHRU)
;;              74 [100.0%]  (FALLTHRU)
;;              75 [100.0%]  (FALLTHRU)
;;              76 [100.0%]  (FALLTHRU)
;;              77 [100.0%]  (FALLTHRU)
;;              78 [100.0%]  (FALLTHRU)
;;              79 [100.0%]  (FALLTHRU)
;;              80 [100.0%]  (FALLTHRU)
;;              81 [100.0%]  (FALLTHRU)
;;              82 [100.0%]  (FALLTHRU)
;;              83 [100.0%]  (FALLTHRU)
;;              84 [100.0%]  (FALLTHRU)
;;              85 [100.0%]  (FALLTHRU)
;;              86 [100.0%]  (FALLTHRU)
;;              87 [100.0%]  (FALLTHRU)
;;              88 [100.0%]  (FALLTHRU)
;;              89 [100.0%]  (FALLTHRU)
;;              90 [100.0%]  (FALLTHRU)
;;              91 [100.0%]  (FALLTHRU)
;;              154 [100.0%]  (FALLTHRU)
;;              155 [100.0%]  (FALLTHRU)
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1229(6){ }u1230(7){ }u1231(16){ }u1232(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 1225 67 1226 156 157 "" [1 uses])
(note 1226 1225 1319 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(insn 1319 1226 1320 156 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ D.6777 ])) lex.yy.c:1265 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92 [ D.6777 ])
        (nil)))
(insn 1320 1319 1321 156 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [1 D.6797+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) lex.yy.c:1265 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 1321 1320 1230 156 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1324)
            (pc))) lex.yy.c:1265 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1324)
;;  succ:       165 [100.0%] 
;;              164 [0.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 157, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 156, next block 158, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       102 [28.0%] 
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1236(6){ }u1237(7){ }u1238(16){ }u1239(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 562 564
;; live  gen 	 89
;; live  kill	
(code_label 1230 1321 1231 157 201 "" [1 uses])
(note 1231 1230 1232 157 [bb 157] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1232 1231 1233 157 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 1233 1232 1234 157 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 1234 1233 1235 157 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(insn 1235 1234 1236 157 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
(debug_insn 1236 1235 1239 157 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 562 564

;; basic block 158, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 157, next block 159, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       128 [72.0%] 
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1241(6){ }u1242(7){ }u1243(16){ }u1244(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 562 564
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
(code_label 1239 1236 1240 158 220 "" [1 uses])
(note 1240 1239 1242 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1242 1240 1243 158 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
(insn 1243 1242 1244 158 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1244 1243 1245 158 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1245 1244 1246 158 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1246 1245 1247 158 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
(insn 1247 1246 1248 158 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1248 1247 1249 158 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
(insn 1249 1248 1250 158 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1250 1249 1251 158 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1251 1250 1252 158 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
(insn 1252 1251 1254 158 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 1254 1252 1255 158 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(debug_insn 1255 1254 1257 158 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
(insn 1257 1255 1258 158 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
(jump_insn 1258 1257 1263 158 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1256)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1256)
;;  succ:       127 [88.0%]  (DFS_BACK)
;;              130 [12.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 562 564

;; basic block 159, loop depth 0, count 0, freq 6, maybe hot
;;  prev block 158, next block 160, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       134 [100.0%]  (FALLTHRU)
;;              132 [71.0%]  (LOOP_EXIT)
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1262(6){ }u1263(7){ }u1264(16){ }u1265(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 562 564
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
(code_label 1263 1258 1264 159 223 "" [1 uses])
(note 1264 1263 1265 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(insn 1265 1264 1266 159 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1266 1265 1267 159 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1267 1266 1268 159 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1268 1267 1271 159 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 525 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 525 [ D.6781 ]))
                (nil)))))
;;  succ:       136 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 562 564

;; basic block 160, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 159, next block 161, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       133 [50.0%] 
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1270(6){ }u1271(7){ }u1272(16){ }u1273(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1271 1268 1272 160 224 "" [1 uses])
(note 1272 1271 1274 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(insn 1274 1272 1275 160 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 1275 1274 1281 160 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;;  succ:       129 [0.0%]  (LOOP_EXIT)
;;              135 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 562 564

;; basic block 161, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 160, next block 162, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       128 [28.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
(note 1281 1275 1284 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1284 1281 1285 161 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
(insn 1285 1284 1286 161 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1286 1285 1287 161 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1287 1286 1288 161 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1288 1287 1289 161 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 528 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 528 [ D.6781 ]))
                (nil)))))
(insn 1289 1288 1290 161 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 1290 1289 1291 161 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
(insn 1291 1290 1292 161 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1292 1291 1293 161 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
(insn 1293 1292 1294 161 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1294 1293 1295 161 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1295 1294 1296 161 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
(debug_insn 1296 1295 28 161 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
(insn 28 1296 1299 161 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;;  succ:       130 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564

;; basic block 162, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 161, next block 163, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       127 [28.0%]  (LOOP_EXIT)
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1295(6){ }u1296(7){ }u1297(16){ }u1298(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
(code_label 1299 28 1300 162 219 "" [1 uses])
(note 1300 1299 1303 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1303 1300 1304 162 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
(debug_insn 1304 1303 1305 162 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(insn 1305 1304 1306 162 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1306 1305 1307 162 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1307 1306 1308 162 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1308 1307 1309 162 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
(jump_insn 1309 1308 1310 162 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;;  succ:       129 [50.0%]  (LOOP_EXIT)
;;              163 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564

;; basic block 163, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 162, next block 164, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       162 [50.0%]  (FALLTHRU)
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1305(6){ }u1306(7){ }u1307(16){ }u1308(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 562 564
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
(note 1310 1309 1311 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(insn 1311 1310 1312 163 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1312 1311 1313 163 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1313 1312 1314 163 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1314 1313 1353 163 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 535 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 535 [ D.6781 ]))
                (nil)))))
;;  succ:       130 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 562 564

;; basic block 164, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 163, next block 165, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       156 [0.0%]  (FALLTHRU)
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1313(6){ }u1314(7){ }u1315(16){ }u1316(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 1353 1314 1322 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(call_insn 1322 1353 1324 164 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f88bbdacaf8 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) lex.yy.c:1265 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f88bbdacaf8 __stack_chk_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 165, loop depth 0, count 0, freq 63, maybe hot
;;  prev block 164, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       156 [100.0%] 
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1318(6){ }u1319(7){ }u1320(16){ }u1321(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1324 1322 1354 165 237 "" [1 uses])
(note 1354 1324 1325 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
(insn 1325 1354 0 165 (use (reg/i:SI 0 ax)) lex.yy.c:1265 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_buffer(char*, yy_size_t) (_Z14yy_scan_bufferPcm, funcdef_no=101, decl_uid=4272, cgraph_uid=101, symbol_order=128)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 12 n_edges 14 count 12 (    1)


yy_buffer_state* yy_scan_buffer(char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r4={4d,1u} r5={7d,4u} r6={1d,11u} r7={1d,14u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,10u} r17={8d,4u} r18={3d} r19={3d} r20={1d,11u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={4d,1u} r88={1d,2u} r97={1d,4u} r98={1d,4u} r99={1d,13u} 
;;    total ref usage 334{252d,82u,0e} in 37{34 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243
;;  reg->defs[] map:	0[0,4] 1[5,8] 2[9,12] 4[13,16] 5[17,23] 6[24,24] 7[25,25] 8[26,28] 9[29,31] 10[32,34] 11[35,37] 12[38,40] 13[41,43] 14[44,46] 15[47,49] 16[50,50] 17[51,58] 18[59,61] 19[62,64] 20[65,65] 21[66,69] 22[70,73] 23[74,77] 24[78,81] 25[82,85] 26[86,89] 27[90,93] 28[94,97] 29[98,100] 30[101,103] 31[104,106] 32[107,109] 33[110,112] 34[113,115] 35[116,118] 36[119,121] 37[122,125] 38[126,129] 39[130,132] 40[133,135] 45[136,138] 46[139,141] 47[142,144] 48[145,147] 49[148,150] 50[151,153] 51[154,156] 52[157,159] 53[160,162] 54[163,165] 55[166,168] 56[169,171] 57[172,174] 58[175,177] 59[178,180] 60[181,183] 61[184,186] 62[187,189] 63[190,192] 64[193,195] 65[196,198] 66[199,201] 67[202,204] 68[205,207] 69[208,210] 70[211,213] 71[214,216] 72[217,219] 73[220,222] 74[223,225] 75[226,228] 76[229,231] 77[232,234] 78[235,237] 79[238,240] 80[241,243] 87[244,247] 88[248,248] 97[249,249] 98[250,250] 99[251,251] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d16(4){ }d23(5){ }d24(6){ }d25(7){ }d50(16){ }d65(20){ }d69(21){ }d73(22){ }d77(23){ }d81(24){ }d85(25){ }d89(26){ }d93(27){ }d97(28){ }d125(37){ }d129(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[4],1[8],2[12],4[16],5[23],6[24],7[25],16[50],20[65],21[69],22[73],23[77],24[81],25[85],26[89],27[93],28[97],37[125],38[129]
;; rd  kill	(68) 0[0,1,2,3,4],1[5,6,7,8],2[9,10,11,12],4[13,14,15,16],5[17,18,19,20,21,22,23],6[24],7[25],16[50],20[65],21[66,67,68,69],22[70,71,72,73],23[74,75,76,77],24[78,79,80,81],25[82,83,84,85],26[86,87,88,89],27[90,91,92,93],28[94,95,96,97],37[122,123,124,125],38[126,127,128,129]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(6) 4[16],5[23],6[24],7[25],16[50],20[65]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 8 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d24(bb 0 insn -1) }u1(7){ d25(bb 0 insn -1) }u2(16){ d50(bb 0 insn -1) }u3(20){ d65(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 97 98
;; live  kill	
;; rd  in  	(6) 4[16],5[23],6[24],7[25],16[50],20[65]
;; rd  gen 	(3) 17[58],97[249],98[250]
;; rd  kill	(10) 17[51,52,53,54,55,56,57,58],97[249],98[250]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; rd  out 	(6) 6[24],7[25],16[50],20[65],97[249],98[250]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 2 )->[3]->( 9 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ d24(bb 0 insn -1) }u9(7){ d25(bb 0 insn -1) }u10(16){ d50(bb 0 insn -1) }u11(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  gen 	 17 [flags] 88
;; live  kill	 17 [flags]
;; rd  in  	(6) 6[24],7[25],16[50],20[65],97[249],98[250]
;; rd  gen 	(2) 17[51],88[248]
;; rd  kill	(9) 17[51,52,53,54,55,56,57,58],88[248]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; rd  out 	(7) 6[24],7[25],16[50],20[65],88[248],97[249],98[250]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 3 )->[4]->( 10 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ d24(bb 0 insn -1) }u17(7){ d25(bb 0 insn -1) }u18(16){ d50(bb 0 insn -1) }u19(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 6[24],7[25],16[50],20[65],88[248],97[249],98[250]
;; rd  gen 	(1) 17[56]
;; rd  kill	(8) 17[51,52,53,54,55,56,57,58]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; rd  out 	(6) 6[24],7[25],16[50],20[65],88[248],97[249]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ d24(bb 0 insn -1) }u24(7){ d25(bb 0 insn -1) }u25(16){ d50(bb 0 insn -1) }u26(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 99
;; live  kill	
;; rd  in  	(6) 6[24],7[25],16[50],20[65],88[248],97[249]
;; rd  gen 	(3) 0[3],17[52],99[251]
;; rd  kill	(14) 0[0,1,2,3,4],17[51,52,53,54,55,56,57,58],99[251]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; rd  out 	(7) 6[24],7[25],16[50],20[65],88[248],97[249],99[251]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 5 )->[6]->( )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(6){ d24(bb 0 insn -1) }u33(7){ d25(bb 0 insn -1) }u34(16){ d50(bb 0 insn -1) }u35(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(7) 6[24],7[25],16[50],20[65],88[248],97[249],99[251]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[25],16[50],20[65]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 5 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(6){ d24(bb 0 insn -1) }u39(7){ d25(bb 0 insn -1) }u40(16){ d50(bb 0 insn -1) }u41(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  gen 	 5 [di] 87
;; live  kill	
;; rd  in  	(7) 6[24],7[25],16[50],20[65],88[248],97[249],99[251]
;; rd  gen 	(1) 87[244]
;; rd  kill	(4) 87[244,245,246,247]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; rd  out 	(5) 6[24],7[25],16[50],20[65],87[244]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 2 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(6){ d24(bb 0 insn -1) }u61(7){ d25(bb 0 insn -1) }u62(16){ d50(bb 0 insn -1) }u63(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(6) 6[24],7[25],16[50],20[65],97[249],98[250]
;; rd  gen 	(1) 87[247]
;; rd  kill	(4) 87[244,245,246,247]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; rd  out 	(5) 6[24],7[25],16[50],20[65],87[247]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 3 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ d24(bb 0 insn -1) }u65(7){ d25(bb 0 insn -1) }u66(16){ d50(bb 0 insn -1) }u67(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(7) 6[24],7[25],16[50],20[65],88[248],97[249],98[250]
;; rd  gen 	(1) 87[246]
;; rd  kill	(4) 87[244,245,246,247]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; rd  out 	(5) 6[24],7[25],16[50],20[65],87[246]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 4 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(6){ d24(bb 0 insn -1) }u69(7){ d25(bb 0 insn -1) }u70(16){ d50(bb 0 insn -1) }u71(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(6) 6[24],7[25],16[50],20[65],88[248],97[249]
;; rd  gen 	(1) 87[245]
;; rd  kill	(4) 87[244,245,246,247]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; rd  out 	(5) 6[24],7[25],16[50],20[65],87[245]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 8 10 7 9 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(6){ d24(bb 0 insn -1) }u73(7){ d25(bb 0 insn -1) }u74(16){ d50(bb 0 insn -1) }u75(20){ d65(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(8) 6[24],7[25],16[50],20[65],87[244,245,246,247]
;; rd  gen 	(1) 0[0]
;; rd  kill	(5) 0[0,1,2,3,4]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[24],7[25],16[50],20[65]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 16 { d50(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u78(0){ d0(bb 11 insn 54) }u79(6){ d24(bb 0 insn -1) }u80(7){ d25(bb 0 insn -1) }u81(20){ d65(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[24],7[25],16[50],20[65]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 11 insn 54) }
;;   reg 6 { d24(bb 0 insn -1) }
;;   reg 7 { d25(bb 0 insn -1) }
;;   reg 20 { d65(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 16 to worklist
  Adding insn 19 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 32 to worklist
  Adding insn 47 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 55 to worklist
Finished finding needed instructions:
  Adding insn 54 to worklist
Processing use of (reg 87 [ D.6818 ]) in insn 54:
  Adding insn 7 to worklist
  Adding insn 5 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
Processing use of (reg 99) in insn 6:
  Adding insn 24 to worklist
Processing use of (reg 0 ax) in insn 24:
Processing use of (reg 0 ax) in insn 55:
Processing use of (reg 88 [ D.6819 ]) in insn 36:
  Adding insn 14 to worklist
Processing use of (reg 99) in insn 36:
Processing use of (reg 98 [ size ]) in insn 14:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 97 [ base ]) in insn 37:
  Adding insn 2 to worklist
Processing use of (reg 99) in insn 37:
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 97 [ base ]) in insn 38:
Processing use of (reg 99) in insn 38:
Processing use of (reg 99) in insn 39:
Processing use of (reg 99) in insn 40:
Processing use of (subreg (reg 88 [ D.6819 ]) 0) in insn 41:
Processing use of (reg 99) in insn 41:
Processing use of (reg 99) in insn 42:
Processing use of (reg 99) in insn 43:
Processing use of (reg 99) in insn 44:
Processing use of (reg 99) in insn 45:
Processing use of (reg 7 sp) in insn 47:
Processing use of (reg 5 di) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 99) in insn 46:
Processing use of (reg 7 sp) in insn 32:
Processing use of (reg 5 di) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 7 sp) in insn 23:
Processing use of (reg 5 di) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 17 flags) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 99) in insn 28:
Processing use of (reg 17 flags) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 97 [ base ]) in insn 18:
Processing use of (reg 98 [ size ]) in insn 18:
Processing use of (reg 17 flags) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 97 [ base ]) in insn 15:
Processing use of (reg 98 [ size ]) in insn 15:
Processing use of (reg 17 flags) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 98 [ size ]) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_buffer(char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r4={4d,1u} r5={7d,4u} r6={1d,11u} r7={1d,14u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,10u} r17={8d,4u} r18={3d} r19={3d} r20={1d,11u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={4d,1u} r88={1d,2u} r97={1d,4u} r98={1d,4u} r99={1d,13u} 
;;    total ref usage 334{252d,82u,0e} in 37{34 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 97 98
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 97 [ base ])
        (reg:DI 5 di [ base ])) lex.yy.c:1857 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ base ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 98 [ size ])
        (reg:DI 4 si [ size ])) lex.yy.c:1857 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ size ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 98 [ size ])
            (const_int 1 [0x1]))) lex.yy.c:1860 8 {*cmpdi_1}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 60)
            (pc))) lex.yy.c:1860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 395 (nil)))
 -> 60)
;;  succ:       8 [4.0%] 
;;              3 [96.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98

;; basic block 3, loop depth 0, count 0, freq 9605, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [96.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  gen 	 17 [flags] 88
;; live  kill	 17 [flags]
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (parallel [
            (set (reg:DI 88 [ D.6819 ])
                (plus:DI (reg/v:DI 98 [ size ])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1861 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (plus:DI (reg/v/f:DI 97 [ base ])
                        (reg/v:DI 98 [ size ]))
                    (const_int -2 [0xfffffffffffffffe])) [0 *_6+0 S1 A8])
            (const_int 0 [0]))) lex.yy.c:1860 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 64)
            (pc))) lex.yy.c:1860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1000 (nil)))
 -> 64)
;;  succ:       9 [10.0%] 
;;              4 [90.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98

;; basic block 4, loop depth 0, count 0, freq 8644, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [90.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  gen 	 17 [flags]
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (plus:DI (reg/v/f:DI 97 [ base ])
                        (reg/v:DI 98 [ size ]))
                    (const_int -1 [0xffffffffffffffff])) [0 *_10+0 S1 A8])
            (const_int 0 [0]))) lex.yy.c:1861 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg/v:DI 98 [ size ])
        (nil)))
(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) lex.yy.c:1861 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2139 (nil)))
 -> 68)
;;  succ:       10 [21.4%] 
;;              5 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97

;; basic block 5, loop depth 0, count 0, freq 6795, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [78.6%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 99
;; live  kill	
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 5 (var_location:DI size (const_int 64 [0x40])) -1
     (nil))
(insn 22 21 23 5 (set (reg:DI 5 di)
        (const_int 64 [0x40])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 23 22 24 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 24 23 26 5 (set (reg/f:DI 99)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 99)
            (nil))))
(debug_insn 26 24 27 5 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1866 -1
     (nil))
(debug_insn 27 26 28 5 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1866 -1
     (nil))
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 99)
            (const_int 0 [0]))) lex.yy.c:1867 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) lex.yy.c:1867 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 34)
;;  succ:       6 [0.0%]  (FALLTHRU)
;;              7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99

;; basic block 6, loop depth 0, count 0, freq 3
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [0.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7f88bbca4bd0 *.LC27>)) lex.yy.c:1868 89 {*movdi_internal}
     (nil))
(call_insn 32 31 34 6 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1868 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 6793, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  gen 	 5 [di] 87
;; live  kill	
(code_label 34 32 35 7 319 "" [1 uses])
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 7 (set (mem:DI (plus:DI (reg/f:DI 99)
                (const_int 24 [0x18])) [4 MEM[(struct yy_buffer_state *)_26].yy_buf_size+0 S8 A64])
        (reg:DI 88 [ D.6819 ])) lex.yy.c:1870 89 {*movdi_internal}
     (nil))
(insn 37 36 38 7 (set (mem/f:DI (plus:DI (reg/f:DI 99)
                (const_int 8 [0x8])) [1 MEM[(struct yy_buffer_state *)_26].yy_ch_buf+0 S8 A64])
        (reg/v/f:DI 97 [ base ])) lex.yy.c:1871 89 {*movdi_internal}
     (nil))
(insn 38 37 39 7 (set (mem/f:DI (plus:DI (reg/f:DI 99)
                (const_int 16 [0x10])) [1 MEM[(struct yy_buffer_state *)_26].yy_buf_pos+0 S8 A64])
        (reg/v/f:DI 97 [ base ])) lex.yy.c:1871 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 97 [ base ])
        (nil)))
(insn 39 38 40 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 36 [0x24])) [2 MEM[(struct yy_buffer_state *)_26].yy_is_our_buffer+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1872 90 {*movsi_internal}
     (nil))
(insn 40 39 41 7 (set (mem/f:DI (reg/f:DI 99) [1 MEM[(struct yy_buffer_state *)_26].yy_input_file+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1873 89 {*movdi_internal}
     (nil))
(insn 41 40 42 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 32 [0x20])) [2 MEM[(struct yy_buffer_state *)_26].yy_n_chars+0 S4 A64])
        (subreg:SI (reg:DI 88 [ D.6819 ]) 0)) lex.yy.c:1874 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6819 ])
        (nil)))
(insn 42 41 43 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 40 [0x28])) [2 MEM[(struct yy_buffer_state *)_26].yy_is_interactive+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1875 90 {*movsi_internal}
     (nil))
(insn 43 42 44 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 44 [0x2c])) [2 MEM[(struct yy_buffer_state *)_26].yy_at_bol+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1876 90 {*movsi_internal}
     (nil))
(insn 44 43 45 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 56 [0x38])) [2 MEM[(struct yy_buffer_state *)_26].yy_fill_buffer+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1877 90 {*movsi_internal}
     (nil))
(insn 45 44 46 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 60 [0x3c])) [2 MEM[(struct yy_buffer_state *)_26].yy_buffer_status+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1878 90 {*movsi_internal}
     (nil))
(insn 46 45 47 7 (set (reg:DI 5 di)
        (reg/f:DI 99)) lex.yy.c:1880 89 {*movdi_internal}
     (nil))
(call_insn 47 46 6 7 (call (mem:QI (symbol_ref:DI ("_Z19yy_switch_to_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c288 yy_switch_to_buffer>) [0 yy_switch_to_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1880 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z19yy_switch_to_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c288 yy_switch_to_buffer>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 6 47 60 7 (set (reg/f:DI 87 [ D.6818 ])
        (reg/f:DI 99)) lex.yy.c:1882 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99)
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 8, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [4.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(6){ }u61(7){ }u62(16){ }u63(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 60 6 59 8 320 "" [1 uses])
(note 59 60 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 59 64 8 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 9, loop depth 0, count 0, freq 961, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [10.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 64 7 63 9 321 "" [1 uses])
(note 63 64 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 63 68 9 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 10, loop depth 0, count 0, freq 1849, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [21.4%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 68 5 67 10 322 "" [1 uses])
(note 67 68 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 67 48 10 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 11, loop depth 0, count 0, freq 9997, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(6){ }u73(7){ }u74(16){ }u75(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 48 8 49 11 318 "" [0 uses])
(note 49 48 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 54 49 55 11 (set (reg/i:DI 0 ax)
        (reg/f:DI 87 [ D.6818 ])) lex.yy.c:1883 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6818 ])
        (nil)))
(insn 55 54 0 11 (use (reg/i:DI 0 ax)) lex.yy.c:1883 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_bytes(const char*, yy_size_t) (_Z13yy_scan_bytesPKcm, funcdef_no=103, decl_uid=4277, cgraph_uid=103, symbol_order=130)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 10 count 10 (  1.1)


yy_buffer_state* yy_scan_bytes(const char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={10d,4u} r18={4d} r19={4d} r20={1d,8u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r87={1d,4u} r89={2d,6u} r93={1d,4u} r94={1d,5u} r96={1d,1u} r97={1d,5u} r99={1d,1u} 
;;    total ref usage 403{327d,76u,0e} in 39{35 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318
;;  reg->defs[] map:	0[0,5] 1[6,10] 2[11,15] 4[16,21] 5[22,30] 6[31,31] 7[32,32] 8[33,36] 9[37,40] 10[41,44] 11[45,48] 12[49,52] 13[53,56] 14[57,60] 15[61,64] 16[65,65] 17[66,75] 18[76,79] 19[80,83] 20[84,84] 21[85,89] 22[90,94] 23[95,99] 24[100,104] 25[105,109] 26[110,114] 27[115,119] 28[120,124] 29[125,128] 30[129,132] 31[133,136] 32[137,140] 33[141,144] 34[145,148] 35[149,152] 36[153,156] 37[157,161] 38[162,166] 39[167,170] 40[171,174] 45[175,178] 46[179,182] 47[183,186] 48[187,190] 49[191,194] 50[195,198] 51[199,202] 52[203,206] 53[207,210] 54[211,214] 55[215,218] 56[219,222] 57[223,226] 58[227,230] 59[231,234] 60[235,238] 61[239,242] 62[243,246] 63[247,250] 64[251,254] 65[255,258] 66[259,262] 67[263,266] 68[267,270] 69[271,274] 70[275,278] 71[279,282] 72[283,286] 73[287,290] 74[291,294] 75[295,298] 76[299,302] 77[303,306] 78[307,310] 79[311,314] 80[315,318] 87[319,319] 89[320,321] 93[322,322] 94[323,323] 96[324,324] 97[325,325] 99[326,326] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d21(4){ }d30(5){ }d31(6){ }d32(7){ }d65(16){ }d84(20){ }d89(21){ }d94(22){ }d99(23){ }d104(24){ }d109(25){ }d114(26){ }d119(27){ }d124(28){ }d161(37){ }d166(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[5],1[10],2[15],4[21],5[30],6[31],7[32],16[65],20[84],21[89],22[94],23[99],24[104],25[109],26[114],27[119],28[124],37[161],38[166]
;; rd  kill	(85) 0[0,1,2,3,4,5],1[6,7,8,9,10],2[11,12,13,14,15],4[16,17,18,19,20,21],5[22,23,24,25,26,27,28,29,30],6[31],7[32],16[65],20[84],21[85,86,87,88,89],22[90,91,92,93,94],23[95,96,97,98,99],24[100,101,102,103,104],25[105,106,107,108,109],26[110,111,112,113,114],27[115,116,117,118,119],28[120,121,122,123,124],37[157,158,159,160,161],38[162,163,164,165,166]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(6) 4[21],5[30],6[31],7[32],16[65],20[84]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d31(bb 0 insn -1) }u1(7){ d32(bb 0 insn -1) }u2(16){ d65(bb 0 insn -1) }u3(20){ d84(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 94 96 97
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 94 96 97
;; live  kill	 17 [flags]
;; rd  in  	(6) 4[21],5[30],6[31],7[32],16[65],20[84]
;; rd  gen 	(6) 0[4],17[73],87[319],94[323],96[324],97[325]
;; rd  kill	(20) 0[0,1,2,3,4,5],17[66,67,68,69,70,71,72,73,74,75],87[319],94[323],96[324],97[325]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; rd  out 	(8) 6[31],7[32],16[65],20[84],87[319],94[323],96[324],97[325]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

( 2 )->[3]->( 4 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ d31(bb 0 insn -1) }u16(7){ d32(bb 0 insn -1) }u17(16){ d65(bb 0 insn -1) }u18(20){ d84(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 17 [flags] 89
;; live  kill	
;; rd  in  	(8) 6[31],7[32],16[65],20[84],87[319],94[323],96[324],97[325]
;; rd  gen 	(2) 17[72],89[321]
;; rd  kill	(12) 17[66,67,68,69,70,71,72,73,74,75],89[320,321]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; rd  out 	(9) 6[31],7[32],16[65],20[84],87[319],89[321],94[323],96[324],97[325]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

( 3 6 )->[4]->( 7 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ d31(bb 0 insn -1) }u22(7){ d32(bb 0 insn -1) }u23(16){ d65(bb 0 insn -1) }u24(20){ d84(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 93
;; live  kill	
;; rd  in  	(10) 6[31],7[32],16[65],20[84],87[319],89[320,321],94[323],96[324],97[325]
;; rd  gen 	(3) 0[3],17[70],93[322]
;; rd  kill	(17) 0[0,1,2,3,4,5],17[66,67,68,69,70,71,72,73,74,75],93[322]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; rd  out 	(5) 6[31],7[32],16[65],20[84],93[322]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

( 2 )->[5]->( )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(6){ d31(bb 0 insn -1) }u39(7){ d32(bb 0 insn -1) }u40(16){ d65(bb 0 insn -1) }u41(20){ d84(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(8) 6[31],7[32],16[65],20[84],87[319],94[323],96[324],97[325]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[32],16[65],20[84]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

( 3 6 )->[6]->( 4 6 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(6){ d31(bb 0 insn -1) }u45(7){ d32(bb 0 insn -1) }u46(16){ d65(bb 0 insn -1) }u47(20){ d84(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  def 	 17 [flags] 89 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	 17 [flags] 89 99
;; live  kill	 17 [flags]
;; rd  in  	(12) 6[31],7[32],16[65],17[67],20[84],87[319],89[320,321],94[323],96[324],97[325],99[326]
;; rd  gen 	(3) 17[67],89[320],99[326]
;; rd  kill	(13) 17[66,67,68,69,70,71,72,73,74,75],89[320,321],99[326]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; rd  out 	(9) 6[31],7[32],16[65],20[84],87[319],89[320],94[323],96[324],97[325]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

( 4 )->[7]->( )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(6){ d31(bb 0 insn -1) }u60(7){ d32(bb 0 insn -1) }u61(16){ d65(bb 0 insn -1) }u62(20){ d84(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(5) 6[31],7[32],16[65],20[84],93[322]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(3) 7[32],16[65],20[84]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

( 4 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ d31(bb 0 insn -1) }u66(7){ d32(bb 0 insn -1) }u67(16){ d65(bb 0 insn -1) }u68(20){ d84(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(5) 6[31],7[32],16[65],20[84],93[322]
;; rd  gen 	(1) 0[0]
;; rd  kill	(6) 0[0,1,2,3,4,5]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[31],7[32],16[65],20[84]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 16 { d65(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u72(0){ d0(bb 8 insn 69) }u73(6){ d31(bb 0 insn -1) }u74(7){ d32(bb 0 insn -1) }u75(20){ d84(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[31],7[32],16[65],20[84]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 69) }
;;   reg 6 { d31(bb 0 insn -1) }
;;   reg 7 { d32(bb 0 insn -1) }
;;   reg 20 { d84(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 12 to worklist
  Adding insn 22 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 39 to worklist
  Adding insn 52 to worklist
  Adding insn 46 to worklist
  Adding insn 60 to worklist
  Adding insn 70 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
  Adding insn 69 to worklist
Processing use of (reg 93 [ b ]) in insn 69:
  Adding insn 29 to worklist
Processing use of (reg 0 ax) in insn 29:
Processing use of (reg 93 [ b ]) in insn 64:
Processing use of (reg 0 ax) in insn 70:
Processing use of (reg 7 sp) in insn 60:
Processing use of (reg 5 di) in insn 60:
  Adding insn 59 to worklist
Processing use of (reg 89 [ i ]) in insn 46:
  Adding insn 5 to worklist
  Adding insn 47 to worklist
Processing use of (reg 94 [ D.6837 ]) in insn 46:
  Adding insn 13 to worklist
Processing use of (reg 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ]) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 89 [ i ]) in insn 45:
Processing use of (reg 96 [ yybytes ]) in insn 45:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 0 ax) in insn 13:
Processing use of (reg 89 [ i ]) in insn 47:
Processing use of (reg 17 flags) in insn 52:
  Adding insn 51 to worklist
Processing use of (reg 89 [ i ]) in insn 51:
Processing use of (reg 97 [ _yybytes_len ]) in insn 51:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 39:
Processing use of (reg 5 di) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 94 [ D.6837 ]) in insn 24:
Processing use of (reg 97 [ _yybytes_len ]) in insn 24:
Processing use of (reg 94 [ D.6837 ]) in insn 25:
Processing use of (reg 97 [ _yybytes_len ]) in insn 25:
Processing use of (reg 7 sp) in insn 28:
Processing use of (reg 4 si) in insn 28:
  Adding insn 26 to worklist
Processing use of (reg 5 di) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 94 [ D.6837 ]) in insn 27:
Processing use of (reg 87 [ n ]) in insn 26:
  Adding insn 8 to worklist
Processing use of (reg 97 [ _yybytes_len ]) in insn 8:
Processing use of (reg 17 flags) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 93 [ b ]) in insn 31:
Processing use of (reg 17 flags) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 97 [ _yybytes_len ]) in insn 21:
Processing use of (reg 7 sp) in insn 12:
Processing use of (reg 5 di) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 87 [ n ]) in insn 11:
Processing use of (reg 17 flags) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 94 [ D.6837 ]) in insn 17:
starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_bytes(const char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,8u} r7={1d,12u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,7u} r17={10d,4u} r18={4d} r19={4d} r20={1d,8u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r87={1d,4u} r89={2d,6u} r93={1d,4u} r94={1d,5u} r96={1d,1u} r97={1d,5u} r99={1d,1u} 
;;    total ref usage 403{327d,76u,0e} in 39{35 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 94 96 97
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 94 96 97
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 96 [ yybytes ])
        (reg:DI 5 di [ yybytes ])) lex.yy.c:1907 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ yybytes ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 97 [ _yybytes_len ])
        (reg:DI 4 si [ _yybytes_len ])) lex.yy.c:1907 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ _yybytes_len ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (parallel [
            (set (reg/v:DI 87 [ n ])
                (plus:DI (reg/v:DI 97 [ _yybytes_len ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1914 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 9 8 10 2 (var_location:DI n (reg/v:DI 87 [ n ])) lex.yy.c:1914 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:DI size (reg/v:DI 87 [ n ])) lex.yy.c:1914 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/v:DI 87 [ n ])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 12 11 13 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 13 12 15 2 (set (reg/f:DI 94 [ D.6837 ])
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 98)
            (nil))))
(debug_insn 15 13 16 2 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1915 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:DI buf (clobber (const_int 0 [0]))) lex.yy.c:1915 -1
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 94 [ D.6837 ])
            (const_int 0 [0]))) lex.yy.c:1916 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) lex.yy.c:1916 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 36)
;;  succ:       5 [0.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

;; basic block 3, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 17 [flags] 89
;; live  kill	
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 5 3 (var_location:DI i (const_int 0 [0])) -1
     (nil))
(insn 5 20 21 3 (set (reg/v:DI 89 [ i ])
        (const_int 0 [0])) lex.yy.c:1919 89 {*movdi_internal}
     (nil))
(insn 21 5 22 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 97 [ _yybytes_len ])
            (const_int 0 [0]))) lex.yy.c:1919 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 22 21 50 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 75)
            (pc))) lex.yy.c:1919 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 75)
;;  succ:       4 [9.0%]  (FALLTHRU)
;;              6 [91.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [9.0%]  (FALLTHRU)
;;              6 [9.0%]  (LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 93
;; live  kill	
(code_label 50 22 23 4 330 "" [1 uses])
(note 23 50 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 94 [ D.6837 ])
                    (reg/v:DI 97 [ _yybytes_len ]))
                (const_int 1 [0x1])) [0 *_16+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1922 93 {*movqi_internal}
     (nil))
(insn 25 24 26 4 (set (mem:QI (plus:DI (reg/f:DI 94 [ D.6837 ])
                (reg/v:DI 97 [ _yybytes_len ])) [0 *_14+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1922 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/v:DI 97 [ _yybytes_len ])
        (nil)))
(insn 26 25 27 4 (set (reg:DI 4 si)
        (reg/v:DI 87 [ n ])) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 87 [ n ])
        (nil)))
(insn 27 26 28 4 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.6837 ])) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 94 [ D.6837 ])
        (nil)))
(call_insn 28 27 29 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z14yy_scan_bufferPcm") [flags 0x3]  <function_decl 0x7f88bc07ca20 yy_scan_buffer>) [0 yy_scan_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:1924 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z14yy_scan_bufferPcm") [flags 0x3]  <function_decl 0x7f88bc07ca20 yy_scan_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 29 28 30 4 (set (reg/v/f:DI 93 [ b ])
        (reg:DI 0 ax)) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 30 29 31 4 (var_location:DI b (reg/v/f:DI 93 [ b ])) lex.yy.c:1924 -1
     (nil))
(insn 31 30 32 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 93 [ b ])
            (const_int 0 [0]))) lex.yy.c:1925 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 32 31 36 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) lex.yy.c:1925 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 57)
;;  succ:       7 [0.0%] 
;;              8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 36 32 37 5 326 "" [1 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7f88bbcc7a20 *.LC29>)) lex.yy.c:1917 89 {*movdi_internal}
     (nil))
(call_insn 39 38 75 5 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1917 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       3 [91.0%] 
;;              6 [91.0%]  (FALLTHRU,DFS_BACK)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u44(6){ }u45(7){ }u46(16){ }u47(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  def 	 17 [flags] 89 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	 17 [flags] 89 99
;; live  kill	 17 [flags]
(code_label 75 39 74 6 332 "" [1 uses])
(note 74 75 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 74 45 6 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
(insn 45 44 46 6 (set (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (mem:QI (plus:DI (reg/v/f:DI 96 [ yybytes ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: yybytes_9(D), index: i_27, offset: 0B]+0 S1 A8])) lex.yy.c:1920 93 {*movqi_internal}
     (nil))
(insn 46 45 47 6 (set (mem:QI (plus:DI (reg/f:DI 94 [ D.6837 ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: _24, index: i_27, offset: 0B]+0 S1 A8])
        (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])) lex.yy.c:1920 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (nil)))
(insn 47 46 49 6 (parallel [
            (set (reg/v:DI 89 [ i ])
                (plus:DI (reg/v:DI 89 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1919 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 49 47 51 6 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
(insn 51 49 52 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 97 [ _yybytes_len ])
            (reg/v:DI 89 [ i ]))) lex.yy.c:1919 8 {*cmpdi_1}
     (nil))
(jump_insn 52 51 57 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) lex.yy.c:1919 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 50)
;;  succ:       4 [9.0%]  (LOOP_EXIT)
;;              6 [91.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [0.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 57 52 58 7 328 "" [1 uses])
(note 58 57 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7f88bbcc7ab0 *.LC30>)) lex.yy.c:1926 89 {*movdi_internal}
     (nil))
(call_insn 60 59 63 7 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1926 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  gen 	 0 [ax]
;; live  kill	
(note 63 60 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 69 8 (set (mem:SI (plus:DI (reg/v/f:DI 93 [ b ])
                (const_int 36 [0x24])) [2 b_20->yy_is_our_buffer+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1931 90 {*movsi_internal}
     (nil))
(insn 69 64 70 8 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 93 [ b ])) lex.yy.c:1934 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 93 [ b ])
        (nil)))
(insn 70 69 0 8 (use (reg/i:DI 0 ax)) lex.yy.c:1934 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_string(const char*) (_Z14yy_scan_stringPKc, funcdef_no=102, decl_uid=4274, cgraph_uid=102, symbol_order=129)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


yy_buffer_state* yy_scan_string(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r90={1d,2u} r92={1d,1u} 
;;    total ref usage 186{168d,18u,0e} in 7{5 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 38, 39, 40, 41, 42, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165
;;  reg->defs[] map:	0[0,2] 1[3,5] 2[6,8] 4[9,12] 5[13,17] 6[18,18] 7[19,19] 8[20,21] 9[22,23] 10[24,25] 11[26,27] 12[28,29] 13[30,31] 14[32,33] 15[34,35] 16[36,36] 17[37,38] 18[39,40] 19[41,42] 20[43,43] 21[44,46] 22[47,49] 23[50,52] 24[53,55] 25[56,58] 26[59,61] 27[62,64] 28[65,67] 29[68,69] 30[70,71] 31[72,73] 32[74,75] 33[76,77] 34[78,79] 35[80,81] 36[82,83] 37[84,86] 38[87,89] 39[90,91] 40[92,93] 45[94,95] 46[96,97] 47[98,99] 48[100,101] 49[102,103] 50[104,105] 51[106,107] 52[108,109] 53[110,111] 54[112,113] 55[114,115] 56[116,117] 57[118,119] 58[120,121] 59[122,123] 60[124,125] 61[126,127] 62[128,129] 63[130,131] 64[132,133] 65[134,135] 66[136,137] 67[138,139] 68[140,141] 69[142,143] 70[144,145] 71[146,147] 72[148,149] 73[150,151] 74[152,153] 75[154,155] 76[156,157] 77[158,159] 78[160,161] 79[162,163] 80[164,165] 90[166,166] 92[167,167] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d5(1){ }d8(2){ }d12(4){ }d17(5){ }d18(6){ }d19(7){ }d36(16){ }d43(20){ }d46(21){ }d49(22){ }d52(23){ }d55(24){ }d58(25){ }d61(26){ }d64(27){ }d67(28){ }d86(37){ }d89(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[2],1[5],2[8],4[12],5[17],6[18],7[19],16[36],20[43],21[46],22[49],23[52],24[55],25[58],26[61],27[64],28[67],37[86],38[89]
;; rd  kill	(52) 0[0,1,2],1[3,4,5],2[6,7,8],4[9,10,11,12],5[13,14,15,16,17],6[18],7[19],16[36],20[43],21[44,45,46],22[47,48,49],23[50,51,52],24[53,54,55],25[56,57,58],26[59,60,61],27[62,63,64],28[65,66,67],37[84,85,86],38[87,88,89]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[17],6[18],7[19],16[36],20[43]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d18(bb 0 insn -1) }u1(7){ d19(bb 0 insn -1) }u2(16){ d36(bb 0 insn -1) }u3(20){ d43(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 92
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 90 92
;; live  kill	
;; rd  in  	(5) 5[17],6[18],7[19],16[36],20[43]
;; rd  gen 	(3) 0[0],90[166],92[167]
;; rd  kill	(5) 0[0,1,2],90[166],92[167]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[18],7[19],16[36],20[43]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d18(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 16 { d36(bb 0 insn -1) }
;;   reg 20 { d43(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(0){ d0(bb 2 insn 13) }u15(6){ d18(bb 0 insn -1) }u16(7){ d19(bb 0 insn -1) }u17(20){ d43(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[18],7[19],16[36],20[43]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 13) }
;;   reg 6 { d18(bb 0 insn -1) }
;;   reg 7 { d19(bb 0 insn -1) }
;;   reg 20 { d43(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 13:
Processing use of (reg 4 si) in insn 13:
  Adding insn 11 to worklist
Processing use of (reg 5 di) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 90 [ yystr ]) in insn 12:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 92) in insn 11:
  Adding insn 8 to worklist
Processing use of (reg 0 ax) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 7 sp) in insn 7:
Processing use of (reg 5 di) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 90 [ yystr ]) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_string(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r90={1d,2u} r92={1d,1u} 
;;    total ref usage 186{168d,18u,0e} in 7{5 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 92
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 90 92
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 90 [ yystr ])
        (reg:DI 5 di [ yystr ])) lex.yy.c:1894 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ yystr ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ yystr ])) lex.yy.c:1896 89 {*movdi_internal}
     (nil))
(call_insn/i 7 6 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f88bc2f60d8 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 0 [0]))) lex.yy.c:1896 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f88bc2f60d8 strlen>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 8 7 11 2 (set (reg:DI 92)
        (reg:DI 0 ax)) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 11 8 12 2 (set (reg:DI 4 si)
        (reg:DI 92)) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 92)
        (nil)))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ yystr ])) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 90 [ yystr ])
        (nil)))
(call_insn/j 13 12 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z13yy_scan_bytesPKcm") [flags 0x3]  <function_decl 0x7f88bc07cbd0 yy_scan_bytes>) [0 yy_scan_bytes S1 A8])
            (const_int 0 [0]))) lex.yy.c:1896 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z13yy_scan_bytesPKcm") [flags 0x3]  <function_decl 0x7f88bc07cbd0 yy_scan_bytes>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yyget_lineno() (_Z12yyget_linenov, funcdef_no=105, decl_uid=5475, cgraph_uid=105, symbol_order=132)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


int yyget_lineno()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 20[9,9] 21[10,10] 22[11,11] 23[12,12] 24[13,13] 25[14,14] 26[15,15] 27[16,16] 28[17,17] 37[18,18] 38[19,19] 90[20,20] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(20){ }d10(21){ }d11(22){ }d12(23){ }d13(24){ }d14(25){ }d15(26){ }d16(27){ }d17(28){ }d18(37){ }d19(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[9]
;; rd  gen 	(2) 0[0],90[20]
;; rd  kill	(3) 0[0,1],90[20]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(0){ d0(bb 2 insn 10) }u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(20){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 90 [ yylineno ]) in insn 10:
  Adding insn 5 to worklist
Processing use of (reg 0 ax) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


int yyget_lineno()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:SI 90 [ yylineno ])
        (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])) lex.yy.c:1971 90 {*movsi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ yylineno ])) lex.yy.c:1972 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90 [ yylineno ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:SI 0 ax)) lex.yy.c:1972 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function FILE* yyget_in() (_Z8yyget_inv, funcdef_no=106, decl_uid=5467, cgraph_uid=106, symbol_order=133)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


FILE* yyget_in()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 20[9,9] 21[10,10] 22[11,11] 23[12,12] 24[13,13] 25[14,14] 26[15,15] 27[16,16] 28[17,17] 37[18,18] 38[19,19] 90[20,20] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(20){ }d10(21){ }d11(22){ }d12(23){ }d13(24){ }d14(25){ }d15(26){ }d16(27){ }d17(28){ }d18(37){ }d19(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[9]
;; rd  gen 	(2) 0[0],90[20]
;; rd  kill	(3) 0[0,1],90[20]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(0){ d0(bb 2 insn 10) }u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(20){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 90 [ yyin ]) in insn 10:
  Adding insn 5 to worklist
Processing use of (reg 0 ax) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


FILE* yyget_in()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1979 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yyin ])) lex.yy.c:1980 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yyin ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1980 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function FILE* yyget_out() (_Z9yyget_outv, funcdef_no=107, decl_uid=5470, cgraph_uid=107, symbol_order=134)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


FILE* yyget_out()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 20[9,9] 21[10,10] 22[11,11] 23[12,12] 24[13,13] 25[14,14] 26[15,15] 27[16,16] 28[17,17] 37[18,18] 38[19,19] 90[20,20] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(20){ }d10(21){ }d11(22){ }d12(23){ }d13(24){ }d14(25){ }d15(26){ }d16(27){ }d17(28){ }d18(37){ }d19(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[9]
;; rd  gen 	(2) 0[0],90[20]
;; rd  kill	(3) 0[0,1],90[20]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(0){ d0(bb 2 insn 10) }u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(20){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 90 [ yyout ]) in insn 10:
  Adding insn 5 to worklist
Processing use of (reg 0 ax) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


FILE* yyget_out()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yyout ])
        (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])) lex.yy.c:1987 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yyout ])) lex.yy.c:1988 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yyout ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1988 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_size_t yyget_leng() (_Z10yyget_lengv, funcdef_no=108, decl_uid=5473, cgraph_uid=108, symbol_order=135)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


yy_size_t yyget_leng()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 20[9,9] 21[10,10] 22[11,11] 23[12,12] 24[13,13] 25[14,14] 26[15,15] 27[16,16] 28[17,17] 37[18,18] 38[19,19] 90[20,20] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(20){ }d10(21){ }d11(22){ }d12(23){ }d13(24){ }d14(25){ }d15(26){ }d16(27){ }d17(28){ }d18(37){ }d19(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[9]
;; rd  gen 	(2) 0[0],90[20]
;; rd  kill	(3) 0[0,1],90[20]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(0){ d0(bb 2 insn 10) }u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(20){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 90 [ yyleng ]) in insn 10:
  Adding insn 5 to worklist
Processing use of (reg 0 ax) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


yy_size_t yyget_leng()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:DI 90 [ yyleng ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:1995 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 90 [ yyleng ])) lex.yy.c:1996 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 90 [ yyleng ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1996 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function char* yyget_text() (_Z10yyget_textv, funcdef_no=109, decl_uid=5474, cgraph_uid=109, symbol_order=136)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


char* yyget_text()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 20[9,9] 21[10,10] 22[11,11] 23[12,12] 24[13,13] 25[14,14] 26[15,15] 27[16,16] 28[17,17] 37[18,18] 38[19,19] 90[20,20] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(20){ }d10(21){ }d11(22){ }d12(23){ }d13(24){ }d14(25){ }d15(26){ }d16(27){ }d17(28){ }d18(37){ }d19(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[9]
;; rd  gen 	(2) 0[0],90[20]
;; rd  kill	(3) 0[0,1],90[20]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(0){ d0(bb 2 insn 10) }u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(20){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 90 [ yytext ]) in insn 10:
  Adding insn 5 to worklist
Processing use of (reg 0 ax) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


char* yyget_text()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:2004 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yytext ])) lex.yy.c:2005 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yytext ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:2005 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_lineno(int) (_Z12yyset_linenoi, funcdef_no=110, decl_uid=5477, cgraph_uid=110, symbol_order=137)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void yyset_lineno(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 6[5,5] 7[6,6] 16[7,7] 20[8,8] 21[9,9] 22[10,10] 23[11,11] 24[12,12] 25[13,13] 26[14,14] 27[15,15] 28[16,16] 37[17,17] 38[18,18] 87[19,19] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(4){ }d4(5){ }d5(6){ }d6(7){ }d7(16){ }d8(20){ }d9(21){ }d10(22){ }d11(23){ }d12(24){ }d13(25){ }d14(26){ }d15(27){ }d16(28){ }d17(37){ }d18(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;; rd  kill	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[4],6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d8(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(5) 5[4],6[5],7[6],16[7],20[8]
;; rd  gen 	(1) 87[19]
;; rd  kill	(1) 87[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(6){ d5(bb 0 insn -1) }u7(7){ d6(bb 0 insn -1) }u8(20){ d8(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[5],7[6],16[7],20[8]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 6 to worklist
Finished finding needed instructions:
Processing use of (reg 87 [ _line_number ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_lineno(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 87 [ _line_number ])
        (reg:SI 5 di [ _line_number ])) lex.yy.c:2012 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ _line_number ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
        (reg/v:SI 87 [ _line_number ])) lex.yy.c:2014 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ _line_number ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_in(FILE*) (_Z8yyset_inP8_IO_FILE, funcdef_no=111, decl_uid=5469, cgraph_uid=111, symbol_order=138)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void yyset_in(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 6[5,5] 7[6,6] 16[7,7] 20[8,8] 21[9,9] 22[10,10] 23[11,11] 24[12,12] 25[13,13] 26[14,14] 27[15,15] 28[16,16] 37[17,17] 38[18,18] 87[19,19] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(4){ }d4(5){ }d5(6){ }d6(7){ }d7(16){ }d8(20){ }d9(21){ }d10(22){ }d11(23){ }d12(24){ }d13(25){ }d14(26){ }d15(27){ }d16(28){ }d17(37){ }d18(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;; rd  kill	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[4],6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d8(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(5) 5[4],6[5],7[6],16[7],20[8]
;; rd  gen 	(1) 87[19]
;; rd  kill	(1) 87[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(6){ d5(bb 0 insn -1) }u7(7){ d6(bb 0 insn -1) }u8(20){ d8(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[5],7[6],16[7],20[8]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 6 to worklist
Finished finding needed instructions:
Processing use of (reg 87 [ _in_str ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_in(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ _in_str ])
        (reg:DI 5 di [ _in_str ])) lex.yy.c:2024 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ _in_str ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/v/f:DI 87 [ _in_str ])) lex.yy.c:2025 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ _in_str ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_out(FILE*) (_Z9yyset_outP8_IO_FILE, funcdef_no=112, decl_uid=5472, cgraph_uid=112, symbol_order=139)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void yyset_out(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 6[5,5] 7[6,6] 16[7,7] 20[8,8] 21[9,9] 22[10,10] 23[11,11] 24[12,12] 25[13,13] 26[14,14] 27[15,15] 28[16,16] 37[17,17] 38[18,18] 87[19,19] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(4){ }d4(5){ }d5(6){ }d6(7){ }d7(16){ }d8(20){ }d9(21){ }d10(22){ }d11(23){ }d12(24){ }d13(25){ }d14(26){ }d15(27){ }d16(28){ }d17(37){ }d18(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;; rd  kill	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[4],6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d8(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(5) 5[4],6[5],7[6],16[7],20[8]
;; rd  gen 	(1) 87[19]
;; rd  kill	(1) 87[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(6){ d5(bb 0 insn -1) }u7(7){ d6(bb 0 insn -1) }u8(20){ d8(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[5],7[6],16[7],20[8]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 6 to worklist
Finished finding needed instructions:
Processing use of (reg 87 [ _out_str ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_out(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ _out_str ])
        (reg:DI 5 di [ _out_str ])) lex.yy.c:2029 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ _out_str ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (reg/v/f:DI 87 [ _out_str ])) lex.yy.c:2030 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ _out_str ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yyget_debug() (_Z11yyget_debugv, funcdef_no=113, decl_uid=5461, cgraph_uid=113, symbol_order=140)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


int yyget_debug()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 4[4,4] 5[5,5] 6[6,6] 7[7,7] 16[8,8] 20[9,9] 21[10,10] 22[11,11] 23[12,12] 24[13,13] 25[14,14] 26[15,15] 27[16,16] 28[17,17] 37[18,18] 38[19,19] 90[20,20] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d9(20){ }d10(21){ }d11(22){ }d12(23){ }d13(24){ }d14(25){ }d15(26){ }d16(27){ }d17(28){ }d18(37){ }d19(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;; rd  kill	(20) 0[0,1],1[2],2[3],4[4],5[5],6[6],7[7],16[8],20[9],21[10],22[11],23[12],24[13],25[14],26[15],27[16],28[17],37[18],38[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d9(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
;; rd  in  	(4) 6[6],7[7],16[8],20[9]
;; rd  gen 	(2) 0[0],90[20]
;; rd  kill	(3) 0[0,1],90[20]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[6],7[7],16[8],20[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(0){ d0(bb 2 insn 10) }u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(20){ d9(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[6],7[7],16[8],20[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 10) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d9(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 11 to worklist
Finished finding needed instructions:
  Adding insn 10 to worklist
Processing use of (reg 90 [ yy_flex_debug ]) in insn 10:
  Adding insn 5 to worklist
Processing use of (reg 0 ax) in insn 11:
starting the processing of deferred insns
ending the processing of deferred insns


int yyget_debug()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:SI 90 [ yy_flex_debug ])
        (mem/c:SI (symbol_ref:DI ("yy_flex_debug") [flags 0x2]  <var_decl 0x7f88bc080ab0 yy_flex_debug>) [2 yy_flex_debug+0 S4 A32])) lex.yy.c:2035 90 {*movsi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ yy_flex_debug ])) lex.yy.c:2036 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90 [ yy_flex_debug ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:SI 0 ax)) lex.yy.c:2036 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_debug(int) (_Z11yyset_debugi, funcdef_no=114, decl_uid=5463, cgraph_uid=114, symbol_order=141)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void yyset_debug(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,4] 6[5,5] 7[6,6] 16[7,7] 20[8,8] 21[9,9] 22[10,10] 23[11,11] 24[12,12] 25[13,13] 26[14,14] 27[15,15] 28[16,16] 37[17,17] 38[18,18] 87[19,19] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(4){ }d4(5){ }d5(6){ }d6(7){ }d7(16){ }d8(20){ }d9(21){ }d10(22){ }d11(23){ }d12(24){ }d13(25){ }d14(26){ }d15(27){ }d16(28){ }d17(37){ }d18(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;; rd  kill	(19) 0[0],1[1],2[2],4[3],5[4],6[5],7[6],16[7],20[8],21[9],22[10],23[11],24[12],25[13],26[14],27[15],28[16],37[17],38[18]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[4],6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d5(bb 0 insn -1) }u1(7){ d6(bb 0 insn -1) }u2(16){ d7(bb 0 insn -1) }u3(20){ d8(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
;; rd  in  	(5) 5[4],6[5],7[6],16[7],20[8]
;; rd  gen 	(1) 87[19]
;; rd  kill	(1) 87[19]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[5],7[6],16[7],20[8]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 16 { d7(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u6(6){ d5(bb 0 insn -1) }u7(7){ d6(bb 0 insn -1) }u8(20){ d8(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[5],7[6],16[7],20[8]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d5(bb 0 insn -1) }
;;   reg 7 { d6(bb 0 insn -1) }
;;   reg 20 { d8(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 6 to worklist
Finished finding needed instructions:
Processing use of (reg 87 [ _bdebug ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


void yyset_debug(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 87 [ _bdebug ])
        (reg:SI 5 di [ _bdebug ])) lex.yy.c:2039 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ _bdebug ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/c:SI (symbol_ref:DI ("yy_flex_debug") [flags 0x2]  <var_decl 0x7f88bc080ab0 yy_flex_debug>) [2 yy_flex_debug+0 S4 A32])
        (reg/v:SI 87 [ _bdebug ])) lex.yy.c:2040 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ _bdebug ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yylex_destroy() (_Z13yylex_destroyv, funcdef_no=116, decl_uid=5460, cgraph_uid=116, symbol_order=143)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 11 (  1.2)


int yylex_destroy()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,2u} r1={6d} r2={6d} r4={6d} r5={9d,3u} r6={1d,8u} r7={1d,13u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={12d,3u} r18={5d} r19={5d} r20={1d,8u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r89={1d,2u} r90={1d,2u} r91={1d,5u} r92={1d,2u} r95={1d,2u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 460{399d,61u,0e} in 38{33 regular + 5 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389
;;  reg->defs[] map:	0[0,6] 1[7,12] 2[13,18] 4[19,24] 5[25,33] 6[34,34] 7[35,35] 8[36,40] 9[41,45] 10[46,50] 11[51,55] 12[56,60] 13[61,65] 14[66,70] 15[71,75] 16[76,76] 17[77,88] 18[89,93] 19[94,98] 20[99,99] 21[100,105] 22[106,111] 23[112,117] 24[118,123] 25[124,129] 26[130,135] 27[136,141] 28[142,147] 29[148,152] 30[153,157] 31[158,162] 32[163,167] 33[168,172] 34[173,177] 35[178,182] 36[183,187] 37[188,193] 38[194,199] 39[200,204] 40[205,209] 45[210,214] 46[215,219] 47[220,224] 48[225,229] 49[230,234] 50[235,239] 51[240,244] 52[245,249] 53[250,254] 54[255,259] 55[260,264] 56[265,269] 57[270,274] 58[275,279] 59[280,284] 60[285,289] 61[290,294] 62[295,299] 63[300,304] 64[305,309] 65[310,314] 66[315,319] 67[320,324] 68[325,329] 69[330,334] 70[335,339] 71[340,344] 72[345,349] 73[350,354] 74[355,359] 75[360,364] 76[365,369] 77[370,374] 78[375,379] 79[380,384] 80[385,389] 89[390,390] 90[391,391] 91[392,392] 92[393,393] 95[394,394] 97[395,395] 98[396,396] 99[397,397] 100[398,398] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d12(1){ }d18(2){ }d24(4){ }d33(5){ }d34(6){ }d35(7){ }d76(16){ }d99(20){ }d105(21){ }d111(22){ }d117(23){ }d123(24){ }d129(25){ }d135(26){ }d141(27){ }d147(28){ }d193(37){ }d199(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[6],1[12],2[18],4[24],5[33],6[34],7[35],16[76],20[99],21[105],22[111],23[117],24[123],25[129],26[135],27[141],28[147],37[193],38[199]
;; rd  kill	(98) 0[0,1,2,3,4,5,6],1[7,8,9,10,11,12],2[13,14,15,16,17,18],4[19,20,21,22,23,24],5[25,26,27,28,29,30,31,32,33],6[34],7[35],16[76],20[99],21[100,101,102,103,104,105],22[106,107,108,109,110,111],23[112,113,114,115,116,117],24[118,119,120,121,122,123],25[124,125,126,127,128,129],26[130,131,132,133,134,135],27[136,137,138,139,140,141],28[142,143,144,145,146,147],37[188,189,190,191,192,193],38[194,195,196,197,198,199]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[34],7[35],16[76],20[99]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d34(bb 0 insn -1) }u1(7){ d35(bb 0 insn -1) }u2(16){ d76(bb 0 insn -1) }u3(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 91
;; live  kill	
;; rd  in  	(4) 6[34],7[35],16[76],20[99]
;; rd  gen 	(2) 17[88],91[392]
;; rd  kill	(13) 17[77,78,79,80,81,82,83,84,85,86,87,88],91[392]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; rd  out 	(5) 6[34],7[35],16[76],20[99],91[392]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d76(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 2 )->[3]->( 5 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ d34(bb 0 insn -1) }u7(7){ d35(bb 0 insn -1) }u8(16){ d76(bb 0 insn -1) }u9(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 92 95 97 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 92 95 97 98
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[34],7[35],16[76],20[99],91[392]
;; rd  gen 	(5) 17[85],92[393],95[394],97[395],98[396]
;; rd  kill	(16) 17[77,78,79,80,81,82,83,84,85,86,87,88],92[393],95[394],97[395],98[396]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; rd  out 	(7) 6[34],7[35],16[76],20[99],91[392],92[393],95[394]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d76(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 7 6 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ d34(bb 0 insn -1) }u17(7){ d35(bb 0 insn -1) }u18(16){ d76(bb 0 insn -1) }u19(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 89 90 99 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 89 90 99 100
;; live  kill	 17 [flags]
;; rd  in  	(5) 6[34],7[35],16[76],20[99],91[392]
;; rd  gen 	(5) 17[82],89[390],90[391],99[397],100[398]
;; rd  kill	(16) 17[77,78,79,80,81,82,83,84,85,86,87,88],89[390],90[391],99[397],100[398]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; rd  out 	(7) 6[34],7[35],16[76],20[99],89[390],90[391],91[392]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d76(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 3 4 2 )->[5]->( 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(6){ d34(bb 0 insn -1) }u27(7){ d35(bb 0 insn -1) }u28(16){ d76(bb 0 insn -1) }u29(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(9) 6[34],7[35],16[76],20[99],89[390],90[391],91[392],92[393],95[394]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[34],7[35],16[76],20[99]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d76(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 4 )->[6]->( 4 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ d34(bb 0 insn -1) }u35(7){ d35(bb 0 insn -1) }u36(16){ d76(bb 0 insn -1) }u37(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(10) 6[34],7[35],16[76],17[82],20[99],89[390],90[391],91[392],99[397],100[398]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; rd  out 	(5) 6[34],7[35],16[76],20[99],91[392]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d76(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 3 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(6){ d34(bb 0 insn -1) }u44(7){ d35(bb 0 insn -1) }u45(16){ d76(bb 0 insn -1) }u46(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(7) 6[34],7[35],16[76],20[99],91[392],92[393],95[394]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; rd  out 	(5) 6[34],7[35],16[76],20[99],91[392]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d76(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 5 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ d34(bb 0 insn -1) }u53(7){ d35(bb 0 insn -1) }u54(16){ d76(bb 0 insn -1) }u55(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(4) 6[34],7[35],16[76],20[99]
;; rd  gen 	(1) 0[0]
;; rd  kill	(7) 0[0,1,2,3,4,5,6]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[34],7[35],16[76],20[99]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 16 { d76(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u57(0){ d0(bb 8 insn 61) }u58(6){ d34(bb 0 insn -1) }u59(7){ d35(bb 0 insn -1) }u60(20){ d99(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[34],7[35],16[76],20[99]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 61) }
;;   reg 6 { d34(bb 0 insn -1) }
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
  Adding insn 14 to worklist
  Adding insn 24 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 62 to worklist
Finished finding needed instructions:
  Adding insn 61 to worklist
Processing use of (reg 0 ax) in insn 62:
Processing use of (reg 7 sp) in insn 55:
Processing use of (reg 5 di) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 95 [ D.6874 ]) in insn 54:
  Adding insn 12 to worklist
Processing use of (reg 92 [ D.6873 ]) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 91 [ D.6873 ]) in insn 11:
  Adding insn 5 to worklist
Processing use of (reg 97 [ D.6872 ]) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 98 [ yy_buffer_stack_top ]) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 92 [ D.6873 ]) in insn 56:
Processing use of (reg 7 sp) in insn 57:
Processing use of (reg 7 sp) in insn 46:
Processing use of (reg 5 di) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 90 [ D.6874 ]) in insn 45:
  Adding insn 22 to worklist
Processing use of (reg 89 [ D.6873 ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 91 [ D.6873 ]) in insn 21:
Processing use of (reg 99 [ D.6872 ]) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 100 [ yy_buffer_stack_top ]) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 89 [ D.6873 ]) in insn 47:
Processing use of (reg 7 sp) in insn 48:
Processing use of (reg 7 sp) in insn 29:
Processing use of (reg 5 di) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 91 [ D.6873 ]) in insn 28:
Processing use of (reg 17 flags) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 90 [ D.6874 ]) in insn 23:
Processing use of (reg 17 flags) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 95 [ D.6874 ]) in insn 13:
Processing use of (reg 17 flags) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 91 [ D.6873 ]) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


int yylex_destroy()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,2u} r1={6d} r2={6d} r4={6d} r5={9d,3u} r6={1d,8u} r7={1d,13u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={12d,3u} r18={5d} r19={5d} r20={1d,8u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r89={1d,2u} r90={1d,2u} r91={1d,5u} r92={1d,2u} r95={1d,2u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 460{399d,61u,0e} in 38{33 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 880, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 91
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 91 [ D.6873 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6873 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 25)
;;  succ:       5 [4.5%] 
;;              3 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 3, loop depth 0, count 0, freq 840, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [95.5%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 92 95 97 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 92 95 97 98
;; live  kill	 17 [flags]
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg:DI 98 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 10 9 11 3 (parallel [
            (set (reg:DI 97 [ D.6872 ])
                (ashift:DI (reg:DI 98 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 98 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 11 10 12 3 (parallel [
            (set (reg/f:DI 92 [ D.6873 ])
                (plus:DI (reg/f:DI 91 [ D.6873 ])
                    (reg:DI 97 [ D.6872 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 97 [ D.6872 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 12 11 13 3 (set (reg/f:DI 95 [ D.6874 ])
        (mem/f:DI (reg/f:DI 92 [ D.6873 ]) [1 *_12+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 13 12 14 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 95 [ D.6874 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 14 13 49 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 25)
;;  succ:       5 [4.5%] 
;;              7 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95

;; basic block 4, loop depth 0, count 0, freq 8710, maybe hot
;; Invalid sum of incoming frequencies 9120, should be 8710
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 89 90 99 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 89 90 99 100
;; live  kill	 17 [flags]
(code_label 49 14 18 4 353 "" [0 uses])
(note 18 49 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:DI 100 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg:DI 99 [ D.6872 ])
                (ashift:DI (reg:DI 100 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 100 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.6873 ])
                (plus:DI (reg/f:DI 91 [ D.6873 ])
                    (reg:DI 99 [ D.6872 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6872 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 22 21 23 4 (set (reg/f:DI 90 [ D.6874 ])
        (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.6874 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 43)
;;  succ:       5 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              6 [95.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91

;; basic block 5, loop depth 0, count 0, freq 880, maybe hot
;; Invalid sum of incoming frequencies 470, should be 880
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [4.5%] 
;;              4 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              2 [4.5%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 5 [di]
;; live  kill	
(code_label 25 24 26 5 350 "" [2 uses])
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (var_location:DI ptr (reg/f:DI 91 [ D.6873 ])) lex.yy.c:2086 -1
     (nil))
(insn 28 27 29 5 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.6873 ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6873 ])
        (nil)))
(call_insn 29 28 30 5 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(debug_insn 30 29 31 5 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:2086 -1
     (nil))
(insn 31 30 32 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2087 89 {*movdi_internal}
     (nil))
(insn 32 31 33 5 (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:2050 90 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2053 89 {*movdi_internal}
     (nil))
(insn 34 33 35 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2054 89 {*movdi_internal}
     (nil))
(insn 35 34 36 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2055 89 {*movdi_internal}
     (nil))
(insn 36 35 37 5 (set (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:2056 90 {*movsi_internal}
     (nil))
(insn 37 36 38 5 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:2057 90 {*movsi_internal}
     (nil))
(insn 38 37 39 5 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2064 89 {*movdi_internal}
     (nil))
(insn 39 38 43 5 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2065 89 {*movdi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 8318, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [95.5%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  gen 	 5 [di]
;; live  kill	
(code_label 43 39 44 6 352 "" [1 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.6874 ])) lex.yy.c:2080 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.6874 ])
        (nil)))
(call_insn 46 45 47 6 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:2080 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 47 46 48 6 (set (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2081 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6873 ])
        (nil)))
(call_insn 48 47 53 6 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) lex.yy.c:2082 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       4 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 7, loop depth 0, count 0, freq 802, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.5%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  gen 	 5 [di]
;; live  kill	
(note 53 48 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 7 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.6874 ])) lex.yy.c:2080 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6874 ])
        (nil)))
(call_insn 55 54 56 7 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:2080 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 56 55 57 7 (set (mem/f:DI (reg/f:DI 92 [ D.6873 ]) [1 *_12+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2081 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6873 ])
        (nil)))
(call_insn 57 56 63 7 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) lex.yy.c:2082 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 8, loop depth 0, count 0, freq 880, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 63 57 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 61 63 62 8 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) lex.yy.c:2094 90 {*movsi_internal}
     (nil))
(insn 62 61 0 8 (use (reg/i:SI 0 ax)) lex.yy.c:2094 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void* yyalloc(yy_size_t) (_Z7yyallocm, funcdef_no=117, decl_uid=4279, cgraph_uid=117, symbol_order=144)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void* yyalloc(yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} 
;;    total ref usage 105{93d,12u,0e} in 3{2 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,7] 5[8,10] 6[11,11] 7[12,12] 8[13,13] 9[14,14] 10[15,15] 11[16,16] 12[17,17] 13[18,18] 14[19,19] 15[20,20] 16[21,21] 17[22,22] 18[23,23] 19[24,24] 20[25,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,42] 30[43,43] 31[44,44] 32[45,45] 33[46,46] 34[47,47] 35[48,48] 36[49,49] 37[50,51] 38[52,53] 39[54,54] 40[55,55] 45[56,56] 46[57,57] 47[58,58] 48[59,59] 49[60,60] 50[61,61] 51[62,62] 52[63,63] 53[64,64] 54[65,65] 55[66,66] 56[67,67] 57[68,68] 58[69,69] 59[70,70] 60[71,71] 61[72,72] 62[73,73] 63[74,74] 64[75,75] 65[76,76] 66[77,77] 67[78,78] 68[79,79] 69[80,80] 70[81,81] 71[82,82] 72[83,83] 73[84,84] 74[85,85] 75[86,86] 76[87,87] 77[88,88] 78[89,89] 79[90,90] 80[91,91] 89[92,92] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(4){ }d10(5){ }d11(6){ }d12(7){ }d21(16){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d51(37){ }d53(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[3],2[5],4[7],5[10],6[11],7[12],16[21],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],37[51],38[53]
;; rd  kill	(35) 0[0,1],1[2,3],2[4,5],4[6,7],5[8,9,10],6[11],7[12],16[21],20[25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],37[50,51],38[52,53]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[10],6[11],7[12],16[21],20[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d11(bb 0 insn -1) }u1(7){ d12(bb 0 insn -1) }u2(16){ d21(bb 0 insn -1) }u3(20){ d25(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 89
;; live  kill	
;; rd  in  	(5) 5[10],6[11],7[12],16[21],20[25]
;; rd  gen 	(2) 0[0],89[92]
;; rd  kill	(3) 0[0,1],89[92]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[11],7[12],16[21],20[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(0){ d0(bb 2 insn 7) }u9(6){ d11(bb 0 insn -1) }u10(7){ d12(bb 0 insn -1) }u11(20){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[11],7[12],16[21],20[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 7) }
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 7:
Processing use of (reg 5 di) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 89 [ size ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


void* yyalloc(yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} 
;;    total ref usage 105{93d,12u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 89
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:DI 89 [ size ])
        (reg:DI 5 di [ size ])) lex.yy.c:2122 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ size ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v:DI 89 [ size ])) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 89 [ size ])
        (nil)))
(call_insn/j 7 6 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void* yyrealloc(void*, yy_size_t) (_Z9yyreallocPvm, funcdef_no=118, decl_uid=4282, cgraph_uid=118, symbol_order=145)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void* yyrealloc(void*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} r90={1d,1u} 
;;    total ref usage 110{95d,15u,0e} in 5{4 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,8] 5[9,11] 6[12,12] 7[13,13] 8[14,14] 9[15,15] 10[16,16] 11[17,17] 12[18,18] 13[19,19] 14[20,20] 15[21,21] 16[22,22] 17[23,23] 18[24,24] 19[25,25] 20[26,26] 21[27,28] 22[29,30] 23[31,32] 24[33,34] 25[35,36] 26[37,38] 27[39,40] 28[41,42] 29[43,43] 30[44,44] 31[45,45] 32[46,46] 33[47,47] 34[48,48] 35[49,49] 36[50,50] 37[51,52] 38[53,54] 39[55,55] 40[56,56] 45[57,57] 46[58,58] 47[59,59] 48[60,60] 49[61,61] 50[62,62] 51[63,63] 52[64,64] 53[65,65] 54[66,66] 55[67,67] 56[68,68] 57[69,69] 58[70,70] 59[71,71] 60[72,72] 61[73,73] 62[74,74] 63[75,75] 64[76,76] 65[77,77] 66[78,78] 67[79,79] 68[80,80] 69[81,81] 70[82,82] 71[83,83] 72[84,84] 73[85,85] 74[86,86] 75[87,87] 76[88,88] 77[89,89] 78[90,90] 79[91,91] 80[92,92] 89[93,93] 90[94,94] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d8(4){ }d11(5){ }d12(6){ }d13(7){ }d22(16){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d52(37){ }d54(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[3],2[5],4[8],5[11],6[12],7[13],16[22],20[26],21[28],22[30],23[32],24[34],25[36],26[38],27[40],28[42],37[52],38[54]
;; rd  kill	(36) 0[0,1],1[2,3],2[4,5],4[6,7,8],5[9,10,11],6[12],7[13],16[22],20[26],21[27,28],22[29,30],23[31,32],24[33,34],25[35,36],26[37,38],27[39,40],28[41,42],37[51,52],38[53,54]
;;  UD chains for artificial uses at top
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(6) 4[8],5[11],6[12],7[13],16[22],20[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d12(bb 0 insn -1) }u1(7){ d13(bb 0 insn -1) }u2(16){ d22(bb 0 insn -1) }u3(20){ d26(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 89 90
;; live  kill	
;; rd  in  	(6) 4[8],5[11],6[12],7[13],16[22],20[26]
;; rd  gen 	(3) 0[0],89[93],90[94]
;; rd  kill	(4) 0[0,1],89[93],90[94]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 0[0],6[12],7[13],16[22],20[26]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d26(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u11(0){ d0(bb 2 insn 9) }u12(6){ d12(bb 0 insn -1) }u13(7){ d13(bb 0 insn -1) }u14(20){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],6[12],7[13],16[22],20[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 9) }
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 20 { d26(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 9:
Processing use of (reg 4 si) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 5 di) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 89 [ ptr ]) in insn 8:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 90 [ size ]) in insn 7:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
starting the processing of deferred insns
ending the processing of deferred insns


void* yyrealloc(void*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} r90={1d,1u} 
;;    total ref usage 110{95d,15u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 89 90
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 89 [ ptr ])
        (reg:DI 5 di [ ptr ])) lex.yy.c:2127 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ ptr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 90 [ size ])
        (reg:DI 4 si [ size ])) lex.yy.c:2127 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ size ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 4 si)
        (reg/v:DI 90 [ size ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 90 [ size ])
        (nil)))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (reg/v/f:DI 89 [ ptr ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 89 [ ptr ])
        (nil)))
(call_insn/j 9 8 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyfree(void*) (_Z6yyfreePv, funcdef_no=119, decl_uid=4284, cgraph_uid=119, symbol_order=146)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


void yyfree(void*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,1u} 
;;    total ref usage 104{93d,11u,0e} in 3{2 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13, 14, 15, 16, 17, 18, 19, 20, 22, 23, 24, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,7] 5[8,10] 6[11,11] 7[12,12] 8[13,13] 9[14,14] 10[15,15] 11[16,16] 12[17,17] 13[18,18] 14[19,19] 15[20,20] 16[21,21] 17[22,22] 18[23,23] 19[24,24] 20[25,25] 21[26,27] 22[28,29] 23[30,31] 24[32,33] 25[34,35] 26[36,37] 27[38,39] 28[40,41] 29[42,42] 30[43,43] 31[44,44] 32[45,45] 33[46,46] 34[47,47] 35[48,48] 36[49,49] 37[50,51] 38[52,53] 39[54,54] 40[55,55] 45[56,56] 46[57,57] 47[58,58] 48[59,59] 49[60,60] 50[61,61] 51[62,62] 52[63,63] 53[64,64] 54[65,65] 55[66,66] 56[67,67] 57[68,68] 58[69,69] 59[70,70] 60[71,71] 61[72,72] 62[73,73] 63[74,74] 64[75,75] 65[76,76] 66[77,77] 67[78,78] 68[79,79] 69[80,80] 70[81,81] 71[82,82] 72[83,83] 73[84,84] 74[85,85] 75[86,86] 76[87,87] 77[88,88] 78[89,89] 79[90,90] 80[91,91] 87[92,92] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(4){ }d10(5){ }d11(6){ }d12(7){ }d21(16){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d51(37){ }d53(38){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(19) 0[1],1[3],2[5],4[7],5[10],6[11],7[12],16[21],20[25],21[27],22[29],23[31],24[33],25[35],26[37],27[39],28[41],37[51],38[53]
;; rd  kill	(35) 0[0,1],1[2,3],2[4,5],4[6,7],5[8,9,10],6[11],7[12],16[21],20[25],21[26,27],22[28,29],23[30,31],24[32,33],25[34,35],26[36,37],27[38,39],28[40,41],37[50,51],38[52,53]
;;  UD chains for artificial uses at top
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(5) 5[10],6[11],7[12],16[21],20[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d11(bb 0 insn -1) }u1(7){ d12(bb 0 insn -1) }u2(16){ d21(bb 0 insn -1) }u3(20){ d25(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di] 87
;; live  kill	
;; rd  in  	(5) 5[10],6[11],7[12],16[21],20[25]
;; rd  gen 	(1) 87[92]
;; rd  kill	(1) 87[92]
;;  UD chains for artificial uses at top
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(4) 6[11],7[12],16[21],20[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 16 { d21(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u8(6){ d11(bb 0 insn -1) }u9(7){ d12(bb 0 insn -1) }u10(20){ d25(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 6[11],7[12],16[21],20[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { d11(bb 0 insn -1) }
;;   reg 7 { d12(bb 0 insn -1) }
;;   reg 20 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 7:
Processing use of (reg 5 di) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 87 [ ptr ]) in insn 6:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
starting the processing of deferred insns
ending the processing of deferred insns


void yyfree(void*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,1u} 
;;    total ref usage 104{93d,11u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di] 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ ptr ])
        (reg:DI 5 di [ ptr ])) lex.yy.c:2140 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ ptr ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v/f:DI 87 [ ptr ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ ptr ])
        (nil)))
(call_insn/j 7 6 0 2 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 662 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

