
*** Running vivado
    with args -log sw4_dlmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sw4_dlmb_bram_if_cntlr_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source sw4_dlmb_bram_if_cntlr_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.469 ; gain = 120.223
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sw4_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c5efea2d80105867 to dir: D:/CODE/FPGA/BTTH/Bai/Bai.runs/sw4_dlmb_bram_if_cntlr_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai/Bai.cache/ip/2022.2/c/5/c5efea2d80105867/sw4_ilmb_bram_if_cntlr_0.dcp to D:/CODE/FPGA/BTTH/Bai/Bai.runs/sw4_dlmb_bram_if_cntlr_0_synth_1/sw4_dlmb_bram_if_cntlr_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai/Bai.cache/ip/2022.2/c/5/c5efea2d80105867/sw4_ilmb_bram_if_cntlr_0_sim_netlist.v to D:/CODE/FPGA/BTTH/Bai/Bai.runs/sw4_dlmb_bram_if_cntlr_0_synth_1/sw4_dlmb_bram_if_cntlr_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai/Bai.cache/ip/2022.2/c/5/c5efea2d80105867/sw4_ilmb_bram_if_cntlr_0_sim_netlist.vhdl to D:/CODE/FPGA/BTTH/Bai/Bai.runs/sw4_dlmb_bram_if_cntlr_0_synth_1/sw4_dlmb_bram_if_cntlr_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai/Bai.cache/ip/2022.2/c/5/c5efea2d80105867/sw4_ilmb_bram_if_cntlr_0_stub.v to D:/CODE/FPGA/BTTH/Bai/Bai.runs/sw4_dlmb_bram_if_cntlr_0_synth_1/sw4_dlmb_bram_if_cntlr_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/CODE/FPGA/BTTH/Bai/Bai.cache/ip/2022.2/c/5/c5efea2d80105867/sw4_ilmb_bram_if_cntlr_0_stub.vhdl to D:/CODE/FPGA/BTTH/Bai/Bai.runs/sw4_dlmb_bram_if_cntlr_0_synth_1/sw4_dlmb_bram_if_cntlr_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP sw4_dlmb_bram_if_cntlr_0, cache-ID = c5efea2d80105867.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 14:30:54 2023...
