# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m_clk_wiz.v"
verilog xil_defaultlib  "../../../project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.v"
verilog blk_mem_gen_v8_2  "../../../project_vga_logo.srcs/sources_1/ip/logo_rom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../project_vga_logo.srcs/sources_1/ip/logo_rom/sim/logo_rom.v"
verilog blk_mem_gen_v8_2  "../../../project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v"
verilog xil_defaultlib  "../../../project_vga_logo.srcs/sources_1/imports/1/31767676VGA_flyinglogo/sources/vga_timing.v"
verilog xil_defaultlib  "../../../project_vga_logo.srcs/sources_1/imports/1/31767676VGA_flyinglogo/sources/top_flyinglogo.v"
verilog xil_defaultlib  "../../../project_vga_logo.srcs/sim_1/new/sim_logo.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
