+---Registers 	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^+---Registers : $/;"	l
Detailed RTL Component Info 	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^Detailed RTL Component Info : $/;"	l
Detailed RTL Component Info 	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^Detailed RTL Component Info : $/;"	l
!Unisim Transformation Summary	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^!Unisim Transformation Summary:$/;"	l
!Unisim Transformation Summary	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^!Unisim Transformation Summary:$/;"	l
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
*synth2	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^*synth2:$/;"	l
*synth2	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^*synth2:$/;"	l
+---Muxes 	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^$/;"	l
ABICALLS	.\TEMU\mips_sc\src\include\asm\asm.h	7;"	d
ABISETUP	.\TEMU\mips_sc\src\include\asm\asm.h	39;"	d
ACLK	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input   ACLK,$/;"	p
ACLK	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input   ACLK,$/;"	p
ADD	.\TEMU\mips_sc\src\include\inst_def.h	6;"	d
ADDI	.\TEMU\mips_sc\src\include\inst_def.h	14;"	d
ADDIU	.\TEMU\mips_sc\src\include\inst_def.h	30;"	d
ADDI_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	13;"	d
ADDRA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0]     ADDRA            = addra;$/;"	n
ADDRA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0]     ADDRA            = addra;$/;"	n
ADDRB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     ADDRB            = addrb;$/;"	n
ADDRB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     ADDRB            = addrb;$/;"	n
ADDU	.\TEMU\mips_sc\src\include\inst_def.h	22;"	d
ADD_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	4;"	d
ALEAF	.\TEMU\mips_sc\src\include\asm\asm.h	83;"	d
ALUOP_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define ALUOP_BUS       7 : 0               \/\/ 译码阶段的输出aluop_o的宽度$/;"	c
ALUTYPE_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define ALUTYPE_BUS     2 : 0               \/\/ 译码阶段的输出alutype_o的宽度  $/;"	c
AND	.\TEMU\mips_sc\src\include\inst_def.h	118;"	d
AND	.\TEMU\temu\src\monitor\expr.c	/^	EQ, NOTEQ, OR, AND,$/;"	e	enum:__anon19	file:
ANDI	.\TEMU\mips_sc\src\include\inst_def.h	126;"	d
ARESET_D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg  [1:0] ARESET_D;$/;"	r
ARESET_D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg  [1:0] ARESET_D;$/;"	r
ARITH	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define ARITH           3'b001$/;"	c
ASMSTR	.\TEMU\mips_sc\src\include\asm\asm.h	154;"	d
AT	.\TEMU\mips_sc\src\include\asm\context.h	/^	int AT;$/;"	m	struct:pt_regs
AT	.\TEMU\mips_sc\src\include\asm\regdef.h	5;"	d
AdEL	.\TEMU\temu\include\cpu\reg.h	17;"	d
AdES	.\TEMU\temu\include\cpu\reg.h	19;"	d
Addr	.\utils\disassembler\mipsdef.py	/^    Addr = 4$/;"	v	class:Repr
AsmGenerator	.\utils\assembler\asmgen.py	/^class AsmGenerator(object):$/;"	c
AsmGenerator	.\utils\assembler\converter.py	/^class AsmGenerator(object):$/;"	c
Assert	.\TEMU\temu\include\debug.h	24;"	d
BANK_WIDTH	.\TEMU\temu\src\memory\dram.c	13;"	d	file:
BD	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t BD : 1;$/;"	m	struct:__anon7::__anon8
BEQ	.\TEMU\mips_sc\src\include\inst_def.h	228;"	d
BEQ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6;"	d
BEQ_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	923;"	d
BEQ_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	815;"	d
BEQ_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1895;"	d
BEQ_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1139;"	d
BEQ_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1247;"	d
BEQ_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1355;"	d
BEQ_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1679;"	d
BEQ_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1463;"	d
BEQ_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1031;"	d
BEQ_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1571;"	d
BEQ_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1787;"	d
BEQ_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	896;"	d
BEQ_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	788;"	d
BEQ_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1868;"	d
BEQ_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1112;"	d
BEQ_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1220;"	d
BEQ_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1328;"	d
BEQ_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1652;"	d
BEQ_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1436;"	d
BEQ_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1004;"	d
BEQ_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1544;"	d
BEQ_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1760;"	d
BEQ_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	869;"	d
BEQ_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	761;"	d
BEQ_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1841;"	d
BEQ_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1085;"	d
BEQ_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1193;"	d
BEQ_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1301;"	d
BEQ_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1625;"	d
BEQ_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1409;"	d
BEQ_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	977;"	d
BEQ_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1517;"	d
BEQ_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1733;"	d
BEQ_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	842;"	d
BEQ_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	734;"	d
BEQ_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1814;"	d
BEQ_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1058;"	d
BEQ_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1166;"	d
BEQ_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1274;"	d
BEQ_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1598;"	d
BEQ_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1382;"	d
BEQ_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	950;"	d
BEQ_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1490;"	d
BEQ_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1706;"	d
BGEZ	.\TEMU\mips_sc\src\include\inst_def.h	321;"	d
BGEZAL	.\TEMU\mips_sc\src\include\inst_def.h	550;"	d
BGEZAL_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	465;"	d
BGEZAL_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9239;"	d
BGEZAL_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9131;"	d
BGEZAL_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10211;"	d
BGEZAL_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9455;"	d
BGEZAL_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9563;"	d
BGEZAL_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9671;"	d
BGEZAL_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9995;"	d
BGEZAL_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9779;"	d
BGEZAL_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9347;"	d
BGEZAL_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9887;"	d
BGEZAL_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10103;"	d
BGEZAL_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9212;"	d
BGEZAL_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9104;"	d
BGEZAL_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10184;"	d
BGEZAL_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9428;"	d
BGEZAL_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9536;"	d
BGEZAL_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9644;"	d
BGEZAL_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9968;"	d
BGEZAL_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9752;"	d
BGEZAL_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9320;"	d
BGEZAL_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9860;"	d
BGEZAL_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10076;"	d
BGEZAL_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9185;"	d
BGEZAL_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9077;"	d
BGEZAL_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10157;"	d
BGEZAL_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9401;"	d
BGEZAL_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9509;"	d
BGEZAL_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9617;"	d
BGEZAL_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9941;"	d
BGEZAL_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9725;"	d
BGEZAL_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9293;"	d
BGEZAL_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9833;"	d
BGEZAL_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10049;"	d
BGEZAL_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9158;"	d
BGEZAL_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9050;"	d
BGEZAL_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10130;"	d
BGEZAL_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9374;"	d
BGEZAL_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9482;"	d
BGEZAL_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9590;"	d
BGEZAL_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9914;"	d
BGEZAL_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9698;"	d
BGEZAL_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9266;"	d
BGEZAL_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9806;"	d
BGEZAL_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10022;"	d
BGEZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	119;"	d
BGEZ_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3299;"	d
BGEZ_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3191;"	d
BGEZ_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4271;"	d
BGEZ_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3515;"	d
BGEZ_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3623;"	d
BGEZ_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3731;"	d
BGEZ_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4055;"	d
BGEZ_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3839;"	d
BGEZ_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3407;"	d
BGEZ_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3947;"	d
BGEZ_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4163;"	d
BGEZ_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3272;"	d
BGEZ_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3164;"	d
BGEZ_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4244;"	d
BGEZ_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3488;"	d
BGEZ_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3596;"	d
BGEZ_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3704;"	d
BGEZ_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4028;"	d
BGEZ_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3812;"	d
BGEZ_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3380;"	d
BGEZ_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3920;"	d
BGEZ_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4136;"	d
BGEZ_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3245;"	d
BGEZ_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3137;"	d
BGEZ_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4217;"	d
BGEZ_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3461;"	d
BGEZ_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3569;"	d
BGEZ_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3677;"	d
BGEZ_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4001;"	d
BGEZ_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3785;"	d
BGEZ_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3353;"	d
BGEZ_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3893;"	d
BGEZ_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4109;"	d
BGEZ_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3218;"	d
BGEZ_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3110;"	d
BGEZ_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4190;"	d
BGEZ_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3434;"	d
BGEZ_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3542;"	d
BGEZ_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3650;"	d
BGEZ_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3974;"	d
BGEZ_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3758;"	d
BGEZ_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3326;"	d
BGEZ_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3866;"	d
BGEZ_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4082;"	d
BGTZ	.\TEMU\mips_sc\src\include\inst_def.h	355;"	d
BGTZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	182;"	d
BGTZ_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4487;"	d
BGTZ_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4379;"	d
BGTZ_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5459;"	d
BGTZ_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4703;"	d
BGTZ_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4811;"	d
BGTZ_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4919;"	d
BGTZ_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5243;"	d
BGTZ_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5027;"	d
BGTZ_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4595;"	d
BGTZ_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5135;"	d
BGTZ_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5351;"	d
BGTZ_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4460;"	d
BGTZ_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4352;"	d
BGTZ_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5432;"	d
BGTZ_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4676;"	d
BGTZ_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4784;"	d
BGTZ_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4892;"	d
BGTZ_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5216;"	d
BGTZ_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5000;"	d
BGTZ_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4568;"	d
BGTZ_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5108;"	d
BGTZ_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5324;"	d
BGTZ_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4433;"	d
BGTZ_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4325;"	d
BGTZ_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5405;"	d
BGTZ_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4649;"	d
BGTZ_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4757;"	d
BGTZ_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4865;"	d
BGTZ_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5189;"	d
BGTZ_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4973;"	d
BGTZ_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4541;"	d
BGTZ_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5081;"	d
BGTZ_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5297;"	d
BGTZ_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4406;"	d
BGTZ_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4298;"	d
BGTZ_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5378;"	d
BGTZ_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4622;"	d
BGTZ_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4730;"	d
BGTZ_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4838;"	d
BGTZ_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5162;"	d
BGTZ_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4946;"	d
BGTZ_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	4514;"	d
BGTZ_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5054;"	d
BGTZ_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5270;"	d
BLEZ	.\TEMU\mips_sc\src\include\inst_def.h	401;"	d
BLEZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	262;"	d
BLEZ_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5648;"	d
BLEZ_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5540;"	d
BLEZ_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6620;"	d
BLEZ_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5864;"	d
BLEZ_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5972;"	d
BLEZ_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6080;"	d
BLEZ_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6404;"	d
BLEZ_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6188;"	d
BLEZ_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5756;"	d
BLEZ_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6296;"	d
BLEZ_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6512;"	d
BLEZ_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5675;"	d
BLEZ_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5567;"	d
BLEZ_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6647;"	d
BLEZ_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5891;"	d
BLEZ_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5999;"	d
BLEZ_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6107;"	d
BLEZ_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6431;"	d
BLEZ_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6215;"	d
BLEZ_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5783;"	d
BLEZ_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6323;"	d
BLEZ_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6539;"	d
BLEZ_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5594;"	d
BLEZ_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5486;"	d
BLEZ_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6566;"	d
BLEZ_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5810;"	d
BLEZ_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5918;"	d
BLEZ_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6026;"	d
BLEZ_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6350;"	d
BLEZ_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6134;"	d
BLEZ_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5702;"	d
BLEZ_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6242;"	d
BLEZ_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6458;"	d
BLEZ_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5621;"	d
BLEZ_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5513;"	d
BLEZ_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6593;"	d
BLEZ_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5837;"	d
BLEZ_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5945;"	d
BLEZ_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6053;"	d
BLEZ_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6377;"	d
BLEZ_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6161;"	d
BLEZ_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	5729;"	d
BLEZ_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6269;"	d
BLEZ_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6485;"	d
BLTZ	.\TEMU\mips_sc\src\include\inst_def.h	442;"	d
BLTZAL	.\TEMU\mips_sc\src\include\inst_def.h	491;"	d
BLTZAL_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	401;"	d
BLTZAL_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8024;"	d
BLTZAL_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7916;"	d
BLTZAL_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8996;"	d
BLTZAL_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8240;"	d
BLTZAL_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8348;"	d
BLTZAL_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8456;"	d
BLTZAL_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8780;"	d
BLTZAL_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8564;"	d
BLTZAL_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8132;"	d
BLTZAL_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8672;"	d
BLTZAL_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8888;"	d
BLTZAL_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8051;"	d
BLTZAL_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7943;"	d
BLTZAL_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	9023;"	d
BLTZAL_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8267;"	d
BLTZAL_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8375;"	d
BLTZAL_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8483;"	d
BLTZAL_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8807;"	d
BLTZAL_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8591;"	d
BLTZAL_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8159;"	d
BLTZAL_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8699;"	d
BLTZAL_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8915;"	d
BLTZAL_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7970;"	d
BLTZAL_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7862;"	d
BLTZAL_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8942;"	d
BLTZAL_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8186;"	d
BLTZAL_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8294;"	d
BLTZAL_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8402;"	d
BLTZAL_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8726;"	d
BLTZAL_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8510;"	d
BLTZAL_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8078;"	d
BLTZAL_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8618;"	d
BLTZAL_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8834;"	d
BLTZAL_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7997;"	d
BLTZAL_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7889;"	d
BLTZAL_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8969;"	d
BLTZAL_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8213;"	d
BLTZAL_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8321;"	d
BLTZAL_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8429;"	d
BLTZAL_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8753;"	d
BLTZAL_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8537;"	d
BLTZAL_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8105;"	d
BLTZAL_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8645;"	d
BLTZAL_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	8861;"	d
BLTZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	334;"	d
BLTZ_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6836;"	d
BLTZ_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6728;"	d
BLTZ_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7808;"	d
BLTZ_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7052;"	d
BLTZ_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7160;"	d
BLTZ_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7268;"	d
BLTZ_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7592;"	d
BLTZ_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7376;"	d
BLTZ_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6944;"	d
BLTZ_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7484;"	d
BLTZ_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7700;"	d
BLTZ_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6863;"	d
BLTZ_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6755;"	d
BLTZ_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7835;"	d
BLTZ_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7079;"	d
BLTZ_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7187;"	d
BLTZ_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7295;"	d
BLTZ_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7619;"	d
BLTZ_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7403;"	d
BLTZ_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6971;"	d
BLTZ_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7511;"	d
BLTZ_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7727;"	d
BLTZ_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6782;"	d
BLTZ_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6674;"	d
BLTZ_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7754;"	d
BLTZ_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6998;"	d
BLTZ_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7106;"	d
BLTZ_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7214;"	d
BLTZ_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7538;"	d
BLTZ_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7322;"	d
BLTZ_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6890;"	d
BLTZ_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7430;"	d
BLTZ_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7646;"	d
BLTZ_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6809;"	d
BLTZ_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6701;"	d
BLTZ_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7781;"	d
BLTZ_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7025;"	d
BLTZ_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7133;"	d
BLTZ_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7241;"	d
BLTZ_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7565;"	d
BLTZ_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7349;"	d
BLTZ_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	6917;"	d
BLTZ_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7457;"	d
BLTZ_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	7673;"	d
BNE	.\TEMU\mips_sc\src\include\inst_def.h	271;"	d
BNE_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	59;"	d
BNE_EX_DS_B_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2084;"	d
BNE_EX_DS_B_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1976;"	d
BNE_EX_DS_B_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3056;"	d
BNE_EX_DS_B_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2300;"	d
BNE_EX_DS_B_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2408;"	d
BNE_EX_DS_B_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2516;"	d
BNE_EX_DS_B_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2840;"	d
BNE_EX_DS_B_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2624;"	d
BNE_EX_DS_B_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2192;"	d
BNE_EX_DS_B_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2732;"	d
BNE_EX_DS_B_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2948;"	d
BNE_EX_DS_B_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2111;"	d
BNE_EX_DS_B_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2003;"	d
BNE_EX_DS_B_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3083;"	d
BNE_EX_DS_B_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2327;"	d
BNE_EX_DS_B_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2435;"	d
BNE_EX_DS_B_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2543;"	d
BNE_EX_DS_B_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2867;"	d
BNE_EX_DS_B_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2651;"	d
BNE_EX_DS_B_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2219;"	d
BNE_EX_DS_B_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2759;"	d
BNE_EX_DS_B_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2975;"	d
BNE_EX_DS_F_NT_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2030;"	d
BNE_EX_DS_F_NT_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1922;"	d
BNE_EX_DS_F_NT_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3002;"	d
BNE_EX_DS_F_NT_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2246;"	d
BNE_EX_DS_F_NT_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2354;"	d
BNE_EX_DS_F_NT_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2462;"	d
BNE_EX_DS_F_NT_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2786;"	d
BNE_EX_DS_F_NT_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2570;"	d
BNE_EX_DS_F_NT_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2138;"	d
BNE_EX_DS_F_NT_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2678;"	d
BNE_EX_DS_F_NT_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2894;"	d
BNE_EX_DS_F_T_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2057;"	d
BNE_EX_DS_F_T_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	1949;"	d
BNE_EX_DS_F_T_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	3029;"	d
BNE_EX_DS_F_T_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2273;"	d
BNE_EX_DS_F_T_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2381;"	d
BNE_EX_DS_F_T_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2489;"	d
BNE_EX_DS_F_T_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2813;"	d
BNE_EX_DS_F_T_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2597;"	d
BNE_EX_DS_F_T_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2165;"	d
BNE_EX_DS_F_T_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2705;"	d
BNE_EX_DS_F_T_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	2921;"	d
BSEL_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define BSEL_BUS        3 : 0               \/\/ 数据存储器字节选择信号宽度$/;"	c
BURST_LEN	.\TEMU\temu\include\memory\burst.h	4;"	d
BURST_MASK	.\TEMU\temu\include\memory\burst.h	5;"	d
BYTE_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define BYTE_BUS         7: 0               \/\/ 一个字节的宽度$/;"	c
BadVAddr	.\TEMU\temu\include\cpu\reg.h	/^	uint32_t BadVAddr;$/;"	m	struct:CP0
BadVAddr_R	.\TEMU\temu\include\cpu\reg.h	8;"	d
Base	.\utils\disassembler\mipsdef.py	/^    Base = 6$/;"	v	class:Repr
Bev	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t Bev : 1;$/;"	m	struct:__anon9::__anon10
Bp	.\TEMU\temu\include\cpu\reg.h	28;"	d
BranchInstBuilder	.\utils\assembler\mipsinst.py	/^class BranchInstBuilder(_InstBuilder):$/;"	c
C	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
C	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
C	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
C	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
C	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
C	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
CCLKO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire CCLKO_GLBL;$/;"	n
CCLKO_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire CCLKO_GLBL;$/;"	n
CE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CHIP_DISABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define CHIP_DISABLE    1'b0                \/\/ 芯片禁止  $/;"	c
CHIP_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define CHIP_ENABLE     1'b1                \/\/ 芯片使能  $/;"	c
CLK	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         CLK,$/;"	p
CLK	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         CLK,$/;"	p
CLKA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKA;$/;"	n
CLKA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKA;$/;"	n
CLKB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       CLKB,$/;"	p
CLKB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKB;$/;"	n
CLKB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       CLKB,$/;"	p
CLKB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         CLKB;$/;"	n
CLR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CLR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
CLR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
CLR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
COLL_DELAY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY ena_delay   = ena_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY enb_delay   = enb_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY wea_delay   = wea_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY web_delay   = web_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRA_WIDTH-1:0]  #COLL_DELAY addra_delay = ADDRA;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRB_WIDTH-1:0]  #COLL_DELAY addrb_delay = ADDRB;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY ena_delay   = ena_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    wire                      #COLL_DELAY enb_delay   = enb_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY wea_delay   = wea_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    wire [0:0]                #COLL_DELAY web_delay   = web_i;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRA_WIDTH-1:0]  #COLL_DELAY addra_delay = ADDRA;$/;"	n
COLL_DELAY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    wire [C_ADDRB_WIDTH-1:0]  #COLL_DELAY addrb_delay = ADDRB;$/;"	n
COL_WIDTH	.\TEMU\temu\src\memory\dram.c	11;"	d	file:
CP0	.\TEMU\temu\include\cpu\reg.h	/^typedef struct CP0 {$/;"	s
CP0	.\TEMU\temu\include\cpu\reg.h	/^} CP0;$/;"	t	typeref:struct:CP0
CP0InstBuilder	.\utils\assembler\mipsinst.py	/^class CP0InstBuilder(_InstBuilder):$/;"	c
CPU_state	.\TEMU\temu\include\cpu\reg.h	/^} CPU_state;$/;"	t	typeref:struct:__anon11
C_ADDRA_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRA_WIDTH              = 12,$/;"	c
C_ADDRA_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH 	         = 12,$/;"	c
C_ADDRA_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
C_ADDRA_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRA_WIDTH              = 12,$/;"	c
C_ADDRA_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH 	         = 12,$/;"	c
C_ADDRA_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
C_ADDRB_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
C_AXI_ARADDR_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ARADDR_WIDTH         = 12,$/;"	c
C_AXI_ARADDR_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ARADDR_WIDTH         = 12,$/;"	c
C_AXI_ID_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ID_WIDTH             = 4,$/;"	c
C_AXI_ID_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH            = 4,$/;"	c
C_AXI_ID_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_ID_WIDTH             = 4,$/;"	c
C_AXI_ID_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH            = 4,$/;"	c
C_AXI_OS_WR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_OS_WR                = 2$/;"	c
C_AXI_OS_WR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_OS_WR                = 2$/;"	c
C_AXI_SLAVE_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_SLAVE_TYPE           = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE           = 0, \/\/ 0: MEMORY SLAVE; 1: PERIPHERAL SLAVE;$/;"	c
C_AXI_SLAVE_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE          = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_SLAVE_TYPE           = 0,$/;"	c
C_AXI_SLAVE_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE           = 0, \/\/ 0: MEMORY SLAVE; 1: PERIPHERAL SLAVE;$/;"	c
C_AXI_SLAVE_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_SLAVE_TYPE          = 0,$/;"	c
C_AXI_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^      parameter C_AXI_TYPE                 = 1,$/;"	c
C_AXI_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   parameter	     C_AXI_TYPE = 0$/;"	c
C_AXI_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^      parameter C_AXI_TYPE                 = 1,$/;"	c
C_AXI_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   parameter	     C_AXI_TYPE = 0$/;"	c
C_BYTE_SIZE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
C_BYTE_SIZE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
C_COMMON_CLK	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_COMMON_CLK              = 1,$/;"	c
C_COMMON_CLK	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_COMMON_CLK              = 1,$/;"	c
C_COUNT_18K_BRAM	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_18K_BRAM          = "",$/;"	c
C_COUNT_18K_BRAM	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_18K_BRAM          = "",$/;"	c
C_DATA_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DATA_WIDTH          = 32,$/;"	c
C_DATA_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DATA_WIDTH          = 32,$/;"	c
C_DISABLE_WARN_BHV_COLL	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
C_DISABLE_WARN_BHV_COLL	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_DISABLE_WARN_BHV_RANGE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_ELABORATION_DIR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ELABORATION_DIR         = "",$/;"	c
C_ELABORATION_DIR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ELABORATION_DIR         = "",$/;"	c
C_ENABLE_32BIT_ADDRESS	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ENABLE_32BIT_ADDRESS    = 0,$/;"	c
C_ENABLE_32BIT_ADDRESS	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ENABLE_32BIT_ADDRESS    = 0,$/;"	c
C_EN_DEEPSLEEP_PIN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_DEEPSLEEP_PIN        = 0,$/;"	c
C_EN_DEEPSLEEP_PIN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_DEEPSLEEP_PIN        = 0,$/;"	c
C_EN_ECC_PIPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE         = 0,$/;"	c
C_EN_ECC_PIPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE         = 0,$/;"	c
C_EN_RDADDRA_CHG	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRA_CHG          = 0,$/;"	c
C_EN_RDADDRA_CHG	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRA_CHG          = 0,$/;"	c
C_EN_SAFETY_CKT	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SAFETY_CKT           = 0,$/;"	c
C_EN_SAFETY_CKT	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SAFETY_CKT           = 0,$/;"	c
C_EN_SLEEP_PIN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SLEEP_PIN            = 0,$/;"	c
C_EN_SLEEP_PIN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_SLEEP_PIN            = 0,$/;"	c
C_FAMILY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_FAMILY                  = "virtex7",$/;"	c
C_FAMILY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_FAMILY                  = "virtex7",$/;"	c
C_HAS_AXI_ID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID               = 0,$/;"	c
C_HAS_AXI_ID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID               = 0,$/;"	c
C_HAS_EN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_EN              = 0,$/;"	c
C_HAS_EN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_EN              = 0,$/;"	c
C_HAS_ENA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
C_HAS_ENA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
C_HAS_ENB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
C_HAS_ENB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
C_HAS_INJECTERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_INJECTERR           = 0,$/;"	c
C_HAS_INJECTERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_INJECTERR           = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_REGCEA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
C_HAS_REGCEA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
C_HAS_REGCEB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
C_HAS_REGCEB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
C_HAS_RST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RST             = 0,$/;"	c
C_HAS_RST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RST             = 0,$/;"	c
C_HAS_RSTA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
C_HAS_RSTA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
C_HAS_RSTB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
C_HAS_RSTB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
C_HAS_SOFTECC_INPUT_REGS_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
C_HAS_SOFTECC_INPUT_REGS_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
C_HAS_SOFTECC_OUTPUT_REGS_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
C_HAS_SOFTECC_OUTPUT_REGS_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
C_INITA_VAL	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
C_INITA_VAL	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
C_INITB_VAL	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
C_INITB_VAL	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
C_INIT_FILE_NAME	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE_NAME          = "",$/;"	c
C_INIT_FILE_NAME	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE_NAME          = "",$/;"	c
C_INTERFACE_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_INTERFACE_TYPE           = 0,$/;"	c
C_INTERFACE_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE           = 0, \/\/ 0: Native Interface; 1: AXI Interface$/;"	c
C_INTERFACE_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_INTERFACE_TYPE           = 0,$/;"	c
C_INTERFACE_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE           = 0, \/\/ 0: Native Interface; 1: AXI Interface$/;"	c
C_MEM_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
C_MEM_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
C_MUX_PIPELINE_STAGES	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
C_MUX_PIPELINE_STAGES	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
C_PRIM_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_PRIM_TYPE               = 3,$/;"	c
C_PRIM_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_PRIM_TYPE               = 3,$/;"	c
C_READ_DEPTH_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
C_READ_DEPTH_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
C_READ_DEPTH_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
C_READ_DEPTH_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
C_READ_LATENCY_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_LATENCY_A          = 1,$/;"	c
C_READ_LATENCY_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_LATENCY_A          = 1,$/;"	c
C_READ_WIDTH_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
C_READ_WIDTH_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
C_READ_WIDTH_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
C_READ_WIDTH_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
C_RSTRAM_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
C_RSTRAM_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
C_RSTRAM_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
C_RSTRAM_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
C_RST_PRIORITY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY        = "CE",$/;"	c
C_RST_PRIORITY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY        = "CE",$/;"	c
C_RST_PRIORITY_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
C_RST_PRIORITY_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
C_RST_PRIORITY_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
C_RST_PRIORITY_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
C_RST_TYPE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE                = "SYNC",$/;"	c
C_RST_TYPE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE                = "SYNC",$/;"	c
C_USE_BRAM_BLOCK	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BRAM_BLOCK          = 0,$/;"	c
C_USE_BRAM_BLOCK	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BRAM_BLOCK          = 0,$/;"	c
C_USE_BYTE_WEA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
C_USE_BYTE_WEA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
C_USE_BYTE_WEB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
C_USE_BYTE_WEB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
C_USE_DEFAULT_DATA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_DEFAULT_DATA        = 0,$/;"	c
C_USE_DEFAULT_DATA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_DEFAULT_DATA        = 0,$/;"	c
C_USE_ECC	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
C_USE_ECC	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC             = 0,$/;"	c
C_USE_ECC	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
C_USE_ECC	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC             = 0,$/;"	c
C_USE_SOFTECC	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
C_USE_SOFTECC	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
C_USE_SOFTECC	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
C_USE_SOFTECC	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
C_WEA_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
C_WEA_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
C_WEB_WIDTH	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
C_WEB_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
C_WRITE_DEPTH_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A            = 0,$/;"	c
C_WRITE_DEPTH_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
C_WRITE_DEPTH_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A            = 0,$/;"	c
C_WRITE_DEPTH_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
C_WRITE_DEPTH_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
C_WRITE_DEPTH_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
C_WRITE_MODE_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
C_WRITE_MODE_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
C_WRITE_WIDTH_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_WIDTH_A            = 4,$/;"	c
C_WRITE_WIDTH_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
C_WRITE_WIDTH_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_WIDTH_A            = 4,$/;"	c
C_WRITE_WIDTH_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
C_WRITE_WIDTH_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
C_WRITE_WIDTH_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
C_XDEVICEFAMILY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY       = "virtex7",$/;"	c
C_XDEVICEFAMILY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY       = "virtex7",$/;"	c
Cause	.\TEMU\temu\include\cpu\reg.h	/^} Cause;$/;"	t	typeref:union:__anon7
Cause_R	.\TEMU\temu\include\cpu\reg.h	10;"	d
CoeConverter	.\utils\assembler\test_converter.py	/^from converter import CoeConverter$/;"	i
Converter	.\utils\assembler\asmgen.py	/^from converter import Converter, HexConverter$/;"	i
Converter	.\utils\assembler\converter.py	/^from converter import Converter, HexConverter$/;"	i
D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, CE, CLR, D;$/;"	p
D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, CLR, D;$/;"	p
D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
DATA_ADDR_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define DATA_ADDR_BUS   31: 0               \/\/ 数据的地址宽度$/;"	c
DATA_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define DATA_BUS        31: 0               \/\/ 数据的数据宽度$/;"	c
DATA_WE_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define DATA_WE_BUS      3: 0               \/\/ 数据的写使能宽度$/;"	c
DBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire DBITERR;$/;"	n
DBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire DBITERR;$/;"	n
DBITERR_IN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                        DBITERR_IN;$/;"	r
DBITERR_IN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                        DBITERR_IN;$/;"	r
DEBUG	.\TEMU\temu\include\common.h	4;"	d
DEC	.\TEMU\temu\src\monitor\expr.c	/^	LB, RB, HEX, DEC, REG,$/;"	e	enum:__anon19	file:
DIN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]     DIN;$/;"	r
DIN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]     DIN;$/;"	r
DINA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
DINA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   DINA             = dina;$/;"	n
DINA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
DINA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   DINA             = dina;$/;"	n
DINB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
DINB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   DINB             = dinb;$/;"	n
DINB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
DINB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   DINB             = dinb;$/;"	n
DIN_I	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN_I,$/;"	p
DIN_I	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN_I,$/;"	p
DIV	.\TEMU\mips_sc\src\include\inst_def.h	86;"	d
DIV	.\TEMU\temu\src\monitor\expr.c	/^	NOTYPE = 0, PLUS, MINUS, STAR, DIV,$/;"	e	enum:__anon19	file:
DIVU	.\TEMU\mips_sc\src\include\inst_def.h	94;"	d
DI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire [3:0] DI_GLBL;$/;"	n
DI_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire [3:0] DI_GLBL;$/;"	n
DOUBLE_REG_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define DOUBLE_REG_BUS  63: 0               \/\/ 两倍的通用寄存器的数据线宽度$/;"	c
DOUTA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_A-1:0]    DOUTA;$/;"	n
DOUTA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_A-1:0]    DOUTA;$/;"	n
DOUTB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]    DOUTB;$/;"	n
DOUTB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]    DOUTB;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire [3:0] DO_GLBL;$/;"	n
DO_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire [3:0] DO_GLBL;$/;"	n
Data	.\utils\assembler\seg_def.py	/^    Data = 1/;"	v	class:Segment
EAInclude	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\rundef.js	/^function EAInclude( EAInclFilename ) {$/;"	f
EAInclude	.\Soc\MiniMIPS32.runs\synth_1\rundef.js	/^function EAInclude( EAInclFilename ) {$/;"	f
EAStep	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\runme.sh	/^EAStep()$/;"	f
EAStep	.\Soc\MiniMIPS32.runs\synth_1\runme.sh	/^EAStep()$/;"	f
ECCPIPECE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       ECCPIPECE,$/;"	p
ECCPIPECE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         ECCPIPECE;$/;"	n
ECCPIPECE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       ECCPIPECE,$/;"	p
ECCPIPECE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         ECCPIPECE;$/;"	n
EN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         EN,$/;"	p
EN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         EN,$/;"	p
ENA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       ENA,$/;"	p
ENA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENA;$/;"	n
ENA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       ENA,$/;"	p
ENA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENA;$/;"	n
ENA_I_SAFE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire ENA_I_SAFE;$/;"	n
ENA_I_SAFE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire ENA_I_SAFE;$/;"	n
ENA_dly	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly = 0;$/;"	r
ENA_dly	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly = 0;$/;"	r
ENA_dly_D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_D = 0;$/;"	r
ENA_dly_D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_D = 0;$/;"	r
ENA_dly_reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg = 0;$/;"	r
ENA_dly_reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg = 0;$/;"	r
ENA_dly_reg_D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg_D = 0;$/;"	r
ENA_dly_reg_D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENA_dly_reg_D = 0;$/;"	r
ENB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       ENB,$/;"	p
ENB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENB;$/;"	n
ENB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       ENB,$/;"	p
ENB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         ENB;$/;"	n
ENB_I_SAFE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire ENB_I_SAFE;$/;"	n
ENB_I_SAFE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire ENB_I_SAFE;$/;"	n
ENB_dly	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly = 0;$/;"	r
ENB_dly	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly = 0;$/;"	r
ENB_dly_D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_D = 0;$/;"	r
ENB_dly_D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_D = 0;$/;"	r
ENB_dly_reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg = 0;$/;"	r
ENB_dly_reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg = 0;$/;"	r
ENB_dly_reg_D	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg_D = 0;$/;"	r
ENB_dly_reg_D	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ENB_dly_reg_D = 0;$/;"	r
END	.\TEMU\mips_sc\src\include\asm\asm.h	133;"	d
END	.\TEMU\temu\include\monitor\monitor.h	/^enum { STOP, RUNNING, END };$/;"	e	enum:__anon15
ENTRY_START	.\TEMU\temu\src\monitor\monitor.c	3;"	d	file:
EPC	.\TEMU\temu\include\cpu\reg.h	/^	uint32_t EPC;$/;"	m	struct:CP0
EPC_R	.\TEMU\temu\include\cpu\reg.h	11;"	d
EQ	.\TEMU\temu\src\monitor\expr.c	/^	EQ, NOTEQ, OR, AND,$/;"	e	enum:__anon19	file:
ERET_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	100;"	d
EXL	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t EXL : 1;$/;"	m	struct:__anon9::__anon10
Enum	.\utils\assembler\seg_def.py	/^from enum import Enum, unique$/;"	i
Enum	.\utils\disassembler\mipsdef.py	/^from enum import Enum, unique$/;"	i
ExcCode	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t ExcCode : 5;$/;"	m	struct:__anon7::__anon8
FALSE_V	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define FALSE_V         1'b0                \/\/ 逻辑"假"  $/;"	c
FCSBO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire FCSBO_GLBL;$/;"	n
FCSBO_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire FCSBO_GLBL;$/;"	n
FUNC_MASK	.\TEMU\temu\include\cpu\helper.h	7;"	d
FUNC_SIZE	.\TEMU\temu\include\cpu\helper.h	16;"	d
GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^`define GLBL$/;"	c
GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^`define GLBL$/;"	c
GSR	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire GSR;$/;"	n
GSR	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire GSR;$/;"	n
GSR_int	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg GSR_int;$/;"	r
GSR_int	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg GSR_int;$/;"	r
GTS	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire GTS;$/;"	n
GTS	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire GTS;$/;"	n
GTS_int	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg GTS_int;$/;"	r
GTS_int	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg GTS_int;$/;"	r
GWE	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire GWE;$/;"	n
GWE	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire GWE;$/;"	n
HD_SDIR	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\runme.bat	/^set HD_SDIR=%~dp0$/;"	v
HD_SDIR	.\Soc\MiniMIPS32.runs\synth_1\runme.bat	/^set HD_SDIR=%~dp0$/;"	v
HEX	.\TEMU\temu\src\monitor\expr.c	/^	LB, RB, HEX, DEC, REG,$/;"	e	enum:__anon19	file:
HIT_BAD_TRAP	.\TEMU\mips_sc\src\include\trap.h	5;"	d
HIT_GOOD_TRAP	.\TEMU\mips_sc\src\include\trap.h	1;"	d
HW_MEM_SIZE	.\TEMU\temu\include\memory\memory.h	6;"	d
HW_MEM_SIZE	.\TEMU\temu\src\memory\dram.c	32;"	d	file:
HexConverter	.\utils\assembler\asmgen.py	/^from converter import Converter, HexConverter$/;"	i
HexConverter	.\utils\assembler\converter.py	/^from converter import Converter, HexConverter$/;"	i
I0	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I0	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I0	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I0	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I1	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I1	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I1	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
I1	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I2	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I2	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I3	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I3	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I5	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I5	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
ID	.\TEMU\temu\src\monitor\watchpoint.c	/^static int ID = 0;$/;"	v	file:
IE	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IE : 1;$/;"	m	struct:__anon9::__anon10
IM	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IM : 8;$/;"	m	struct:__anon9::__anon10
IMM_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define IMM_ENABLE      1'b1                \/\/ 立即数选择使能$/;"	c
IMM_MASK	.\TEMU\temu\include\cpu\helper.h	12;"	d
IMM_SIZE	.\TEMU\temu\include\cpu\helper.h	21;"	d
INDEX_MASK	.\TEMU\temu\include\cpu\helper.h	13;"	d
INDEX_SIZE	.\TEMU\temu\include\cpu\helper.h	22;"	d
INIT	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 0;$/;"	c
INIT	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 64'h0000000000000000;$/;"	c
INIT	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 0;$/;"	c
INIT	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  parameter INIT = 64'h0000000000000000;$/;"	c
INJECTDBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTDBITERR;$/;"	n
INJECTDBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTDBITERR;$/;"	n
INJECTSBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTSBITERR,$/;"	p
INJECTSBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTSBITERR;$/;"	n
INJECTSBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTSBITERR,$/;"	p
INJECTSBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         INJECTSBITERR;$/;"	n
INST_ADDR_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define INST_ADDR_BUS   31: 0               \/\/ 指令的地址宽度$/;"	c
INST_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define INST_BUS        31: 0               \/\/ 指令的数据宽度$/;"	c
IP0	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP0 : 1;$/;"	m	struct:__anon7::__anon8
IP1	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP1 : 1;$/;"	m	struct:__anon7::__anon8
IP2	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP2 : 1;$/;"	m	struct:__anon7::__anon8
IP3	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP3 : 1;$/;"	m	struct:__anon7::__anon8
IP4	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP4 : 1;$/;"	m	struct:__anon7::__anon8
IP5	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP5 : 1;$/;"	m	struct:__anon7::__anon8
IP6	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP6 : 1;$/;"	m	struct:__anon7::__anon8
IP7	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t IP7 : 1;$/;"	m	struct:__anon7::__anon8
ISEExec	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^function ISEExec( ISEProg, ISEArgs ) {$/;"	f
ISEExec	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^function ISEExec( ISEProg, ISEArgs ) {$/;"	f
ISEInit	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^function ISEInit() {$/;"	f
ISEInit	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^function ISEInit() {$/;"	f
ISEJScriptLib	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\rundef.js	/^var ISEJScriptLib = RDScrDir + "\/ISEWrap.js";$/;"	v
ISEJScriptLib	.\Soc\MiniMIPS32.runs\synth_1\rundef.js	/^var ISEJScriptLib = RDScrDir + "\/ISEWrap.js";$/;"	v
ISELogEcho	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^var ISELogEcho = true;$/;"	v
ISELogEcho	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^var ISELogEcho = true;$/;"	v
ISELogFile	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^var ISELogFile = "runme.log";$/;"	v
ISELogFile	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^var ISELogFile = "runme.log";$/;"	v
ISELogFileStr	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^var ISELogFileStr = null;$/;"	v
ISELogFileStr	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^var ISELogFileStr = null;$/;"	v
ISEOldVersionWSH	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^var ISEOldVersionWSH = false;$/;"	v
ISEOldVersionWSH	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^var ISEOldVersionWSH = false;$/;"	v
ISEOpenFile	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^function ISEOpenFile( ISEFilename ) {$/;"	f
ISEOpenFile	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^function ISEOpenFile( ISEFilename ) {$/;"	f
ISERunDir	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^var ISERunDir = "";$/;"	v
ISERunDir	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^var ISERunDir = "";$/;"	v
ISEStdErr	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^function ISEStdErr( ISELine ) {$/;"	f
ISEStdErr	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^function ISEStdErr( ISELine ) {$/;"	f
ISEStdOut	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^function ISEStdOut( ISELine ) {$/;"	f
ISEStdOut	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^function ISEStdOut( ISELine ) {$/;"	f
ISEStep	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^function ISEStep( ISEProg, ISEArgs ) {$/;"	f
ISEStep	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^function ISEStep( ISEProg, ISEArgs ) {$/;"	f
ISETouchFile	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\ISEWrap.js	/^function ISETouchFile( ISERoot, ISEStatus ) {$/;"	f
ISETouchFile	.\Soc\MiniMIPS32.runs\synth_1\ISEWrap.js	/^function ISETouchFile( ISERoot, ISEStatus ) {$/;"	f
ITypeInstBuilder	.\utils\assembler\mipsinst.py	/^class ITypeInstBuilder(_InstBuilder):$/;"	c
Imm	.\utils\disassembler\mipsdef.py	/^    Imm = 0$/;"	v	class:Repr
J	.\TEMU\mips_sc\src\include\inst_def.h	607;"	d
JAL	.\TEMU\mips_sc\src\include\inst_def.h	643;"	d
JALR	.\TEMU\mips_sc\src\include\inst_def.h	722;"	d
JALR_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	685;"	d
JALR_EX_DS_B_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12126;"	d
JALR_EX_DS_B_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12070;"	d
JALR_EX_DS_B_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12630;"	d
JALR_EX_DS_B_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12238;"	d
JALR_EX_DS_B_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12294;"	d
JALR_EX_DS_B_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12350;"	d
JALR_EX_DS_B_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12518;"	d
JALR_EX_DS_B_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12406;"	d
JALR_EX_DS_B_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12182;"	d
JALR_EX_DS_B_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12462;"	d
JALR_EX_DS_B_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12574;"	d
JALR_EX_DS_F_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12098;"	d
JALR_EX_DS_F_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12042;"	d
JALR_EX_DS_F_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12602;"	d
JALR_EX_DS_F_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12210;"	d
JALR_EX_DS_F_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12266;"	d
JALR_EX_DS_F_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12322;"	d
JALR_EX_DS_F_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12490;"	d
JALR_EX_DS_F_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12378;"	d
JALR_EX_DS_F_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12154;"	d
JALR_EX_DS_F_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12434;"	d
JALR_EX_DS_F_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12546;"	d
JAL_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	573;"	d
JAL_EX_DS_B_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10913;"	d
JAL_EX_DS_B_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10859;"	d
JAL_EX_DS_B_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11399;"	d
JAL_EX_DS_B_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11021;"	d
JAL_EX_DS_B_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11075;"	d
JAL_EX_DS_B_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11129;"	d
JAL_EX_DS_B_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11291;"	d
JAL_EX_DS_B_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11183;"	d
JAL_EX_DS_B_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10967;"	d
JAL_EX_DS_B_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11237;"	d
JAL_EX_DS_B_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11345;"	d
JAL_EX_DS_F_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10886;"	d
JAL_EX_DS_F_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10832;"	d
JAL_EX_DS_F_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11372;"	d
JAL_EX_DS_F_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10994;"	d
JAL_EX_DS_F_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11048;"	d
JAL_EX_DS_F_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11102;"	d
JAL_EX_DS_F_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11264;"	d
JAL_EX_DS_F_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11156;"	d
JAL_EX_DS_F_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10940;"	d
JAL_EX_DS_F_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11210;"	d
JAL_EX_DS_F_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11318;"	d
JR	.\TEMU\mips_sc\src\include\inst_def.h	678;"	d
JR_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	628;"	d
JR_EX_DS_B_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11510;"	d
JR_EX_DS_B_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11454;"	d
JR_EX_DS_B_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	12014;"	d
JR_EX_DS_B_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11622;"	d
JR_EX_DS_B_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11678;"	d
JR_EX_DS_B_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11734;"	d
JR_EX_DS_B_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11902;"	d
JR_EX_DS_B_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11790;"	d
JR_EX_DS_B_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11566;"	d
JR_EX_DS_B_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11846;"	d
JR_EX_DS_B_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11958;"	d
JR_EX_DS_F_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11482;"	d
JR_EX_DS_F_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11426;"	d
JR_EX_DS_F_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11986;"	d
JR_EX_DS_F_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11594;"	d
JR_EX_DS_F_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11650;"	d
JR_EX_DS_F_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11706;"	d
JR_EX_DS_F_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11874;"	d
JR_EX_DS_F_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11762;"	d
JR_EX_DS_F_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11538;"	d
JR_EX_DS_F_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11818;"	d
JR_EX_DS_F_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	11930;"	d
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_CAPTURE_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_CAPTURE_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RESET_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_RESET_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_RUNTEST_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_RUNTEST_GLBL;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL1_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_SEL1_GLBL = 0;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL2_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_SEL2_GLBL = 0 ;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL3_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_SEL3_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SEL4_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_SEL4_GLBL = 0;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_SHIFT_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_SHIFT_GLBL;$/;"	r
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TCK_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire JTAG_TCK_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDI_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire JTAG_TDI_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TDO_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire JTAG_TDO_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TMS_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire JTAG_TMS_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_TRST_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire JTAG_TRST_GLBL;$/;"	n
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_UPDATE_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_UPDATE_GLBL;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO1_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO1_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO2_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO2_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO3_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO3_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
JTAG_USER_TDO4_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg JTAG_USER_TDO4_GLBL = 1'bz;$/;"	r
J_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	537;"	d
J_EX_DS_B_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10319;"	d
J_EX_DS_B_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10265;"	d
J_EX_DS_B_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10805;"	d
J_EX_DS_B_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10427;"	d
J_EX_DS_B_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10481;"	d
J_EX_DS_B_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10535;"	d
J_EX_DS_B_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10697;"	d
J_EX_DS_B_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10589;"	d
J_EX_DS_B_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10373;"	d
J_EX_DS_B_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10643;"	d
J_EX_DS_B_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10751;"	d
J_EX_DS_F_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10292;"	d
J_EX_DS_F_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10238;"	d
J_EX_DS_F_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10778;"	d
J_EX_DS_F_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10400;"	d
J_EX_DS_F_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10454;"	d
J_EX_DS_F_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10508;"	d
J_EX_DS_F_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10670;"	d
J_EX_DS_F_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10562;"	d
J_EX_DS_F_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10346;"	d
J_EX_DS_F_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10616;"	d
J_EX_DS_F_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_def.h	10724;"	d
JumpInstBuilder	.\utils\assembler\mipsinst.py	/^class JumpInstBuilder(_InstBuilder):$/;"	c
LB	.\TEMU\mips_sc\src\include\inst_def.h	798;"	d
LB	.\TEMU\temu\src\monitor\expr.c	/^	LB, RB, HEX, DEC, REG,$/;"	e	enum:__anon19	file:
LBU	.\TEMU\mips_sc\src\include\inst_def.h	809;"	d
LEAF	.\TEMU\mips_sc\src\include\asm\asm.h	74;"	d
LH	.\TEMU\mips_sc\src\include\inst_def.h	820;"	d
LHU	.\TEMU\mips_sc\src\include\inst_def.h	831;"	d
LHU_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	44;"	d
LH_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	31;"	d
LOGIC	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define LOGIC           3'b010$/;"	c
LOG_FILE	.\TEMU\temu\include\common.h	5;"	d
LUI	.\TEMU\mips_sc\src\include\inst_def.h	134;"	d
LW	.\TEMU\mips_sc\src\include\inst_def.h	842;"	d
LWHI	.\TEMU\mips_sc\src\include\asm\asm.h	21;"	d
LWLO	.\TEMU\mips_sc\src\include\asm\asm.h	20;"	d
LW_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	57;"	d
Log	.\TEMU\temu\include\debug.h	15;"	d
Log_write	.\TEMU\temu\include\debug.h	10;"	d
Log_write	.\TEMU\temu\include\debug.h	12;"	d
MAX_INSTR_TO_PRINT	.\TEMU\temu\src\monitor\cpu-exec.c	9;"	d	file:
MCOUNT	.\TEMU\mips_sc\src\include\asm\asm.h	51;"	d
MFHI	.\TEMU\mips_sc\src\include\inst_def.h	766;"	d
MFLO	.\TEMU\mips_sc\src\include\inst_def.h	774;"	d
MINIMIPS32_ADD	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_ADD             8'h18$/;"	c
MINIMIPS32_ADDIU	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_ADDIU           8'h19$/;"	c
MINIMIPS32_AND	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_AND             8'h1C$/;"	c
MINIMIPS32_LB	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_LB              8'h90$/;"	c
MINIMIPS32_LUI	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_LUI             8'h05$/;"	c
MINIMIPS32_LW	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_LW              8'h92$/;"	c
MINIMIPS32_MFHI	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_MFHI            8'h0C$/;"	c
MINIMIPS32_MFLO	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_MFLO            8'h0D$/;"	c
MINIMIPS32_MULT	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_MULT            8'h14$/;"	c
MINIMIPS32_ORI	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_ORI             8'h1D$/;"	c
MINIMIPS32_SB	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_SB              8'h98$/;"	c
MINIMIPS32_SLL	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_SLL             8'h11$/;"	c
MINIMIPS32_SLT	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_SLT             8'h26$/;"	c
MINIMIPS32_SLTIU	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_SLTIU           8'h27$/;"	c
MINIMIPS32_SUBU	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_SUBU            8'h1B$/;"	c
MINIMIPS32_SW	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MINIMIPS32_SW              8'h9A$/;"	c
MINUS	.\TEMU\temu\src\monitor\expr.c	/^	NOTYPE = 0, PLUS, MINUS, STAR, DIV,$/;"	e	enum:__anon19	file:
MOVE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MOVE            3'b011$/;"	c
MREG_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define MREG_ENABLE     1'b1                \/\/ 写回阶段存储器结果选择信号$/;"	c
MSG	.\TEMU\mips_sc\src\include\asm\asm.h	149;"	d
MTHI	.\TEMU\mips_sc\src\include\inst_def.h	782;"	d
MTLO	.\TEMU\mips_sc\src\include\inst_def.h	790;"	d
MULT	.\TEMU\mips_sc\src\include\inst_def.h	102;"	d
MULTU	.\TEMU\mips_sc\src\include\inst_def.h	110;"	d
M_READY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input   M_READY,$/;"	p
M_READY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input   M_READY,$/;"	p
M_VALID_I	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg  M_VALID_I;$/;"	r
M_VALID_I	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg  M_VALID_I;$/;"	r
MemInstBuilder	.\utils\assembler\mipsinst.py	/^class MemInstBuilder(_InstBuilder):$/;"	c
MemOff	.\utils\disassembler\mipsdef.py	/^    MemOff = 7$/;"	v	class:Repr
MiniMIPS32	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^module MiniMIPS32($/;"	m
MiniMIPS32_SYS	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^module MiniMIPS32_SYS($/;"	m
MiniMIPS32_SYS_tb	.\Soc\MiniMIPS32.srcs\sim_1\new\MiniMIPS32_SYS_tb.v	/^module MiniMIPS32_SYS_tb();$/;"	m
Mmux_S_AXI_R_LAST13	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_S_AXI_R_LAST13 ; $/;"	n
Mmux_S_AXI_R_LAST13	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_S_AXI_R_LAST13 ; $/;"	n
Mmux_aw_ready_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [0:0] Mmux_aw_ready_c ; $/;"	n
Mmux_aw_ready_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [0:0] Mmux_aw_ready_c ; $/;"	n
Mmux_gaxi_full_sm_ar_ready_c11	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_gaxi_full_sm_ar_ready_c11 ; $/;"	n
Mmux_gaxi_full_sm_ar_ready_c11	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire Mmux_gaxi_full_sm_ar_ready_c11 ; $/;"	n
MoveInstBuilder	.\utils\assembler\mipsinst.py	/^class MoveInstBuilder(_InstBuilder):$/;"	c
MulDivInstBuilder	.\utils\assembler\mipsinst.py	/^class MulDivInstBuilder(_InstBuilder):$/;"	c
N01	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N01 ; $/;"	n
N01	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N01 ; $/;"	n
N10	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N10 ; $/;"	n
N10	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N10 ; $/;"	n
N11	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N11 ; $/;"	n
N11	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N11 ; $/;"	n
N12	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N12 ; $/;"	n
N12	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N12 ; $/;"	n
N13	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N13 ; $/;"	n
N13	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N13 ; $/;"	n
N2	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N2 ; $/;"	n
N2	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N2; $/;"	n
N2	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N2 ; $/;"	n
N2	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N2; $/;"	n
N4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N4 ; $/;"	n
N4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N4; $/;"	n
N4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N4 ; $/;"	n
N4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N4; $/;"	n
N8	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N8 ; $/;"	n
N8	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N8 ; $/;"	n
N9	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire N9 ; $/;"	n
N9	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire N9 ; $/;"	n
NEG	.\TEMU\temu\src\monitor\expr.c	/^ 	NOT, NEG, POINTER,$/;"	e	enum:__anon19	file:
NLEAF	.\TEMU\mips_sc\src\include\asm\asm.h	92;"	d
NLW_U0_dbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_dbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_doutb_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [31:0]NLW_U0_doutb_UNCONNECTED;$/;"	n
NLW_U0_doutb_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [31:0]NLW_U0_doutb_UNCONNECTED;$/;"	n
NLW_U0_rdaddrecc_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_rdaddrecc_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_rsta_busy_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_rsta_busy_UNCONNECTED;$/;"	n
NLW_U0_rsta_busy_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_rsta_busy_UNCONNECTED;$/;"	n
NLW_U0_rstb_busy_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_rstb_busy_UNCONNECTED;$/;"	n
NLW_U0_rstb_busy_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_rstb_busy_UNCONNECTED;$/;"	n
NLW_U0_s_axi_arready_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_arready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_arready_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_arready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_awready_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_awready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_awready_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_awready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bresp_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bresp_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bvalid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_bvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_bvalid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_bvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_dbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_dbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdaddrecc_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdaddrecc_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdata_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rdata_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rlast_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_rlast_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rlast_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_rlast_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rresp_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rresp_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rvalid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_rvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_rvalid_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_rvalid_UNCONNECTED;$/;"	n
NLW_U0_s_axi_sbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_sbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_s_axi_wready_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_wready_UNCONNECTED;$/;"	n
NLW_U0_s_axi_wready_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_s_axi_wready_UNCONNECTED;$/;"	n
NLW_U0_sbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire NLW_U0_sbiterr_UNCONNECTED;$/;"	n
NLW_U0_sbiterr_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire NLW_U0_sbiterr_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DO_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DO_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DO_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DO_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DO_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DRDY_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DRDY_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DRDY_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DRDY_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_DRDY_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_LOCKED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_LOCKED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_LOCKED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_LOCKED_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_LOCKED_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_PSDONE_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_PSDONE_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_PSDONE_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_PSDONE_UNCONNECTED	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;$/;"	n
NLW_mmcm_adv_inst_PSDONE_UNCONNECTED	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;$/;"	n
NNON_LEAF	.\TEMU\mips_sc\src\include\asm\asm.h	120;"	d
NO	.\TEMU\temu\include\monitor\watchpoint.h	/^	int NO;$/;"	m	struct:watchpoint
NON_LEAF	.\TEMU\mips_sc\src\include\asm\asm.h	105;"	d
NOP	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define NOP             3'b000$/;"	c
NOR	.\TEMU\mips_sc\src\include\inst_def.h	140;"	d
NOT	.\TEMU\temu\src\monitor\expr.c	/^ 	NOT, NEG, POINTER,$/;"	e	enum:__anon19	file:
NOTEQ	.\TEMU\temu\src\monitor\expr.c	/^	EQ, NOTEQ, OR, AND,$/;"	e	enum:__anon19	file:
NOTYPE	.\TEMU\temu\src\monitor\expr.c	/^	NOTYPE = 0, PLUS, MINUS, STAR, DIV,$/;"	e	enum:__anon19	file:
NR_BANK	.\TEMU\temu\src\memory\dram.c	29;"	d	file:
NR_CMD	.\TEMU\temu\src\monitor\ui.c	139;"	d	file:
NR_COL	.\TEMU\temu\src\memory\dram.c	27;"	d	file:
NR_RANK	.\TEMU\temu\src\memory\dram.c	30;"	d	file:
NR_REGEX	.\TEMU\temu\src\monitor\expr.c	50;"	d	file:
NR_ROW	.\TEMU\temu\src\memory\dram.c	28;"	d	file:
NR_WP	.\TEMU\temu\src\monitor\watchpoint.c	4;"	d	file:
NlwRenamedSig_OI_S_AXI_R_LAST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_S_AXI_R_LAST ; $/;"	n
NlwRenamedSig_OI_S_AXI_R_LAST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_S_AXI_R_LAST ; $/;"	n
NlwRenamedSig_OI_bvalid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_bvalid_c; $/;"	n
NlwRenamedSig_OI_bvalid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_bvalid_c; $/;"	n
NlwRenamedSig_OI_gaxi_full_sm_r_valid_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_gaxi_full_sm_r_valid_r ; $/;"	n
NlwRenamedSig_OI_gaxi_full_sm_r_valid_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSig_OI_gaxi_full_sm_r_valid_r ; $/;"	n
NlwRenamedSignal_bvalid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_bvalid_c;$/;"	n
NlwRenamedSignal_bvalid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_bvalid_c;$/;"	n
NlwRenamedSignal_incr_addr_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_incr_addr_c;$/;"	n
NlwRenamedSignal_incr_addr_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire NlwRenamedSignal_incr_addr_c;$/;"	n
O	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output O;$/;"	p
O	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg    O;$/;"	r
O	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  output O;$/;"	p
O	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg O;$/;"	r
O	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output O;$/;"	p
O	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg    O;$/;"	r
O	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  output O;$/;"	p
O	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg O;$/;"	r
OPCODE_SIZE	.\TEMU\temu\include\cpu\helper.h	15;"	d
OP_STR_SIZE	.\TEMU\temu\include\cpu\operand.h	6;"	d
OP_TYPE_IMM	.\TEMU\temu\include\cpu\operand.h	/^enum { OP_TYPE_REG, OP_TYPE_IMM, OP_TYPE_JUMP };$/;"	e	enum:__anon2
OP_TYPE_JUMP	.\TEMU\temu\include\cpu\operand.h	/^enum { OP_TYPE_REG, OP_TYPE_IMM, OP_TYPE_JUMP };$/;"	e	enum:__anon2
OP_TYPE_REG	.\TEMU\temu\include\cpu\operand.h	/^enum { OP_TYPE_REG, OP_TYPE_IMM, OP_TYPE_JUMP };$/;"	e	enum:__anon2
OR	.\TEMU\mips_sc\src\include\inst_def.h	148;"	d
OR	.\TEMU\temu\src\monitor\expr.c	/^	EQ, NOTEQ, OR, AND,$/;"	e	enum:__anon19	file:
ORI	.\TEMU\mips_sc\src\include\inst_def.h	156;"	d
Offset	.\utils\disassembler\mipsdef.py	/^    Offset = 3$/;"	v	class:Repr
Operand	.\TEMU\temu\include\cpu\operand.h	/^} Operand;$/;"	t	typeref:struct:__anon3
Operands	.\TEMU\temu\include\cpu\operand.h	/^} Operands;$/;"	t	typeref:struct:__anon5
Ov	.\TEMU\temu\include\cpu\reg.h	22;"	d
PANIC	.\TEMU\mips_sc\src\include\asm\asm.h	139;"	d
PC_INIT	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define PC_INIT         32'hBFC00000        \/\/ PC初始值$/;"	c
PLL_LOCKG	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLL_LOCKG	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;$/;"	n
PLUS	.\TEMU\temu\src\monitor\expr.c	/^	NOTYPE = 0, PLUS, MINUS, STAR, DIV,$/;"	e	enum:__anon19	file:
POINTER	.\TEMU\temu\src\monitor\expr.c	/^ 	NOT, NEG, POINTER,$/;"	e	enum:__anon19	file:
POR_A	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg POR_A = 0; $/;"	r
POR_A	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg POR_A = 0; $/;"	r
POR_B	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg POR_B = 0;$/;"	r
POR_B	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg POR_B = 0;$/;"	r
PRE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
PRE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  C, D, PRE;$/;"	p
PRE	.\TEMU\temu\src\monitor\expr.c	/^const char *PRE = "04455331266600000";$/;"	v
PRINTF	.\TEMU\mips_sc\src\include\asm\asm.h	144;"	d
PRLD	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire PRLD;$/;"	n
PRLD	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire PRLD;$/;"	n
PRLD_int	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    reg PRLD_int;$/;"	r
PRLD_int	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    reg PRLD_int;$/;"	r
PROGB_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    wire PROGB_GLBL;$/;"	n
PROGB_GLBL	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    wire PROGB_GLBL;$/;"	n
PTR	.\TEMU\mips_sc\src\include\asm\asm.h	178;"	d
PTR	.\TEMU\mips_sc\src\include\asm\asm.h	203;"	d
PTRLOG	.\TEMU\mips_sc\src\include\asm\asm.h	180;"	d
PTRLOG	.\TEMU\mips_sc\src\include\asm\asm.h	205;"	d
PTRSIZE	.\TEMU\mips_sc\src\include\asm\asm.h	179;"	d
PTRSIZE	.\TEMU\mips_sc\src\include\asm\asm.h	204;"	d
PTR_ADD	.\TEMU\mips_sc\src\include\asm\asm.h	159;"	d
PTR_ADD	.\TEMU\mips_sc\src\include\asm\asm.h	184;"	d
PTR_ADDI	.\TEMU\mips_sc\src\include\asm\asm.h	161;"	d
PTR_ADDI	.\TEMU\mips_sc\src\include\asm\asm.h	186;"	d
PTR_ADDIU	.\TEMU\mips_sc\src\include\asm\asm.h	162;"	d
PTR_ADDIU	.\TEMU\mips_sc\src\include\asm\asm.h	187;"	d
PTR_ADDU	.\TEMU\mips_sc\src\include\asm\asm.h	160;"	d
PTR_ADDU	.\TEMU\mips_sc\src\include\asm\asm.h	185;"	d
PTR_L	.\TEMU\mips_sc\src\include\asm\asm.h	165;"	d
PTR_L	.\TEMU\mips_sc\src\include\asm\asm.h	190;"	d
PTR_LA	.\TEMU\mips_sc\src\include\asm\asm.h	167;"	d
PTR_LA	.\TEMU\mips_sc\src\include\asm\asm.h	192;"	d
PTR_LI	.\TEMU\mips_sc\src\include\asm\asm.h	168;"	d
PTR_LI	.\TEMU\mips_sc\src\include\asm\asm.h	193;"	d
PTR_S	.\TEMU\mips_sc\src\include\asm\asm.h	166;"	d
PTR_S	.\TEMU\mips_sc\src\include\asm\asm.h	191;"	d
PTR_SCALESHIFT	.\TEMU\mips_sc\src\include\asm\asm.h	176;"	d
PTR_SCALESHIFT	.\TEMU\mips_sc\src\include\asm\asm.h	201;"	d
PTR_SLL	.\TEMU\mips_sc\src\include\asm\asm.h	169;"	d
PTR_SLL	.\TEMU\mips_sc\src\include\asm\asm.h	194;"	d
PTR_SLLV	.\TEMU\mips_sc\src\include\asm\asm.h	170;"	d
PTR_SLLV	.\TEMU\mips_sc\src\include\asm\asm.h	195;"	d
PTR_SRA	.\TEMU\mips_sc\src\include\asm\asm.h	173;"	d
PTR_SRA	.\TEMU\mips_sc\src\include\asm\asm.h	198;"	d
PTR_SRAV	.\TEMU\mips_sc\src\include\asm\asm.h	174;"	d
PTR_SRAV	.\TEMU\mips_sc\src\include\asm\asm.h	199;"	d
PTR_SRL	.\TEMU\mips_sc\src\include\asm\asm.h	171;"	d
PTR_SRL	.\TEMU\mips_sc\src\include\asm\asm.h	196;"	d
PTR_SRLV	.\TEMU\mips_sc\src\include\asm\asm.h	172;"	d
PTR_SRLV	.\TEMU\mips_sc\src\include\asm\asm.h	197;"	d
PTR_SUB	.\TEMU\mips_sc\src\include\asm\asm.h	163;"	d
PTR_SUB	.\TEMU\mips_sc\src\include\asm\asm.h	188;"	d
PTR_SUBU	.\TEMU\mips_sc\src\include\asm\asm.h	164;"	d
PTR_SUBU	.\TEMU\mips_sc\src\include\asm\asm.h	189;"	d
PathVal	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\rundef.js	/^var PathVal = ProcEnv("PATH");$/;"	v
PathVal	.\Soc\MiniMIPS32.runs\synth_1\rundef.js	/^var PathVal = ProcEnv("PATH");$/;"	v
ProcEnv	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\rundef.js	/^var ProcEnv = WshShell.Environment( "Process" );$/;"	v
ProcEnv	.\Soc\MiniMIPS32.runs\synth_1\rundef.js	/^var ProcEnv = WshShell.Environment( "Process" );$/;"	v
PseudoError	.\utils\assembler\mipsinst.py	/^class PseudoError(Exception):$/;"	c
PseudoInstBuilder	.\utils\assembler\mipsinst.py	/^class PseudoInstBuilder(_InstBuilder):$/;"	c
Q	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output Q;$/;"	p
Q	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg Q;$/;"	r
Q	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output Q;$/;"	p
Q	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg Q;$/;"	r
RANK_WIDTH	.\TEMU\temu\src\memory\dram.c	14;"	d	file:
RB	.\TEMU\temu\src\memory\dram.c	/^} RB;$/;"	t	typeref:struct:__anon18	file:
RB	.\TEMU\temu\src\monitor\expr.c	/^	LB, RB, HEX, DEC, REG,$/;"	e	enum:__anon19	file:
RCSID	.\TEMU\mips_sc\src\include\asm\asm.h	14;"	d
RDADDRECC	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
RDADDRECC	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     RDADDRECC;$/;"	n
RDADDRECC	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
RDADDRECC	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     RDADDRECC;$/;"	n
RDADDRECC_IN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]             RDADDRECC_IN,$/;"	p
RDADDRECC_IN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN;$/;"	r
RDADDRECC_IN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]             RDADDRECC_IN,$/;"	p
RDADDRECC_IN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN;$/;"	r
RDADDRECC_IN_I	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN_I,$/;"	p
RDADDRECC_IN_I	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input      [C_ADDRB_WIDTH-1:0]    RDADDRECC_IN_I,$/;"	p
RDScrDir	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\rundef.js	/^var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );$/;"	v
RDScrDir	.\Soc\MiniMIPS32.runs\synth_1\rundef.js	/^var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );$/;"	v
RDScrFP	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\rundef.js	/^var RDScrFP = WScript.ScriptFullName;$/;"	v
RDScrFP	.\Soc\MiniMIPS32.runs\synth_1\rundef.js	/^var RDScrFP = WScript.ScriptFullName;$/;"	v
RDScrN	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\rundef.js	/^var RDScrN = WScript.ScriptName;$/;"	v
RDScrN	.\Soc\MiniMIPS32.runs\synth_1\rundef.js	/^var RDScrN = WScript.ScriptName;$/;"	v
RD_MASK	.\TEMU\temu\include\cpu\helper.h	10;"	d
RD_SIZE	.\TEMU\temu\include\cpu\helper.h	19;"	d
READ_DISABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define READ_DISABLE    1'b0                \/\/ 禁止读$/;"	c
READ_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define READ_ENABLE     1'b1                \/\/ 使能读$/;"	c
REG	.\TEMU\temu\src\monitor\expr.c	/^	LB, RB, HEX, DEC, REG,$/;"	e	enum:__anon19	file:
REGCEA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEA;$/;"	n
REGCEA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEA;$/;"	n
REGCEB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEB;$/;"	n
REGCEB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         REGCEB;$/;"	n
REG_ADDR_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define REG_ADDR_BUS    4 : 0               \/\/ 寄存器的地址宽度$/;"	c
REG_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define REG_BUS         31: 0               \/\/ 寄存器数据宽度$/;"	c
REG_NAME	.\TEMU\temu\include\cpu\helper.h	24;"	d
REG_NOP	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define REG_NOP         5'b00000            \/\/ 零号寄存器/;"	c
REG_NUM	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define REG_NUM         32                  \/\/ 寄存器数量32个$/;"	c
RESERVED_INSTRUCTION_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	115;"	d
RESTORE_REG_ERET	.\TEMU\mips_sc\src\include\asm\context.h	114;"	d
RESTORE_REG_RET	.\TEMU\mips_sc\src\include\asm\context.h	74;"	d
RI	.\TEMU\temu\include\cpu\reg.h	31;"	d
ROC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROC_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    parameter ROC_WIDTH = 100000;$/;"	c
ROW_WIDTH	.\TEMU\temu\src\memory\dram.c	12;"	d	file:
RSTA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTA;$/;"	n
RSTA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTA;$/;"	n
RSTA_BUSY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTA_BUSY = 0;$/;"	r
RSTA_BUSY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTA_BUSY = 0;$/;"	r
RSTA_I_SAFE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire RSTA_I_SAFE;$/;"	n
RSTA_I_SAFE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire RSTA_I_SAFE;$/;"	n
RSTA_SHFT_REG	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTA_SHFT_REG = 0;$/;"	r
RSTA_SHFT_REG	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTA_SHFT_REG = 0;$/;"	r
RSTB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTB;$/;"	n
RSTB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         RSTB;$/;"	n
RSTB_BUSY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTB_BUSY = 0;$/;"	r
RSTB_BUSY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                          RSTB_BUSY = 0;$/;"	r
RSTB_I_SAFE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire RSTB_I_SAFE;$/;"	n
RSTB_I_SAFE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire RSTB_I_SAFE;$/;"	n
RSTB_SHFT_REG	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTB_SHFT_REG = 0;$/;"	r
RSTB_SHFT_REG	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [4:0] RSTB_SHFT_REG = 0;$/;"	r
RST_DISABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define RST_DISABLE     1'b1                \/\/ 复位信号无效$/;"	c
RST_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define RST_ENABLE      1'b0                \/\/ 复位信号有效  RST_ENABLE$/;"	c
RS_MASK	.\TEMU\temu\include\cpu\helper.h	8;"	d
RS_SIZE	.\TEMU\temu\include\cpu\helper.h	17;"	d
RT_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define RT_ENABLE       1'b1                \/\/ rt选择使能$/;"	c
RT_MASK	.\TEMU\temu\include\cpu\helper.h	9;"	d
RT_SIZE	.\TEMU\temu\include\cpu\helper.h	18;"	d
RTypeInstBuilder	.\utils\assembler\mipsinst.py	/^class RTypeInstBuilder(_InstBuilder):$/;"	c
RUNNING	.\TEMU\temu\include\monitor\monitor.h	/^enum { STOP, RUNNING, END };$/;"	e	enum:__anon15
R_A0	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_A1	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_A2	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_A3	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_AT	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_FP	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_GP	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_K0	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_K1	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_RA	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S0	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S1	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S2	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S3	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S4	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S5	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S6	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_S7	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_SP	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T0	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T1	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T2	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T3	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T4	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T5	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T6	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T7	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T8	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_T9	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_V0	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_V1	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
R_ZERO	.\TEMU\temu\include\cpu\reg.h	/^enum { R_ZERO, R_AT, R_V0, R_V1, R_A0, R_A1, R_A2, R_A3, R_T0, R_T1, R_T2, R_T3, R_T4, R_T5, R_T6, R_T7, R_S0, R_S1, R_S2, R_S3, R_S4, R_S5, R_S6, R_S7, R_T8, R_T9, R_K0, R_K1, R_GP, R_SP, R_FP, R_RA };$/;"	e	enum:__anon6
Reg	.\utils\disassembler\mipsdef.py	/^    Reg = 1$/;"	v	class:Repr
RegInt	.\utils\disassembler\mipsdef.py	/^    RegInt = 2$/;"	v	class:Repr
Report BlackBoxes	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^Report BlackBoxes: $/;"	l
Report BlackBoxes	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^Report BlackBoxes: $/;"	l
Report Cell Usage	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^Report Cell Usage: $/;"	l
Report Cell Usage	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^Report Cell Usage: $/;"	l
Report Check Netlist	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^Report Check Netlist: $/;"	l
Report Check Netlist	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^Report Check Netlist: $/;"	l
Report Instance Areas	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^Report Instance Areas: $/;"	l
Report Instance Areas	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^Report Instance Areas: $/;"	l
Report RTL Partitions	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^Report RTL Partitions: $/;"	l
Report RTL Partitions	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^Report RTL Partitions: $/;"	l
Repr	.\utils\disassembler\disasm.py	/^from mipsdef import Repr$/;"	i
Repr	.\utils\disassembler\mipsdef.py	/^class Repr(Enum):$/;"	c
S	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
S	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  I0, I1, S;$/;"	p
SB	.\TEMU\mips_sc\src\include\inst_def.h	853;"	d
SBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                      SBITERR,$/;"	p
SBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire SBITERR;$/;"	n
SBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                      SBITERR,$/;"	p
SBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire SBITERR;$/;"	n
SBITERR_IN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN,$/;"	p
SBITERR_IN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                        SBITERR_IN;$/;"	r
SBITERR_IN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN,$/;"	p
SBITERR_IN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                        SBITERR_IN;$/;"	r
SBITERR_IN_I	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN_I,$/;"	p
SBITERR_IN_I	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         SBITERR_IN_I,$/;"	p
SH	.\TEMU\mips_sc\src\include\inst_def.h	866;"	d
SHAMT_MASK	.\TEMU\temu\include\cpu\helper.h	11;"	d
SHAMT_SIZE	.\TEMU\temu\include\cpu\helper.h	20;"	d
SHIFT	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define SHIFT           3'b100$/;"	c
SHIFT_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define SHIFT_ENABLE    1'b1                \/\/ 移位指令使能 $/;"	c
SH_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	70;"	d
SIGNED_EXT	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define SIGNED_EXT      1'b1                \/\/ 符号扩展使能$/;"	c
SLEEP	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         SLEEP;$/;"	n
SLEEP	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         SLEEP;$/;"	n
SLL	.\TEMU\mips_sc\src\include\inst_def.h	180;"	d
SLLV	.\TEMU\mips_sc\src\include\inst_def.h	188;"	d
SLT	.\TEMU\mips_sc\src\include\inst_def.h	54;"	d
SLTI	.\TEMU\mips_sc\src\include\inst_def.h	62;"	d
SLTIU	.\TEMU\mips_sc\src\include\inst_def.h	78;"	d
SLTU	.\TEMU\mips_sc\src\include\inst_def.h	70;"	d
SRA	.\TEMU\mips_sc\src\include\inst_def.h	196;"	d
SRAV	.\TEMU\mips_sc\src\include\inst_def.h	204;"	d
SRL	.\TEMU\mips_sc\src\include\inst_def.h	212;"	d
SRLV	.\TEMU\mips_sc\src\include\inst_def.h	220;"	d
STAR	.\TEMU\temu\src\monitor\expr.c	/^	NOTYPE = 0, PLUS, MINUS, STAR, DIV,$/;"	e	enum:__anon19	file:
STATE_LOGIC_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module STATE_LOGIC_v8_4 (O, I0, I1, I2, I3, I4, I5);$/;"	m
STATE_LOGIC_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module STATE_LOGIC_v8_4 (O, I0, I1, I2, I3, I4, I5);$/;"	m
STOP	.\TEMU\temu\include\monitor\monitor.h	/^enum { STOP, RUNNING, END };$/;"	e	enum:__anon15
STORAGE_DATA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg  [C_DATA_WIDTH-1:0] STORAGE_DATA;$/;"	r
STORAGE_DATA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg  [C_DATA_WIDTH-1:0] STORAGE_DATA;$/;"	r
STORE_REG_RET	.\TEMU\mips_sc\src\include\asm\context.h	36;"	d
SUB	.\TEMU\mips_sc\src\include\inst_def.h	38;"	d
SUBU	.\TEMU\mips_sc\src\include\inst_def.h	46;"	d
SUB_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	22;"	d
SW	.\TEMU\mips_sc\src\include\inst_def.h	879;"	d
SWHI	.\TEMU\mips_sc\src\include\asm\asm.h	23;"	d
SWLO	.\TEMU\mips_sc\src\include\asm\asm.h	22;"	d
SW_EX	.\TEMU\mips_sc\src\include\inst_ex_def.h	85;"	d
S_ACLK	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK,$/;"	p
S_ACLK	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK;$/;"	p
S_ACLK	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ACLK;$/;"	n
S_ACLK	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK,$/;"	p
S_ACLK	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_ACLK;$/;"	p
S_ACLK	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ACLK;$/;"	n
S_ARESETN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_ARESETN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN;$/;"	p
S_ARESETN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ARESETN;$/;"	n
S_ARESETN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_ARESETN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN;$/;"	p
S_ARESETN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_ARESETN;$/;"	n
S_AXI_ADDR_EN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ADDR_EN;$/;"	p
S_AXI_ADDR_EN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ADDR_EN;$/;"	p
S_AXI_ARADDR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ARADDR_WIDTH-1:0] S_AXI_ARADDR,$/;"	p
S_AXI_ARADDR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_ARADDR     = s_axi_araddr;$/;"	n
S_AXI_ARADDR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ARADDR_WIDTH-1:0] S_AXI_ARADDR,$/;"	p
S_AXI_ARADDR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_ARADDR     = s_axi_araddr;$/;"	n
S_AXI_ARADDR_OUT	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRB_WIDTH-1:0] S_AXI_ARADDR_OUT,$/;"	p
S_AXI_ARADDR_OUT	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRB_WIDTH-1:0] S_AXI_ARADDR_OUT,$/;"	p
S_AXI_ARBURST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_ARBURST    = s_axi_arburst;$/;"	n
S_AXI_ARBURST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_ARBURST    = s_axi_arburst;$/;"	n
S_AXI_ARID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_ARID       = s_axi_arid;$/;"	n
S_AXI_ARID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_ARID       = s_axi_arid;$/;"	n
S_AXI_ARLEN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN;$/;"	p
S_AXI_ARLEN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_ARLEN      = s_axi_arlen;$/;"	n
S_AXI_ARLEN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN;$/;"	p
S_AXI_ARLEN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_ARLEN      = s_axi_arlen;$/;"	n
S_AXI_ARLEN_7_GND_8_o_equal_1_o	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARLEN_7_GND_8_o_equal_1_o ; $/;"	n
S_AXI_ARLEN_7_GND_8_o_equal_1_o	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARLEN_7_GND_8_o_equal_1_o ; $/;"	n
S_AXI_ARREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY;$/;"	p
S_AXI_ARREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARREADY;$/;"	n
S_AXI_ARREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY;$/;"	p
S_AXI_ARREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_ARREADY;$/;"	n
S_AXI_ARSIZE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_ARSIZE,$/;"	p
S_AXI_ARSIZE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_ARSIZE     = s_axi_arsize;$/;"	n
S_AXI_ARSIZE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_ARSIZE,$/;"	p
S_AXI_ARSIZE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_ARSIZE     = s_axi_arsize;$/;"	n
S_AXI_ARVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID,$/;"	p
S_AXI_ARVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID;$/;"	p
S_AXI_ARVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_ARVALID;$/;"	n
S_AXI_ARVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID,$/;"	p
S_AXI_ARVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_ARVALID;$/;"	p
S_AXI_ARVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_ARVALID;$/;"	n
S_AXI_AWADDR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_AWADDR     = s_axi_awaddr;$/;"	n
S_AXI_AWADDR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [31:0]                  S_AXI_AWADDR     = s_axi_awaddr;$/;"	n
S_AXI_AWADDR_OUT	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRA_WIDTH-1:0] S_AXI_AWADDR_OUT,$/;"	p
S_AXI_AWADDR_OUT	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output [C_ADDRA_WIDTH-1:0] S_AXI_AWADDR_OUT,$/;"	p
S_AXI_AWBURST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_AWBURST,$/;"	p
S_AXI_AWBURST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_AWBURST    = s_axi_awburst;$/;"	n
S_AXI_AWBURST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_AWBURST,$/;"	p
S_AXI_AWBURST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_AWBURST    = s_axi_awburst;$/;"	n
S_AXI_AWID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_AWID,$/;"	p
S_AXI_AWID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_AWID       = s_axi_awid;$/;"	n
S_AXI_AWID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_AWID,$/;"	p
S_AXI_AWID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_AWID       = s_axi_awid;$/;"	n
S_AXI_AWLEN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [8-1:0] S_AXI_AWLEN,$/;"	p
S_AXI_AWLEN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_AWLEN      = s_axi_awlen;$/;"	n
S_AXI_AWLEN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [8-1:0] S_AXI_AWLEN,$/;"	p
S_AXI_AWLEN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0]                   S_AXI_AWLEN      = s_axi_awlen;$/;"	n
S_AXI_AWREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_AWREADY,$/;"	p
S_AXI_AWREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_AWREADY;$/;"	n
S_AXI_AWREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_AWREADY,$/;"	p
S_AXI_AWREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_AWREADY;$/;"	n
S_AXI_AWSIZE	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_AWSIZE     = s_axi_awsize;$/;"	n
S_AXI_AWSIZE	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [2:0]                   S_AXI_AWSIZE     = s_axi_awsize;$/;"	n
S_AXI_AWVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_AWVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_AWVALID;$/;"	p
S_AXI_AWVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_AWVALID;$/;"	n
S_AXI_AWVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_AWVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_AWVALID;$/;"	p
S_AXI_AWVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_AWVALID;$/;"	n
S_AXI_BID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_BID;$/;"	n
S_AXI_BID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_BID;$/;"	n
S_AXI_BREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_BREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_BREADY;$/;"	p
S_AXI_BREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_BREADY;$/;"	n
S_AXI_BREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_BREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_BREADY;$/;"	p
S_AXI_BREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_BREADY;$/;"	n
S_AXI_BRESP	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_BRESP;$/;"	n
S_AXI_BRESP	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_BRESP;$/;"	n
S_AXI_BVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID,$/;"	p
S_AXI_BVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID;$/;"	p
S_AXI_BVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_BVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID;$/;"	n
S_AXI_BVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID,$/;"	p
S_AXI_BVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_BVALID;$/;"	p
S_AXI_BVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_BVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID;$/;"	n
S_AXI_BVALID_axi_wr_fsm	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID_axi_wr_fsm;$/;"	n
S_AXI_BVALID_axi_wr_fsm	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_BVALID_axi_wr_fsm;$/;"	n
S_AXI_DBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_DBITERR;$/;"	n
S_AXI_DBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_DBITERR;$/;"	n
S_AXI_INCR_ADDR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_INCR_ADDR;$/;"	p
S_AXI_INCR_ADDR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_INCR_ADDR;$/;"	p
S_AXI_INJECTDBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTDBITERR;$/;"	n
S_AXI_INJECTDBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTDBITERR;$/;"	n
S_AXI_INJECTSBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTSBITERR;$/;"	n
S_AXI_INJECTSBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_INJECTSBITERR;$/;"	n
S_AXI_MUX_SEL	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_MUX_SEL;$/;"	p
S_AXI_MUX_SEL	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_MUX_SEL;$/;"	p
S_AXI_RDADDRECC	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     S_AXI_RDADDRECC;$/;"	n
S_AXI_RDADDRECC	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]     S_AXI_RDADDRECC;$/;"	n
S_AXI_RDATA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   S_AXI_RDATA;$/;"	n
S_AXI_RDATA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1:0]   S_AXI_RDATA;$/;"	n
S_AXI_RD_EN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN;$/;"	p
S_AXI_RD_EN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN;$/;"	p
S_AXI_RID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_RID;$/;"	n
S_AXI_RID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1:0]    S_AXI_RID;$/;"	n
S_AXI_RLAST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST, $/;"	p
S_AXI_RLAST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST;$/;"	p
S_AXI_RLAST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RLAST;$/;"	n
S_AXI_RLAST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST, $/;"	p
S_AXI_RLAST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RLAST;$/;"	p
S_AXI_RLAST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RLAST;$/;"	n
S_AXI_RREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY,$/;"	p
S_AXI_RREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY;$/;"	p
S_AXI_RREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_RREADY;$/;"	n
S_AXI_RREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY,$/;"	p
S_AXI_RREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_RREADY;$/;"	p
S_AXI_RREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_RREADY;$/;"	n
S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o ; $/;"	n
S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o ; $/;"	n
S_AXI_RRESP	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_RRESP;$/;"	n
S_AXI_RRESP	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0]                   S_AXI_RRESP;$/;"	n
S_AXI_RVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID;$/;"	p
S_AXI_RVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RVALID;$/;"	n
S_AXI_RVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID;$/;"	p
S_AXI_RVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_RVALID;$/;"	n
S_AXI_R_LAST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_R_LAST;$/;"	p
S_AXI_R_LAST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_R_LAST;$/;"	p
S_AXI_R_LAST_INT	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_R_LAST_INT;$/;"	p
S_AXI_R_LAST_INT	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_R_LAST_INT;$/;"	p
S_AXI_SBITERR	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_SBITERR;$/;"	n
S_AXI_SBITERR	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_SBITERR;$/;"	n
S_AXI_SINGLE_TRANS	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_SINGLE_TRANS;$/;"	p
S_AXI_SINGLE_TRANS	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_SINGLE_TRANS;$/;"	p
S_AXI_WDATA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   S_AXI_WDATA      = s_axi_wdata;$/;"	n
S_AXI_WDATA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_A-1:0]   S_AXI_WDATA      = s_axi_wdata;$/;"	n
S_AXI_WLAST	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WLAST;$/;"	n
S_AXI_WLAST	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WLAST;$/;"	n
S_AXI_WREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY, $/;"	p
S_AXI_WREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY;$/;"	p
S_AXI_WREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_WREADY	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_WREADY;$/;"	n
S_AXI_WREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY, $/;"	p
S_AXI_WREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WREADY;$/;"	p
S_AXI_WREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_WREADY	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire S_AXI_WREADY;$/;"	n
S_AXI_WR_EN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
S_AXI_WR_EN	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN;$/;"	p
S_AXI_WR_EN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
S_AXI_WR_EN	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN;$/;"	p
S_AXI_WSTRB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       S_AXI_WSTRB      = s_axi_wstrb;$/;"	n
S_AXI_WSTRB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       S_AXI_WSTRB      = s_axi_wstrb;$/;"	n
S_AXI_WVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_WVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_WVALID;$/;"	p
S_AXI_WVALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WVALID;$/;"	n
S_AXI_WVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_WVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_AXI_WVALID;$/;"	p
S_AXI_WVALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                         S_AXI_WVALID;$/;"	n
S_PAYLOAD_DATA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input   [C_DATA_WIDTH-1:0] S_PAYLOAD_DATA,$/;"	p
S_PAYLOAD_DATA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input   [C_DATA_WIDTH-1:0] S_PAYLOAD_DATA,$/;"	p
S_READY_I	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    wire S_READY_I;$/;"	n
S_READY_I	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    wire S_READY_I;$/;"	n
S_VALID	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input   S_VALID,$/;"	p
S_VALID	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input   S_VALID,$/;"	p
Segment	.\utils\assembler\asmgen.py	/^from seg_def import Segment$/;"	i
Segment	.\utils\assembler\converter.py	/^from seg_def import Segment$/;"	i
Segment	.\utils\assembler\seg_def.py	/^class Segment(Enum):$/;"	c
SegmentManager	.\utils\assembler\asmgen.py	/^class SegmentManager(object):$/;"	c
SegmentManager	.\utils\assembler\converter.py	/^class SegmentManager(object):$/;"	c
Sel	.\utils\disassembler\mipsdef.py	/^    Sel = 5$/;"	v	class:Repr
ShiftInstBuilder	.\utils\assembler\mipsinst.py	/^class ShiftInstBuilder(_InstBuilder):$/;"	c
SingleInstBuilder	.\utils\assembler\mipsinst.py	/^class SingleInstBuilder(_InstBuilder):$/;"	c
Status	.\TEMU\temu\include\cpu\reg.h	/^} Status;$/;"	t	typeref:union:__anon9
Status_R	.\TEMU\temu\include\cpu\reg.h	9;"	d
StringIO	.\utils\assembler\test_converter.py	/^from io import StringIO$/;"	i
Sys	.\TEMU\temu\include\cpu\reg.h	25;"	d
TEST_ADD	.\TEMU\mips_sc\src\include\inst_test.h	7;"	d
TEST_ADDI	.\TEMU\mips_sc\src\include\inst_test.h	16;"	d
TEST_ADDIU	.\TEMU\mips_sc\src\include\inst_test.h	34;"	d
TEST_ADDI_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	20;"	d
TEST_ADDU	.\TEMU\mips_sc\src\include\inst_test.h	25;"	d
TEST_ADD_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	7;"	d
TEST_AND	.\TEMU\mips_sc\src\include\inst_test.h	153;"	d
TEST_ANDI	.\TEMU\mips_sc\src\include\inst_test.h	162;"	d
TEST_BEQ	.\TEMU\mips_sc\src\include\inst_test.h	279;"	d
TEST_BEQ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	7;"	d
TEST_BEQ_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	160;"	d
TEST_BEQ_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	123;"	d
TEST_BEQ_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	493;"	d
TEST_BEQ_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	234;"	d
TEST_BEQ_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	271;"	d
TEST_BEQ_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	308;"	d
TEST_BEQ_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	419;"	d
TEST_BEQ_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	345;"	d
TEST_BEQ_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	197;"	d
TEST_BEQ_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	382;"	d
TEST_BEQ_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	456;"	d
TEST_BGEZ	.\TEMU\mips_sc\src\include\inst_test.h	303;"	d
TEST_BGEZAL	.\TEMU\mips_sc\src\include\inst_test.h	386;"	d
TEST_BGEZAL_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	72;"	d
TEST_BGEZAL_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3069;"	d
TEST_BGEZAL_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3027;"	d
TEST_BGEZAL_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3447;"	d
TEST_BGEZAL_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3153;"	d
TEST_BGEZAL_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3195;"	d
TEST_BGEZAL_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3237;"	d
TEST_BGEZAL_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3363;"	d
TEST_BGEZAL_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3279;"	d
TEST_BGEZAL_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3111;"	d
TEST_BGEZAL_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3321;"	d
TEST_BGEZAL_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3405;"	d
TEST_BGEZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	25;"	d
TEST_BGEZ_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	974;"	d
TEST_BGEZ_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	937;"	d
TEST_BGEZ_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1307;"	d
TEST_BGEZ_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1048;"	d
TEST_BGEZ_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1085;"	d
TEST_BGEZ_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1122;"	d
TEST_BGEZ_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1233;"	d
TEST_BGEZ_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1159;"	d
TEST_BGEZ_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1011;"	d
TEST_BGEZ_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1196;"	d
TEST_BGEZ_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1270;"	d
TEST_BGTZ	.\TEMU\mips_sc\src\include\inst_test.h	315;"	d
TEST_BGTZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	34;"	d
TEST_BGTZ_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1381;"	d
TEST_BGTZ_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1344;"	d
TEST_BGTZ_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1714;"	d
TEST_BGTZ_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1455;"	d
TEST_BGTZ_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1492;"	d
TEST_BGTZ_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1529;"	d
TEST_BGTZ_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1640;"	d
TEST_BGTZ_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1566;"	d
TEST_BGTZ_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1418;"	d
TEST_BGTZ_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1603;"	d
TEST_BGTZ_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1677;"	d
TEST_BLEZ	.\TEMU\mips_sc\src\include\inst_test.h	327;"	d
TEST_BLEZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	43;"	d
TEST_BLEZ_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1788;"	d
TEST_BLEZ_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1751;"	d
TEST_BLEZ_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2121;"	d
TEST_BLEZ_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1862;"	d
TEST_BLEZ_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1899;"	d
TEST_BLEZ_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1936;"	d
TEST_BLEZ_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2047;"	d
TEST_BLEZ_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1973;"	d
TEST_BLEZ_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	1825;"	d
TEST_BLEZ_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2010;"	d
TEST_BLEZ_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2084;"	d
TEST_BLTZ	.\TEMU\mips_sc\src\include\inst_test.h	339;"	d
TEST_BLTZAL	.\TEMU\mips_sc\src\include\inst_test.h	351;"	d
TEST_BLTZAL_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	61;"	d
TEST_BLTZAL_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2607;"	d
TEST_BLTZAL_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2565;"	d
TEST_BLTZAL_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2985;"	d
TEST_BLTZAL_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2691;"	d
TEST_BLTZAL_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2733;"	d
TEST_BLTZAL_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2775;"	d
TEST_BLTZAL_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2901;"	d
TEST_BLTZAL_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2817;"	d
TEST_BLTZAL_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2649;"	d
TEST_BLTZAL_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2859;"	d
TEST_BLTZAL_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2943;"	d
TEST_BLTZ_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	52;"	d
TEST_BLTZ_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2195;"	d
TEST_BLTZ_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2158;"	d
TEST_BLTZ_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2528;"	d
TEST_BLTZ_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2269;"	d
TEST_BLTZ_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2306;"	d
TEST_BLTZ_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2343;"	d
TEST_BLTZ_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2454;"	d
TEST_BLTZ_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2380;"	d
TEST_BLTZ_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2232;"	d
TEST_BLTZ_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2417;"	d
TEST_BLTZ_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	2491;"	d
TEST_BNE	.\TEMU\mips_sc\src\include\inst_test.h	291;"	d
TEST_BNE_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	16;"	d
TEST_BNE_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	567;"	d
TEST_BNE_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	530;"	d
TEST_BNE_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	900;"	d
TEST_BNE_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	641;"	d
TEST_BNE_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	678;"	d
TEST_BNE_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	715;"	d
TEST_BNE_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	826;"	d
TEST_BNE_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	752;"	d
TEST_BNE_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	604;"	d
TEST_BNE_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	789;"	d
TEST_BNE_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	863;"	d
TEST_DIV	.\TEMU\mips_sc\src\include\inst_test.h	97;"	d
TEST_DIVU	.\TEMU\mips_sc\src\include\inst_test.h	111;"	d
TEST_ERET_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	126;"	d
TEST_J	.\TEMU\mips_sc\src\include\inst_test.h	421;"	d
TEST_JAL	.\TEMU\mips_sc\src\include\inst_test.h	433;"	d
TEST_JALR	.\TEMU\mips_sc\src\include\inst_test.h	460;"	d
TEST_JALR_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	112;"	d
TEST_JALR_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4239;"	d
TEST_JALR_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4215;"	d
TEST_JALR_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4455;"	d
TEST_JALR_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4287;"	d
TEST_JALR_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4311;"	d
TEST_JALR_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4335;"	d
TEST_JALR_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4407;"	d
TEST_JALR_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4359;"	d
TEST_JALR_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4263;"	d
TEST_JALR_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4383;"	d
TEST_JALR_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4431;"	d
TEST_JAL_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	92;"	d
TEST_JAL_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3744;"	d
TEST_JAL_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3720;"	d
TEST_JAL_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3960;"	d
TEST_JAL_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3792;"	d
TEST_JAL_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3816;"	d
TEST_JAL_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3840;"	d
TEST_JAL_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3912;"	d
TEST_JAL_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3864;"	d
TEST_JAL_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3768;"	d
TEST_JAL_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3888;"	d
TEST_JAL_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3936;"	d
TEST_JR	.\TEMU\mips_sc\src\include\inst_test.h	448;"	d
TEST_JR_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	103;"	d
TEST_JR_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4005;"	d
TEST_JR_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3984;"	d
TEST_JR_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4194;"	d
TEST_JR_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4047;"	d
TEST_JR_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4068;"	d
TEST_JR_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4089;"	d
TEST_JR_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4152;"	d
TEST_JR_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4110;"	d
TEST_JR_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4026;"	d
TEST_JR_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4131;"	d
TEST_JR_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	4173;"	d
TEST_J_DS	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	83;"	d
TEST_J_EX_DS_EX_ADD	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3510;"	d
TEST_J_EX_DS_EX_ADDI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3489;"	d
TEST_J_EX_DS_EX_BREAK	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3699;"	d
TEST_J_EX_DS_EX_LH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3552;"	d
TEST_J_EX_DS_EX_LHU	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3573;"	d
TEST_J_EX_DS_EX_LW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3594;"	d
TEST_J_EX_DS_EX_RI	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3657;"	d
TEST_J_EX_DS_EX_SH	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3615;"	d
TEST_J_EX_DS_EX_SUB	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3531;"	d
TEST_J_EX_DS_EX_SW	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3636;"	d
TEST_J_EX_DS_EX_SYSCALL	.\TEMU\mips_sc\src\include\inst_delay_slot_test.h	3678;"	d
TEST_LB	.\TEMU\mips_sc\src\include\inst_test.h	511;"	d
TEST_LBU	.\TEMU\mips_sc\src\include\inst_test.h	520;"	d
TEST_LH	.\TEMU\mips_sc\src\include\inst_test.h	529;"	d
TEST_LHU	.\TEMU\mips_sc\src\include\inst_test.h	538;"	d
TEST_LHU_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	62;"	d
TEST_LH_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	46;"	d
TEST_LUI	.\TEMU\mips_sc\src\include\inst_test.h	171;"	d
TEST_LW	.\TEMU\mips_sc\src\include\inst_test.h	547;"	d
TEST_LW_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	78;"	d
TEST_MFHI	.\TEMU\mips_sc\src\include\inst_test.h	475;"	d
TEST_MFLO	.\TEMU\mips_sc\src\include\inst_test.h	484;"	d
TEST_MTHI	.\TEMU\mips_sc\src\include\inst_test.h	493;"	d
TEST_MTLO	.\TEMU\mips_sc\src\include\inst_test.h	502;"	d
TEST_MULT	.\TEMU\mips_sc\src\include\inst_test.h	125;"	d
TEST_MULTU	.\TEMU\mips_sc\src\include\inst_test.h	139;"	d
TEST_NOR	.\TEMU\mips_sc\src\include\inst_test.h	180;"	d
TEST_OR	.\TEMU\mips_sc\src\include\inst_test.h	189;"	d
TEST_ORI	.\TEMU\mips_sc\src\include\inst_test.h	198;"	d
TEST_RESERVED_INSTRUCTION_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	139;"	d
TEST_SB	.\TEMU\mips_sc\src\include\inst_test.h	556;"	d
TEST_SH	.\TEMU\mips_sc\src\include\inst_test.h	565;"	d
TEST_SH_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	94;"	d
TEST_SLL	.\TEMU\mips_sc\src\include\inst_test.h	225;"	d
TEST_SLLV	.\TEMU\mips_sc\src\include\inst_test.h	234;"	d
TEST_SLT	.\TEMU\mips_sc\src\include\inst_test.h	61;"	d
TEST_SLTI	.\TEMU\mips_sc\src\include\inst_test.h	70;"	d
TEST_SLTIU	.\TEMU\mips_sc\src\include\inst_test.h	88;"	d
TEST_SLTU	.\TEMU\mips_sc\src\include\inst_test.h	79;"	d
TEST_SRA	.\TEMU\mips_sc\src\include\inst_test.h	243;"	d
TEST_SRAV	.\TEMU\mips_sc\src\include\inst_test.h	252;"	d
TEST_SRL	.\TEMU\mips_sc\src\include\inst_test.h	261;"	d
TEST_SRLV	.\TEMU\mips_sc\src\include\inst_test.h	270;"	d
TEST_SUB	.\TEMU\mips_sc\src\include\inst_test.h	43;"	d
TEST_SUBU	.\TEMU\mips_sc\src\include\inst_test.h	52;"	d
TEST_SUB_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	33;"	d
TEST_SW	.\TEMU\mips_sc\src\include\inst_test.h	574;"	d
TEST_SW_EX	.\TEMU\mips_sc\src\include\inst_ex_test.h	110;"	d
TEST_XOR	.\TEMU\mips_sc\src\include\inst_test.h	207;"	d
TEST_XORI	.\TEMU\mips_sc\src\include\inst_test.h	216;"	d
TI	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t TI : 1;$/;"	m	struct:__anon7::__anon8
TOC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TOC_WIDTH	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    parameter TOC_WIDTH = 0;$/;"	c
TRAP_ADDR	.\TEMU\temu\include\cpu\reg.h	13;"	d
TRAP_START	.\TEMU\temu\src\monitor\monitor.c	4;"	d	file:
TRUE_V	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define TRUE_V          1'b1                \/\/ 逻辑"真"  $/;"	c
TagUndefError	.\utils\assembler\mipsinst.py	/^class TagUndefError(Exception):$/;"	c
TestCase	.\utils\assembler\test_converter.py	/^from unittest import TestCase$/;"	i
TestCoeConverter	.\utils\assembler\test_converter.py	/^class TestCoeConverter(TestCase):$/;"	c
Text	.\utils\assembler\seg_def.py	/^    Text = 0$/;"	v	class:Segment
Token	.\TEMU\temu\src\monitor\expr.c	/^} Token;$/;"	t	typeref:struct:token	file:
TrapInstBuilder	.\utils\assembler\mipsinst.py	/^class TrapInstBuilder(_InstBuilder):$/;"	c
UPPER_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define UPPER_ENABLE    1'b1                \/\/ 立即数移位使能$/;"	c
WEA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
WEA	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       WEA              = wea;$/;"	n
WEA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
WEA	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0]       WEA              = wea;$/;"	n
WEB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
WEB	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB              = web;$/;"	n
WEB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
WEB	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB              = web;$/;"	n
WEB_parameterized	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB_parameterized = 0;$/;"	n
WEB_parameterized	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0]       WEB_parameterized = 0;$/;"	n
WORD_BUS	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define WORD_BUS        31: 0               \/\/ 32位宽$/;"	c
WP	.\TEMU\temu\include\monitor\watchpoint.h	/^} WP;$/;"	t	typeref:struct:watchpoint
WPart Resources	.\Soc\MiniMIPS32.runs\synth_1\vivado.pb	/^WPart Resources:$/;"	l
WRITE_DISABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define WRITE_DISABLE   1'b0                \/\/ 禁止写$/;"	c
WRITE_ENABLE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define WRITE_ENABLE    1'b1                \/\/ 使能写$/;"	c
XOR	.\TEMU\mips_sc\src\include\inst_def.h	164;"	d
XORI	.\TEMU\mips_sc\src\include\inst_def.h	172;"	d
YPart Resources	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\vivado.pb	/^YPart Resources:$/;"	l
ZERO_BYTE	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define ZERO_BYTE       8'h00               \/\/ 8位的数值0$/;"	c
ZERO_DWORD	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define ZERO_DWORD      64'b0               \/\/ 64位的数值0$/;"	c
ZERO_HWORD	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define ZERO_HWORD      16'h0000            \/\/ 16位的数值0$/;"	c
ZERO_WORD	.\Soc\MiniMIPS32.srcs\sources_1\new\defines.v	/^`define ZERO_WORD       32'h00000000        \/\/ 32位的数值0$/;"	c
_1	.\TEMU\temu\include\common.h	/^	uint8_t _1;$/;"	m	union:__anon1
_16	.\TEMU\temu\include\cpu\reg.h	/^			uint16_t _16;$/;"	m	union:__anon11::__anon12::__anon13
_2	.\TEMU\temu\include\common.h	/^	uint16_t _2;$/;"	m	union:__anon1
_2byte_opcode_table	.\TEMU\temu\src\cpu\exec.c	/^op_fun _2byte_opcode_table [64] = {$/;"	v
_32	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t _32;$/;"	m	union:__anon11::__anon12::__anon13
_4	.\TEMU\temu\include\common.h	/^	uint32_t _4;$/;"	m	union:__anon1
_8	.\TEMU\temu\include\cpu\reg.h	/^			uint8_t _8;$/;"	m	union:__anon11::__anon12::__anon13
_InstBuilder	.\utils\assembler\mipsinst.py	/^class _InstBuilder(object):$/;"	c
_MIPS_ASM_H	.\TEMU\mips_sc\src\include\asm\asm.h	2;"	d
_MIPS_REGDEF_H_	.\TEMU\mips_sc\src\include\asm\regdef.h	2;"	d
__BURST_H__	.\TEMU\temu\include\memory\burst.h	2;"	d
__COMMON_H__	.\TEMU\temu\include\common.h	2;"	d
__CONTEXT_H__	.\TEMU\mips_sc\src\include\asm\context.h	22;"	d
__DEBUG_H__	.\TEMU\temu\include\debug.h	2;"	d
__EXPR_H__	.\TEMU\temu\include\monitor\expr.h	2;"	d
__HELPER_H__	.\TEMU\temu\include\cpu\helper.h	2;"	d
__ITYPE_H__	.\TEMU\temu\include\cpu\i-type.h	2;"	d
__JTYPE_H__	.\TEMU\temu\include\cpu\j-type.h	2;"	d
__LIB_MISC_H__	.\TEMU\temu\include\misc.h	2;"	d
__MACRO_H__	.\TEMU\temu\include\macro.h	2;"	d
__MEMORY_H__	.\TEMU\temu\include\memory\memory.h	2;"	d
__MONITOR_H__	.\TEMU\temu\include\monitor\monitor.h	2;"	d
__OPERAND_H__	.\TEMU\temu\include\cpu\operand.h	2;"	d
__REG_H__	.\TEMU\temu\include\cpu\reg.h	2;"	d
__RTYPE_H__	.\TEMU\temu\include\cpu\r-type.h	2;"	d
__SPECIAL_H__	.\TEMU\temu\include\cpu\special.h	2;"	d
__TEMU_H__	.\TEMU\temu\include\temu.h	2;"	d
__TRAP_H__	.\TEMU\temu\include\cpu\trap.h	2;"	d
__WATCHPOINT_H__	.\TEMU\temu\include\monitor\watchpoint.h	2;"	d
__append	.\utils\assembler\asmgen.py	/^    def __append(self, byte, inst, pos=None):$/;"	m	class:AsmGenerator	file:
__append	.\utils\assembler\converter.py	/^    def __append(self, byte, inst, pos=None):$/;"	m	class:AsmGenerator	file:
__cp0_eret	.\utils\assembler\mipsdef.py	/^__cp0_eret = 0b10000$/;"	v
__cp0_eret	.\utils\disassembler\mipsdef.py	/^__cp0_eret = 0b10000$/;"	v
__cp0_mfc0	.\utils\assembler\mipsdef.py	/^__cp0_mfc0 = 0b00000$/;"	v
__cp0_mfc0	.\utils\disassembler\mipsdef.py	/^__cp0_mfc0 = 0b00000$/;"	v
__cp0_mtc0	.\utils\assembler\mipsdef.py	/^__cp0_mtc0 = 0b00100$/;"	v
__cp0_mtc0	.\utils\disassembler\mipsdef.py	/^__cp0_mtc0 = 0b00100$/;"	v
__funct_add	.\utils\assembler\mipsdef.py	/^__funct_add = 0b100000$/;"	v
__funct_add	.\utils\disassembler\mipsdef.py	/^__funct_add = 0b100000$/;"	v
__funct_addu	.\utils\assembler\mipsdef.py	/^__funct_addu = 0b100001$/;"	v
__funct_addu	.\utils\disassembler\mipsdef.py	/^__funct_addu = 0b100001$/;"	v
__funct_and	.\utils\assembler\mipsdef.py	/^__funct_and = 0b100100$/;"	v
__funct_and	.\utils\disassembler\mipsdef.py	/^__funct_and = 0b100100$/;"	v
__funct_break	.\utils\assembler\mipsdef.py	/^__funct_break = 0b001101$/;"	v
__funct_break	.\utils\disassembler\mipsdef.py	/^__funct_break = 0b001101$/;"	v
__funct_div	.\utils\assembler\mipsdef.py	/^__funct_div = 0b011010$/;"	v
__funct_div	.\utils\disassembler\mipsdef.py	/^__funct_div = 0b011010$/;"	v
__funct_divu	.\utils\assembler\mipsdef.py	/^__funct_divu = 0b011011$/;"	v
__funct_divu	.\utils\disassembler\mipsdef.py	/^__funct_divu = 0b011011$/;"	v
__funct_jalr	.\utils\assembler\mipsdef.py	/^__funct_jalr = 0b001001$/;"	v
__funct_jalr	.\utils\disassembler\mipsdef.py	/^__funct_jalr = 0b001001$/;"	v
__funct_jr	.\utils\assembler\mipsdef.py	/^__funct_jr = 0b001000$/;"	v
__funct_jr	.\utils\disassembler\mipsdef.py	/^__funct_jr = 0b001000$/;"	v
__funct_mfhi	.\utils\assembler\mipsdef.py	/^__funct_mfhi = 0b010000$/;"	v
__funct_mfhi	.\utils\disassembler\mipsdef.py	/^__funct_mfhi = 0b010000$/;"	v
__funct_mflo	.\utils\assembler\mipsdef.py	/^__funct_mflo = 0b010010$/;"	v
__funct_mflo	.\utils\disassembler\mipsdef.py	/^__funct_mflo = 0b010010$/;"	v
__funct_mthi	.\utils\assembler\mipsdef.py	/^__funct_mthi = 0b010001$/;"	v
__funct_mthi	.\utils\disassembler\mipsdef.py	/^__funct_mthi = 0b010001$/;"	v
__funct_mtlo	.\utils\assembler\mipsdef.py	/^__funct_mtlo = 0b010011$/;"	v
__funct_mtlo	.\utils\disassembler\mipsdef.py	/^__funct_mtlo = 0b010011$/;"	v
__funct_mult	.\utils\assembler\mipsdef.py	/^__funct_mult = 0b011000$/;"	v
__funct_mult	.\utils\disassembler\mipsdef.py	/^__funct_mult = 0b011000$/;"	v
__funct_multu	.\utils\assembler\mipsdef.py	/^__funct_multu = 0b011001$/;"	v
__funct_multu	.\utils\disassembler\mipsdef.py	/^__funct_multu = 0b011001$/;"	v
__funct_nor	.\utils\assembler\mipsdef.py	/^__funct_nor = 0b100111$/;"	v
__funct_nor	.\utils\disassembler\mipsdef.py	/^__funct_nor = 0b100111$/;"	v
__funct_or	.\utils\assembler\mipsdef.py	/^__funct_or = 0b100101$/;"	v
__funct_or	.\utils\disassembler\mipsdef.py	/^__funct_or = 0b100101$/;"	v
__funct_sll	.\utils\assembler\mipsdef.py	/^__funct_sll = 0b000000$/;"	v
__funct_sll	.\utils\disassembler\mipsdef.py	/^__funct_sll = 0b000000$/;"	v
__funct_sllv	.\utils\assembler\mipsdef.py	/^__funct_sllv = 0b000100$/;"	v
__funct_sllv	.\utils\disassembler\mipsdef.py	/^__funct_sllv = 0b000100$/;"	v
__funct_slt	.\utils\assembler\mipsdef.py	/^__funct_slt = 0b101010$/;"	v
__funct_slt	.\utils\disassembler\mipsdef.py	/^__funct_slt = 0b101010$/;"	v
__funct_sltu	.\utils\assembler\mipsdef.py	/^__funct_sltu = 0b101011$/;"	v
__funct_sltu	.\utils\disassembler\mipsdef.py	/^__funct_sltu = 0b101011$/;"	v
__funct_sra	.\utils\assembler\mipsdef.py	/^__funct_sra = 0b000011$/;"	v
__funct_sra	.\utils\disassembler\mipsdef.py	/^__funct_sra = 0b000011$/;"	v
__funct_srav	.\utils\assembler\mipsdef.py	/^__funct_srav = 0b000111$/;"	v
__funct_srav	.\utils\disassembler\mipsdef.py	/^__funct_srav = 0b000111$/;"	v
__funct_srl	.\utils\assembler\mipsdef.py	/^__funct_srl = 0b000010$/;"	v
__funct_srl	.\utils\disassembler\mipsdef.py	/^__funct_srl = 0b000010$/;"	v
__funct_srlv	.\utils\assembler\mipsdef.py	/^__funct_srlv = 0b000110$/;"	v
__funct_srlv	.\utils\disassembler\mipsdef.py	/^__funct_srlv = 0b000110$/;"	v
__funct_sub	.\utils\assembler\mipsdef.py	/^__funct_sub = 0b100010$/;"	v
__funct_sub	.\utils\disassembler\mipsdef.py	/^__funct_sub = 0b100010$/;"	v
__funct_subu	.\utils\assembler\mipsdef.py	/^__funct_subu = 0b100011$/;"	v
__funct_subu	.\utils\disassembler\mipsdef.py	/^__funct_subu = 0b100011$/;"	v
__funct_syscall	.\utils\assembler\mipsdef.py	/^__funct_syscall = 0b001100$/;"	v
__funct_syscall	.\utils\disassembler\mipsdef.py	/^__funct_syscall = 0b001100$/;"	v
__funct_xor	.\utils\assembler\mipsdef.py	/^__funct_xor = 0b100110$/;"	v
__funct_xor	.\utils\disassembler\mipsdef.py	/^__funct_xor = 0b100110$/;"	v
__get_bytes	.\utils\assembler\asmgen.py	/^    def __get_bytes(self, data):$/;"	m	class:SegmentManager	file:
__get_bytes	.\utils\assembler\converter.py	/^    def __get_bytes(self, data):$/;"	m	class:SegmentManager	file:
__get_pos	.\utils\assembler\asmgen.py	/^    def __get_pos(self):$/;"	m	class:AsmGenerator	file:
__get_pos	.\utils\assembler\converter.py	/^    def __get_pos(self):$/;"	m	class:AsmGenerator	file:
__init__	.\utils\assembler\asmgen.py	/^    def __init__(self, converter: Converter):$/;"	m	class:SegmentManager
__init__	.\utils\assembler\asmgen.py	/^    def __init__(self, converter=HexConverter):$/;"	m	class:AsmGenerator
__init__	.\utils\assembler\converter.py	/^    def __init__(self, converter: Converter):$/;"	m	class:SegmentManager
__init__	.\utils\assembler\converter.py	/^    def __init__(self, converter=HexConverter):$/;"	m	class:AsmGenerator
__init__	.\utils\assembler\mipsinst.py	/^    def __init__(self, byte0, byte1, inst):$/;"	m	class:PseudoError
__init__	.\utils\assembler\mipsinst.py	/^    def __init__(self, opcode, body, position):$/;"	m	class:_InstBuilder
__init__	.\utils\assembler\mipsinst.py	/^    def __init__(self, tag):$/;"	m	class:TagUndefError
__op_addi	.\utils\assembler\mipsdef.py	/^__op_addi = 0b001000$/;"	v
__op_addi	.\utils\disassembler\mipsdef.py	/^__op_addi = 0b001000$/;"	v
__op_addiu	.\utils\assembler\mipsdef.py	/^__op_addiu = 0b001001$/;"	v
__op_addiu	.\utils\disassembler\mipsdef.py	/^__op_addiu = 0b001001$/;"	v
__op_andi	.\utils\assembler\mipsdef.py	/^__op_andi = 0b001100$/;"	v
__op_andi	.\utils\disassembler\mipsdef.py	/^__op_andi = 0b001100$/;"	v
__op_beq	.\utils\assembler\mipsdef.py	/^__op_beq = 0b000100$/;"	v
__op_beq	.\utils\disassembler\mipsdef.py	/^__op_beq = 0b000100$/;"	v
__op_bgtz	.\utils\assembler\mipsdef.py	/^__op_bgtz = 0b000111$/;"	v
__op_bgtz	.\utils\disassembler\mipsdef.py	/^__op_bgtz = 0b000111$/;"	v
__op_blez	.\utils\assembler\mipsdef.py	/^__op_blez = 0b000110$/;"	v
__op_blez	.\utils\disassembler\mipsdef.py	/^__op_blez = 0b000110$/;"	v
__op_bne	.\utils\assembler\mipsdef.py	/^__op_bne = 0b000101$/;"	v
__op_bne	.\utils\disassembler\mipsdef.py	/^__op_bne = 0b000101$/;"	v
__op_cp0	.\utils\assembler\mipsdef.py	/^__op_cp0 = 0b010000$/;"	v
__op_cp0	.\utils\disassembler\mipsdef.py	/^__op_cp0 = 0b010000$/;"	v
__op_j	.\utils\assembler\mipsdef.py	/^__op_j = 0b000010$/;"	v
__op_j	.\utils\disassembler\mipsdef.py	/^__op_j = 0b000010$/;"	v
__op_jal	.\utils\assembler\mipsdef.py	/^__op_jal = 0b000011$/;"	v
__op_jal	.\utils\disassembler\mipsdef.py	/^__op_jal = 0b000011$/;"	v
__op_lb	.\utils\assembler\mipsdef.py	/^__op_lb = 0b100000$/;"	v
__op_lb	.\utils\disassembler\mipsdef.py	/^__op_lb = 0b100000$/;"	v
__op_lbu	.\utils\assembler\mipsdef.py	/^__op_lbu = 0b100100$/;"	v
__op_lbu	.\utils\disassembler\mipsdef.py	/^__op_lbu = 0b100100$/;"	v
__op_lh	.\utils\assembler\mipsdef.py	/^__op_lh = 0b100001$/;"	v
__op_lh	.\utils\disassembler\mipsdef.py	/^__op_lh = 0b100001$/;"	v
__op_lhu	.\utils\assembler\mipsdef.py	/^__op_lhu = 0b100101$/;"	v
__op_lhu	.\utils\disassembler\mipsdef.py	/^__op_lhu = 0b100101$/;"	v
__op_lui	.\utils\assembler\mipsdef.py	/^__op_lui = 0b001111$/;"	v
__op_lui	.\utils\disassembler\mipsdef.py	/^__op_lui = 0b001111$/;"	v
__op_lw	.\utils\assembler\mipsdef.py	/^__op_lw = 0b100011$/;"	v
__op_lw	.\utils\disassembler\mipsdef.py	/^__op_lw = 0b100011$/;"	v
__op_ori	.\utils\assembler\mipsdef.py	/^__op_ori = 0b001101$/;"	v
__op_ori	.\utils\disassembler\mipsdef.py	/^__op_ori = 0b001101$/;"	v
__op_regimm	.\utils\assembler\mipsdef.py	/^__op_regimm = 0b000001$/;"	v
__op_regimm	.\utils\disassembler\mipsdef.py	/^__op_regimm = 0b000001$/;"	v
__op_sb	.\utils\assembler\mipsdef.py	/^__op_sb = 0b101000$/;"	v
__op_sb	.\utils\disassembler\mipsdef.py	/^__op_sb = 0b101000$/;"	v
__op_sh	.\utils\assembler\mipsdef.py	/^__op_sh = 0b101001$/;"	v
__op_sh	.\utils\disassembler\mipsdef.py	/^__op_sh = 0b101001$/;"	v
__op_slti	.\utils\assembler\mipsdef.py	/^__op_slti = 0b001010$/;"	v
__op_slti	.\utils\disassembler\mipsdef.py	/^__op_slti = 0b001010$/;"	v
__op_sltiu	.\utils\assembler\mipsdef.py	/^__op_sltiu = 0b001011$/;"	v
__op_sltiu	.\utils\disassembler\mipsdef.py	/^__op_sltiu = 0b001011$/;"	v
__op_special	.\utils\assembler\mipsdef.py	/^__op_special = 0b000000$/;"	v
__op_special	.\utils\disassembler\mipsdef.py	/^__op_special = 0b000000$/;"	v
__op_sw	.\utils\assembler\mipsdef.py	/^__op_sw = 0b101011$/;"	v
__op_sw	.\utils\disassembler\mipsdef.py	/^__op_sw = 0b101011$/;"	v
__op_xori	.\utils\assembler\mipsdef.py	/^__op_xori = 0b001110$/;"	v
__op_xori	.\utils\disassembler\mipsdef.py	/^__op_xori = 0b001110$/;"	v
__regimm_bgez	.\utils\assembler\mipsdef.py	/^__regimm_bgez = 0b00001$/;"	v
__regimm_bgez	.\utils\disassembler\mipsdef.py	/^__regimm_bgez = 0b00001$/;"	v
__regimm_bgezal	.\utils\assembler\mipsdef.py	/^__regimm_bgezal = 0b10001$/;"	v
__regimm_bgezal	.\utils\disassembler\mipsdef.py	/^__regimm_bgezal = 0b10001$/;"	v
__regimm_bltz	.\utils\assembler\mipsdef.py	/^__regimm_bltz = 0b00000$/;"	v
__regimm_bltz	.\utils\disassembler\mipsdef.py	/^__regimm_bltz = 0b00000$/;"	v
__regimm_bltzal	.\utils\assembler\mipsdef.py	/^__regimm_bltzal = 0b10000$/;"	v
__regimm_bltzal	.\utils\disassembler\mipsdef.py	/^__regimm_bltzal = 0b10000$/;"	v
_get_byte	.\utils\assembler\mipsinst.py	/^    def _get_byte(inst):$/;"	m	class:_InstBuilder
_get_funct	.\utils\assembler\mipsinst.py	/^    def _get_funct(self):$/;"	m	class:_InstBuilder
_get_imm	.\utils\assembler\mipsinst.py	/^    def _get_imm(self, imm, wide=False):$/;"	m	class:_InstBuilder
_get_op	.\utils\assembler\mipsinst.py	/^    def _get_op(self):$/;"	m	class:_InstBuilder
_get_reg	.\utils\assembler\mipsinst.py	/^    def _get_reg(self, reg: str):$/;"	m	class:_InstBuilder
_raise_error	.\utils\assembler\mipsinst.py	/^    def _raise_error(self, tag=None):$/;"	m	class:_InstBuilder
_trim_body	.\utils\assembler\mipsinst.py	/^    def _trim_body(self, size):$/;"	m	class:_InstBuilder
a0	.\TEMU\mips_sc\src\include\asm\context.h	/^	int a0;$/;"	m	struct:pt_regs
a0	.\TEMU\mips_sc\src\include\asm\regdef.h	8;"	d
a0	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
a1	.\TEMU\mips_sc\src\include\asm\context.h	/^	int a1;$/;"	m	struct:pt_regs
a1	.\TEMU\mips_sc\src\include\asm\regdef.h	9;"	d
a1	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
a2	.\TEMU\mips_sc\src\include\asm\context.h	/^	int a2;$/;"	m	struct:pt_regs
a2	.\TEMU\mips_sc\src\include\asm\regdef.h	10;"	d
a2	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
a3	.\TEMU\mips_sc\src\include\asm\context.h	/^	int a3;$/;"	m	struct:pt_regs
a3	.\TEMU\mips_sc\src\include\asm\regdef.h	11;"	d
a3	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
add	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(add);$/;"	v
addi	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(addi);$/;"	v
addiu	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(addiu);$/;"	v
addr	.\TEMU\temu\src\memory\dram.c	/^	uint32_t addr;$/;"	m	union:__anon16	file:
addr_en_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
addr_en_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output addr_en_c;$/;"	p
addr_en_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c                ;$/;"	n
addr_en_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c; $/;"	n
addr_en_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
addr_en_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output addr_en_c;$/;"	p
addr_en_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c                ;$/;"	n
addr_en_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire addr_en_c; $/;"	n
addr_step	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
addr_step	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
addra	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [10:0]addra;$/;"	p
addra	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [10:0]addra;$/;"	n
addra	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_stub.v	/^  input [10:0]addra;$/;"	p
addra	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [10:0]addra;$/;"	p
addra	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [10:0]addra;$/;"	n
addra	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_stub.v	/^  input [10:0]addra;$/;"	p
addra_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg [C_ADDRA_WIDTH-1:0]   addra_in;$/;"	r
addra_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg [C_ADDRA_WIDTH-1:0]   addra_in;$/;"	r
addrb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [10:0]addrb;$/;"	p
addrb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [10:0]addrb;$/;"	p
address	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRA_WIDTH-1:0] address;$/;"	r
address	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0]   address;$/;"	r
address	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0] address;$/;"	r
address	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRA_WIDTH-1:0] address;$/;"	r
address	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0]   address;$/;"	r
address	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg [C_ADDRB_WIDTH-1:0] address;$/;"	r
addu	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(addu);$/;"	v
and	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(and);$/;"	v
andi	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(andi);$/;"	v
ans	.\TEMU\temu\include\monitor\watchpoint.h	/^	uint32_t ans;$/;"	m	struct:watchpoint
append	.\utils\assembler\asmgen.py	/^    def append(self, data):$/;"	m	class:SegmentManager
append	.\utils\assembler\converter.py	/^    def append(self, data):$/;"	m	class:SegmentManager
ar_id_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] ar_id_r=0;$/;"	r
ar_id_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] ar_id_r=0;$/;"	r
araddr_out	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1 : 0] araddr_out; $/;"	n
araddr_out	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1 : 0] araddr_out; $/;"	n
araddr_reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_ARADDR_WIDTH:C_ADDRA_WIDTH)-1:0] araddr_reg =0;$/;"	r
araddr_reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_ARADDR_WIDTH:C_ADDRA_WIDTH)-1:0] araddr_reg =0;$/;"	r
arburst_int_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_c=0; $/;"	r
arburst_int_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_c=0; $/;"	r
arburst_int_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_r=0; $/;"	r
arburst_int_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] arburst_int_r=0; $/;"	r
arithres	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`REG_BUS       ]      arithres;       \/\/ 保存算术操作的结果$/;"	n
arlen_cntr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_cntr=8'h01; $/;"	r
arlen_cntr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_cntr=8'h01; $/;"	r
arlen_int_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_c=0;                  $/;"	r
arlen_int_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_c=0;                  $/;"	r
arlen_int_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_r=0; $/;"	r
arlen_int_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] arlen_int_r=0; $/;"	r
asm_buf	.\TEMU\temu\src\monitor\cpu-exec.c	/^char asm_buf[128];$/;"	v
asmgen	.\utils\assembler\mips_asm.py	/^import asmgen$/;"	i
assembly	.\TEMU\temu\src\monitor\cpu-exec.c	/^char assembly[80];$/;"	v
at	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
aw_ready_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c; $/;"	n
aw_ready_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c;$/;"	n
aw_ready_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c; $/;"	n
aw_ready_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_c;$/;"	n
aw_ready_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output aw_ready_r;$/;"	p
aw_ready_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
aw_ready_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_r 	        ;$/;"	n
aw_ready_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output aw_ready_r;$/;"	p
aw_ready_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
aw_ready_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire aw_ready_r 	        ;$/;"	n
awaddr_reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_AWADDR_WIDTH:C_ADDRA_WIDTH)-1:0] awaddr_reg = 0;$/;"	r
awaddr_reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^        C_AXI_AWADDR_WIDTH:C_ADDRA_WIDTH)-1:0] awaddr_reg = 0;$/;"	r
awburst_int	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] awburst_int = 0;$/;"	r
awburst_int	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] awburst_int = 0;$/;"	r
awlen_cntr_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_cntr_r = 0;$/;"	r
awlen_cntr_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_cntr_r = 0;$/;"	r
awlen_int	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_int = 0;$/;"	r
awlen_int	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [7:0] awlen_int = 0;$/;"	r
axi_bid_array	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] axi_bid_array[3:0] ;$/;"	r
axi_bid_array	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_AXI_ID_WIDTH-1:0] axi_bid_array[3:0] ;$/;"	r
bad_temu_trap	.\TEMU\temu\include\cpu\special.h	/^make_helper(bad_temu_trap);$/;"	v
bank	.\TEMU\temu\src\memory\dram.c	/^		uint32_t bank	: BANK_WIDTH;$/;"	m	struct:__anon16::__anon17	file:
base_pc	.\utils\assembler\mipsdef.py	/^base_pc = 0xbfc00000/;"	v
beh_vlog_ff_ce_clr_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_ce_clr_v8_4 (Q, C, CE, CLR, D);$/;"	m
beh_vlog_ff_ce_clr_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_ce_clr_v8_4 (Q, C, CE, CLR, D);$/;"	m
beh_vlog_ff_clr_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_clr_v8_4 (Q, C, CLR, D);$/;"	m
beh_vlog_ff_clr_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_clr_v8_4 (Q, C, CLR, D);$/;"	m
beh_vlog_ff_pre_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_pre_v8_4 (Q, C, D, PRE);$/;"	m
beh_vlog_ff_pre_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_ff_pre_v8_4 (Q, C, D, PRE);$/;"	m
beh_vlog_muxf7_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_muxf7_v8_4 (O, I0, I1, S);$/;"	m
beh_vlog_muxf7_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module beh_vlog_muxf7_v8_4 (O, I0, I1, S);$/;"	m
beq	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(beq);$/;"	v
bgez	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(bgez);$/;"	v
bgezal	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(bgezal);$/;"	v
bgtz	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(bgtz);$/;"	v
blez	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(blez);$/;"	v
blk_mem_axi_read_wrapper_beh_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_read_wrapper_beh_v8_4$/;"	m
blk_mem_axi_read_wrapper_beh_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_read_wrapper_beh_v8_4$/;"	m
blk_mem_axi_regs_fwd_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_regs_fwd_v8_4$/;"	m
blk_mem_axi_regs_fwd_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_regs_fwd_v8_4$/;"	m
blk_mem_axi_write_wrapper_beh_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_write_wrapper_beh_v8_4$/;"	m
blk_mem_axi_write_wrapper_beh_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_axi_write_wrapper_beh_v8_4$/;"	m
blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4$/;"	m
blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\misc\blk_mem_gen_v8_4.vhd	/^entity blk_mem_gen_v8_4_4 is$/;"	e
blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4$/;"	m
blk_mem_gen_v8_4_4_mem_module	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4_mem_module$/;"	m
blk_mem_gen_v8_4_4_mem_module	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4_mem_module$/;"	m
blk_mem_gen_v8_4_4_output_stage	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4_output_stage$/;"	m
blk_mem_gen_v8_4_4_output_stage	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4_output_stage$/;"	m
blk_mem_gen_v8_4_4_softecc_output_reg_stage	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4_softecc_output_reg_stage$/;"	m
blk_mem_gen_v8_4_4_softecc_output_reg_stage	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module blk_mem_gen_v8_4_4_softecc_output_reg_stage$/;"	m
bltz	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(bltz);$/;"	v
bltzal	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(bltzal);$/;"	v
bne	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(bne);$/;"	v
bool	.\TEMU\temu\include\common.h	/^typedef uint8_t bool;$/;"	t
branch_type	.\utils\assembler\mipsdef.py	/^branch_type = branch_type_i + branch_type_ii + branch_type_regimm$/;"	v
branch_type_i	.\utils\assembler\mipsdef.py	/^branch_type_i = [$/;"	v
branch_type_ii	.\utils\assembler\mipsdef.py	/^branch_type_ii = [$/;"	v
branch_type_regimm	.\utils\assembler\mipsdef.py	/^branch_type_regimm = [$/;"	v
bready_timeout_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input bready_timeout_c;$/;"	p
bready_timeout_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
bready_timeout_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg bready_timeout_c          = 0;$/;"	r
bready_timeout_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input bready_timeout_c;$/;"	p
bready_timeout_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
bready_timeout_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg bready_timeout_c          = 0;$/;"	r
break_	.\TEMU\temu\include\cpu\trap.h	/^make_helper(break_);$/;"	v
buf	.\TEMU\temu\src\memory\dram.c	/^	uint8_t buf[NR_COL];$/;"	m	struct:__anon18	file:
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:BranchInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:CP0InstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:ITypeInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:JumpInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:MemInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:MoveInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:MulDivInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:PseudoInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:RTypeInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:ShiftInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:SingleInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:TrapInstBuilder
build	.\utils\assembler\mipsinst.py	/^    def build(self, tags):$/;"	m	class:_InstBuilder
bvalid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
bvalid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output bvalid_c;$/;"	p
bvalid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire bvalid_c                 ;$/;"	n
bvalid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
bvalid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output bvalid_c;$/;"	p
bvalid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire bvalid_c                 ;$/;"	n
bvalid_count_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [2:0] bvalid_count_r = 0;$/;"	r
bvalid_count_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [2:0] bvalid_count_r = 0;$/;"	r
bvalid_d1_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_d1_c = 0;$/;"	r
bvalid_d1_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_d1_c = 0;$/;"	r
bvalid_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_r         	= 0;$/;"	r
bvalid_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg bvalid_r         	= 0;$/;"	r
bvalid_rd_cnt_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] bvalid_rd_cnt_c;$/;"	n
bvalid_rd_cnt_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] bvalid_rd_cnt_c;$/;"	n
bvalid_rd_cnt_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_rd_cnt_r = 0;$/;"	r
bvalid_rd_cnt_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_rd_cnt_r = 0;$/;"	r
bvalid_wr_cnt_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_wr_cnt_r = 0;$/;"	r
bvalid_wr_cnt_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [1:0] bvalid_wr_cnt_r = 0;$/;"	r
c0_badvaddr	.\TEMU\mips_sc\src\include\asm\regdef.h	47;"	d
c0_cacheerr	.\TEMU\mips_sc\src\include\asm\regdef.h	67;"	d
c0_cause	.\TEMU\mips_sc\src\include\asm\regdef.h	52;"	d
c0_compare	.\TEMU\mips_sc\src\include\asm\regdef.h	50;"	d
c0_conf	.\TEMU\mips_sc\src\include\asm\regdef.h	42;"	d
c0_config	.\TEMU\mips_sc\src\include\asm\regdef.h	56;"	d
c0_context	.\TEMU\mips_sc\src\include\asm\regdef.h	43;"	d
c0_count	.\TEMU\mips_sc\src\include\asm\regdef.h	48;"	d
c0_debug	.\TEMU\mips_sc\src\include\asm\regdef.h	63;"	d
c0_depc	.\TEMU\mips_sc\src\include\asm\regdef.h	64;"	d
c0_desave	.\TEMU\mips_sc\src\include\asm\regdef.h	71;"	d
c0_diagnostic	.\TEMU\mips_sc\src\include\asm\regdef.h	62;"	d
c0_ebase	.\TEMU\mips_sc\src\include\asm\regdef.h	55;"	d
c0_ecc	.\TEMU\mips_sc\src\include\asm\regdef.h	66;"	d
c0_entryhi	.\TEMU\mips_sc\src\include\asm\regdef.h	49;"	d
c0_entrylo0	.\TEMU\mips_sc\src\include\asm\regdef.h	40;"	d
c0_entrylo1	.\TEMU\mips_sc\src\include\asm\regdef.h	41;"	d
c0_epc	.\TEMU\mips_sc\src\include\asm\regdef.h	53;"	d
c0_errorepc	.\TEMU\mips_sc\src\include\asm\regdef.h	70;"	d
c0_framemask	.\TEMU\mips_sc\src\include\asm\regdef.h	61;"	d
c0_index	.\TEMU\mips_sc\src\include\asm\regdef.h	38;"	d
c0_info	.\TEMU\mips_sc\src\include\asm\regdef.h	46;"	d
c0_lladdr	.\TEMU\mips_sc\src\include\asm\regdef.h	57;"	d
c0_pagemask	.\TEMU\mips_sc\src\include\asm\regdef.h	44;"	d
c0_performance	.\TEMU\mips_sc\src\include\asm\regdef.h	65;"	d
c0_prid	.\TEMU\mips_sc\src\include\asm\regdef.h	54;"	d
c0_random	.\TEMU\mips_sc\src\include\asm\regdef.h	39;"	d
c0_status	.\TEMU\mips_sc\src\include\asm\regdef.h	51;"	d
c0_taghi	.\TEMU\mips_sc\src\include\asm\regdef.h	69;"	d
c0_taglo	.\TEMU\mips_sc\src\include\asm\regdef.h	68;"	d
c0_watchhi	.\TEMU\mips_sc\src\include\asm\regdef.h	59;"	d
c0_watchlo	.\TEMU\mips_sc\src\include\asm\regdef.h	58;"	d
c0_wired	.\TEMU\mips_sc\src\include\asm\regdef.h	45;"	d
c0_xcontext	.\TEMU\mips_sc\src\include\asm\regdef.h	60;"	d
c_ar_bw	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_ar_bw	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_br	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_br	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_bw	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_bw	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
cause	.\TEMU\temu\include\cpu\reg.h	/^	Cause cause;$/;"	m	struct:CP0
checkNode	.\TEMU\temu\src\monitor\watchpoint.c	/^int checkNode(WP *nd) {$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\inst_rom.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\inst_rom.sh	/^check_args()$/;"	f
check_args	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^check_args()$/;"	f
check_parentheses	.\TEMU\temu\src\monitor\expr.c	/^bool check_parentheses(int l, int r, bool *success) {\/\/Check the parentheses, use stack.$/;"	f
check_reg_index	.\TEMU\temu\include\cpu\reg.h	/^static inline int check_reg_index(int index) {$/;"	f
clear	.\utils\assembler\asmgen.py	/^    def clear(self):$/;"	m	class:AsmGenerator
clear	.\utils\assembler\converter.py	/^    def clear(self):$/;"	m	class:AsmGenerator
clk_in1	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  input clk_in1;$/;"	p
clk_in1	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire clk_in1;$/;"	n
clk_in1	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_stub.v	/^  input clk_in1;$/;"	p
clk_in1	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  input clk_in1;$/;"	p
clk_in1	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire clk_in1;$/;"	n
clk_in1	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_stub.v	/^  input clk_in1;$/;"	p
clk_in1_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire clk_in1_clk_wiz_0;$/;"	n
clk_in1_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire clk_in1_clk_wiz_0;$/;"	n
clk_in1_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire clk_in1_clkdiv;$/;"	n
clk_in1_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^wire clk_in1_clkdiv;$/;"	n
clk_in1_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire clk_in1_clkdiv;$/;"	n
clk_in1_n	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  input clk_in1_n;$/;"	p
clk_in1_n	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire clk_in1_n;$/;"	n
clk_in1_n	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_stub.v	/^  input clk_in1_n;$/;"	p
clk_in1_n	.\Soc\MiniMIPS32.ip_user_files\ip\clkdiv\clkdiv_stub.v	/^  input clk_in1_n;$/;"	p
clk_in1_n	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv.v	/^  input         clk_in1_n$/;"	p
clk_in1_n	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  input         clk_in1_n$/;"	p
clk_in1_n	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  input clk_in1_n;$/;"	p
clk_in1_n	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire clk_in1_n;$/;"	n
clk_in1_n	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_stub.v	/^  input clk_in1_n;$/;"	p
clk_in1_p	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  input clk_in1_p;$/;"	p
clk_in1_p	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire clk_in1_p;$/;"	n
clk_in1_p	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_stub.v	/^  input clk_in1_p;$/;"	p
clk_in1_p	.\Soc\MiniMIPS32.ip_user_files\ip\clkdiv\clkdiv_stub.v	/^  input clk_in1_p;$/;"	p
clk_in1_p	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  input clk_in1_p;$/;"	p
clk_in1_p	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire clk_in1_p;$/;"	n
clk_in1_p	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_stub.v	/^  input clk_in1_p;$/;"	p
clk_in2_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^wire clk_in2_clkdiv;$/;"	n
clk_out1	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  output clk_out1;$/;"	p
clk_out1	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire clk_out1;$/;"	n
clk_out1	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_stub.v	/^  output clk_out1;$/;"	p
clk_out1	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  output clk_out1;$/;"	p
clk_out1	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire clk_out1;$/;"	n
clk_out1	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_stub.v	/^  output clk_out1;$/;"	p
clk_out1_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire clk_out1_clk_wiz_0;$/;"	n
clk_out1_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire clk_out1_clk_wiz_0;$/;"	n
clk_out2_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clk_out2_clkdiv;$/;"	n
clk_out3_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clk_out3_clkdiv;$/;"	n
clk_out4_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clk_out4_clkdiv;$/;"	n
clk_out5_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clk_out5_clkdiv;$/;"	n
clk_out6_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clk_out6_clkdiv;$/;"	n
clk_out7_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clk_out7_clkdiv;$/;"	n
clka	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input clka;$/;"	p
clka	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire clka;$/;"	n
clka	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_stub.v	/^  input clka;$/;"	p
clka	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input clka;$/;"	p
clka	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire clka;$/;"	n
clka	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_stub.v	/^  input clka;$/;"	p
clkb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input clkb;$/;"	p
clkb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input clkb;$/;"	p
clkb	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       clkb,$/;"	p
clkb	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       clkb,$/;"	p
clkdiv	.\Soc\MiniMIPS32.ip_user_files\ip\clkdiv\clkdiv_stub.v	/^module clkdiv(cpu_clk, clk_in1_p, clk_in1_n)$/;"	m
clkdiv	.\Soc\MiniMIPS32.ip_user_files\ip\clkdiv\clkdiv_stub.vhdl	/^entity clkdiv is$/;"	e
clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv.v	/^module clkdiv $/;"	m
clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^module clkdiv$/;"	m
clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.vhdl	/^entity clkdiv is$/;"	e
clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_stub.v	/^module clkdiv(cpu_clk, clk_in1_p, clk_in1_n)$/;"	m
clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_stub.vhdl	/^entity clkdiv is$/;"	e
clkdiv_clk_wiz	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^module clkdiv_clk_wiz $/;"	m
clkdiv_clkdiv_clk_wiz	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^module clkdiv_clkdiv_clk_wiz$/;"	m
clkdiv_clkdiv_clk_wiz	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.vhdl	/^entity clkdiv_clkdiv_clk_wiz is$/;"	e
clkfbout_buf_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire clkfbout_buf_clk_wiz_0;$/;"	n
clkfbout_buf_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire clkfbout_buf_clk_wiz_0;$/;"	n
clkfbout_buf_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire clkfbout_buf_clkdiv;$/;"	n
clkfbout_buf_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire clkfbout_buf_clkdiv;$/;"	n
clkfbout_buf_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clkfbout_buf_clkdiv;$/;"	n
clkfbout_buf_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire clkfbout_buf_clkdiv;$/;"	n
clkfbout_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^  wire clkfbout_clk_wiz_0;$/;"	n
clkfbout_clk_wiz_0	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^  wire clkfbout_clk_wiz_0;$/;"	n
clkfbout_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire clkfbout_clkdiv;$/;"	n
clkfbout_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire clkfbout_clkdiv;$/;"	n
clkfbout_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clkfbout_clkdiv;$/;"	n
clkfbout_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire clkfbout_clkdiv;$/;"	n
clkfboutb_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clkfboutb_unused;$/;"	n
clkfbstopped_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clkfbstopped_unused;$/;"	n
clkinstopped_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clkinstopped_unused;$/;"	n
clkout0b_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^    wire clkout0b_unused;$/;"	n
clkout1_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^   wire clkout1_unused;$/;"	n
clkout1b_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^   wire clkout1b_unused;$/;"	n
clkout2_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^   wire clkout2_unused;$/;"	n
clkout2b_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^   wire clkout2b_unused;$/;"	n
clkout3_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^   wire clkout3_unused;$/;"	n
clkout3b_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^   wire clkout3b_unused;$/;"	n
clkout4_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^   wire clkout4_unused;$/;"	n
clkout5_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clkout5_unused;$/;"	n
clkout6_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        clkout6_unused;$/;"	n
cmd_c	.\TEMU\temu\src\monitor\ui.c	/^static int cmd_c(char *args) {$/;"	f	file:
cmd_help	.\TEMU\temu\src\monitor\ui.c	/^static int cmd_help(char *args) {$/;"	f	file:
cmd_info	.\TEMU\temu\src\monitor\ui.c	/^static int cmd_info(char* args) {$/;"	f	file:
cmd_p	.\TEMU\temu\src\monitor\ui.c	/^static int cmd_p(char* args){$/;"	f	file:
cmd_q	.\TEMU\temu\src\monitor\ui.c	/^static int cmd_q(char *args) {$/;"	f	file:
cmd_si	.\TEMU\temu\src\monitor\ui.c	/^static int cmd_si(char *args) {$/;"	f	file:
cmd_table	.\TEMU\temu\src\monitor\ui.c	/^} cmd_table [] = {$/;"	v	typeref:struct:__anon20	file:
cmd_x	.\TEMU\temu\src\monitor\ui.c	/^static int cmd_x(char* args){$/;"	f	file:
cnt	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^      integer cnt;$/;"	r
cnt	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer cnt = 1;$/;"	r
cnt	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^      integer cnt;$/;"	r
cnt	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer cnt = 1;$/;"	r
col	.\TEMU\temu\src\memory\dram.c	/^		uint32_t col	: COL_WIDTH;$/;"	m	struct:__anon16::__anon17	file:
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^compile()$/;"	f
compile	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^compile()$/;"	f
concat	.\TEMU\temu\include\macro.h	8;"	d
concat3	.\TEMU\temu\include\macro.h	9;"	d
concat4	.\TEMU\temu\include\macro.h	10;"	d
concat5	.\TEMU\temu\include\macro.h	11;"	d
concat_temp	.\TEMU\temu\include\macro.h	7;"	d
copy_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^copy_setup_file()$/;"	f
copy_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^copy_setup_file()$/;"	f
copy_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^copy_setup_file()$/;"	f
copy_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^copy_setup_file()$/;"	f
copy_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^copy_setup_file()$/;"	f
copy_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^copy_setup_file()$/;"	f
cp0	.\TEMU\temu\include\cpu\reg.h	/^	CP0 cp0;$/;"	m	struct:__anon11
cp0_table	.\utils\assembler\mipsdef.py	/^cp0_table = {$/;"	v
cp0_table	.\utils\disassembler\mipsdef.py	/^cp0_table = {$/;"	v
cp0_type	.\utils\assembler\mipsdef.py	/^cp0_type = [$/;"	v
cpu	.\TEMU\temu\src\monitor\monitor.c	/^CPU_state cpu;$/;"	v
cpu_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  output cpu_clk;$/;"	p
cpu_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire cpu_clk;$/;"	n
cpu_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_stub.v	/^  output cpu_clk;$/;"	p
cpu_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  output cpu_clk;$/;"	p
cpu_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire cpu_clk;$/;"	n
cpu_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_stub.v	/^  output cpu_clk;$/;"	p
cpu_clk	.\Soc\MiniMIPS32.ip_user_files\ip\clkdiv\clkdiv_stub.v	/^  output cpu_clk;$/;"	p
cpu_clk	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv.v	/^  output        cpu_clk,$/;"	p
cpu_clk	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  output        cpu_clk,$/;"	p
cpu_clk	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  output cpu_clk;$/;"	p
cpu_clk	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire cpu_clk;$/;"	n
cpu_clk	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_stub.v	/^  output cpu_clk;$/;"	p
cpu_clk_50M	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^    wire                  cpu_clk_50M;$/;"	n
cpu_clk_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^  wire cpu_clk_clkdiv;$/;"	n
cpu_clk_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire cpu_clk_clkdiv;$/;"	n
cpu_clk_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        cpu_clk_clkdiv;$/;"	n
cpu_clk_clkdiv	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^  wire cpu_clk_clkdiv;$/;"	n
cpu_exec	.\TEMU\temu\src\monitor\cpu-exec.c	/^void cpu_exec(volatile uint32_t n) {$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\clkdiv.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\clkdiv.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\inst_rom.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^create_lib_dir()$/;"	f
create_lib_dir	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\inst_rom.sh	/^create_lib_dir()$/;"	f
create_lib_mappings	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^create_lib_mappings()$/;"	f
create_lib_mappings	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^create_lib_mappings()$/;"	f
create_report	.\Soc\MiniMIPS32.runs\clkdiv_synth_1\clkdiv.tcl	/^proc create_report { reportName command } {$/;"	p
create_report	.\Soc\MiniMIPS32.runs\synth_1\MiniMIPS32_SYS.tcl	/^proc create_report { reportName command } {$/;"	p
current_contents	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] current_contents;$/;"	r
current_contents	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_B-1:0] current_contents;$/;"	r
current_contents	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] current_contents;$/;"	r
current_contents	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_B-1:0] current_contents;$/;"	r
data	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    wire [`WORD_BUS] data = (cpu_rst_n == `RST_ENABLE) ? `ZERO_WORD : $/;"	n
dbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output dbiterr;$/;"	p
dbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output dbiterr;$/;"	p
dbiterr_arr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
dbiterr_arr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
dbiterr_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                              dbiterr_i    = 0;$/;"	r
dbiterr_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_i;$/;"	n
dbiterr_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                              dbiterr_i    = 0;$/;"	r
dbiterr_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_i;$/;"	n
dbiterr_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_in;$/;"	r
dbiterr_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      dbiterr_in;$/;"	r
dbiterr_regs	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] dbiterr_regs;$/;"	r
dbiterr_regs	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] dbiterr_regs;$/;"	r
dbiterr_sdp	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_sdp;$/;"	n
dbiterr_sdp	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                     dbiterr_sdp;$/;"	n
ddr3_read	.\TEMU\temu\src\memory\dram.c	/^static void ddr3_read(uint32_t addr, void *data) {$/;"	f	file:
ddr3_write	.\TEMU\temu\src\memory\dram.c	/^static void ddr3_write(uint32_t addr, void *data, uint8_t *mask) {$/;"	f	file:
dec_alen_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c               ;$/;"	n
dec_alen_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c; $/;"	n
dec_alen_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c               ;$/;"	n
dec_alen_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire dec_alen_c; $/;"	n
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_stub.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clka, ena, addra, douta)$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_stub.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_stub.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(cpu_clk, clk_in1_p, clk_in1_n)$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_stub.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_stub.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(cpu_clk, sys_clk)$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_stub.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_stub.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk_out1, clk_in1)$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_stub.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_stub.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clka, ena, addra, douta)$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_stub.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_stub.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk_out1, clk_in1)$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_stub.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz is$/;"	e
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz$/;"	m
decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.vhdl	/^entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clkdiv_clk_wiz is$/;"	e
decode_imm_type	.\TEMU\temu\src\cpu\i-type.c	/^static void decode_imm_type(uint32_t instr) {$/;"	f	file:
decode_j_type	.\TEMU\temu\src\cpu\j-type.c	/^static void decode_j_type(uint32_t instr) {$/;"	f	file:
decode_mfc0	.\TEMU\temu\src\cpu\trap.c	/^static void decode_mfc0(uint32_t instr) {$/;"	f	file:
decode_mtc0	.\TEMU\temu\src\cpu\trap.c	/^static void decode_mtc0(uint32_t instr) {$/;"	f	file:
decode_r_type	.\TEMU\temu\src\cpu\r-type.c	/^static void decode_r_type(uint32_t instr) {$/;"	f	file:
deepsleep	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input deepsleep;$/;"	p
deepsleep	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input deepsleep;$/;"	p
default_data	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] default_data;$/;"	r
default_data	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    reg [C_WRITE_WIDTH_A-1:0] default_data;$/;"	r
default_data_str	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A*8-1:0]  default_data_str = C_DEFAULT_DATA;$/;"	r
default_data_str	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A*8-1:0]  default_data_str = C_DEFAULT_DATA;$/;"	r
description	.\TEMU\temu\src\monitor\ui.c	/^	char *description;$/;"	m	struct:__anon20	file:
dest	.\TEMU\temu\include\cpu\operand.h	/^	Operand src1, src2, dest;$/;"	m	struct:__anon5
din_byte	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire [`WORD_BUS] din_byte = {mem_din_i[7:0], mem_din_i[7:0], mem_din_i[7:0], mem_din_i[7:0]};$/;"	n
din_reverse	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire [`WORD_BUS] din_reverse = {mem_din_i[7:0], mem_din_i[15:8], mem_din_i[23:16], mem_din_i[31:24]};$/;"	n
dina	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [31:0]dina;$/;"	p
dina	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [31:0]dina;$/;"	p
dina	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] dina,$/;"	p
dina	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_A-1:0] dina,$/;"	p
dina_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WRITE_WIDTH_A-1:0] dina_in;$/;"	r
dina_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WRITE_WIDTH_A-1:0] dina_in;$/;"	r
dinb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [31:0]dinb;$/;"	p
dinb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [31:0]dinb;$/;"	p
dinb	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] dinb,$/;"	p
dinb	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WRITE_WIDTH_B-1:0] dinb,$/;"	p
display_reg	.\TEMU\temu\src\cpu\reg.c	/^void display_reg() {$/;"	f
div	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^      integer div;$/;"	r
div	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^      integer div;$/;"	r
div	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(div);$/;"	v
divu	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(divu);$/;"	v
dm	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^                            (wb_dre_i == 4'b1111     ) ? {dm[7:0], dm[15:8], dm[23:16], dm[31:24]} :$/;"	n
do_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire [15:0] do_unused;$/;"	n
doublebit_error	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A+CHKBIT_WIDTH-1:0] doublebit_error = 3;$/;"	r
doublebit_error	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A+CHKBIT_WIDTH-1:0] doublebit_error = 3;$/;"	r
dout_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]           dout_i       = 0;$/;"	r
dout_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]            dout_i;$/;"	n
dout_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]           dout_i       = 0;$/;"	r
dout_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_READ_WIDTH_B-1:0]            dout_i;$/;"	n
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [13:0]douta;$/;"	p
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [17:0]douta;$/;"	p
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [31:0]douta;$/;"	p
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [13:0]douta;$/;"	n
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [17:0]douta;$/;"	n
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire [31:0]douta;$/;"	n
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_stub.v	/^  output [31:0]douta;$/;"	p
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [13:0]douta;$/;"	p
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [17:0]douta;$/;"	p
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [31:0]douta;$/;"	p
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [13:0]douta;$/;"	n
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [17:0]douta;$/;"	n
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire [31:0]douta;$/;"	n
douta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_stub.v	/^  output [31:0]douta;$/;"	p
doutb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [31:0]doutb;$/;"	p
doutb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [31:0]doutb;$/;"	p
dram	.\TEMU\temu\src\memory\dram.c	/^uint8_t dram[NR_RANK][NR_BANK][NR_ROW][NR_COL];$/;"	v
dram_addr	.\TEMU\temu\src\memory\dram.c	/^} dram_addr;$/;"	t	typeref:union:__anon16	file:
dram_read	.\TEMU\temu\src\memory\dram.c	/^uint32_t dram_read(uint32_t addr, size_t len) {$/;"	f
dram_write	.\TEMU\temu\src\memory\dram.c	/^void dram_write(uint32_t addr, size_t len, uint32_t data) {$/;"	f
drdy_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        drdy_unused;$/;"	n
eccpipece	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input eccpipece;$/;"	p
eccpipece	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input eccpipece;$/;"	p
elaborate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^elaborate()$/;"	f
elaborate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^elaborate()$/;"	f
elaborate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^elaborate()$/;"	f
elaborate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^elaborate()$/;"	f
elaborate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^elaborate()$/;"	f
elaborate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^elaborate()$/;"	f
en_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                              en_i;$/;"	n
en_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                              en_i;$/;"	n
ena	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input ena;$/;"	p
ena	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  wire ena;$/;"	n
ena	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_stub.v	/^  input ena;$/;"	p
ena	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input ena;$/;"	p
ena	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  wire ena;$/;"	n
ena	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_stub.v	/^  input ena;$/;"	p
ena	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       ena,$/;"	p
ena	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       ena,$/;"	p
ena_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   ena_i;$/;"	n
ena_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   ena_i;$/;"	n
ena_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg                       ena_in;$/;"	r
ena_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg                       ena_in;$/;"	r
enb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input enb;$/;"	p
enb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input enb;$/;"	p
enb	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       enb,$/;"	p
enb	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       enb,$/;"	p
enb_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   enb_i;$/;"	n
enb_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   enb_i;$/;"	n
epc	.\TEMU\mips_sc\src\include\asm\context.h	/^	int epc;$/;"	m	struct:pt_regs
eret	.\TEMU\temu\include\cpu\trap.h	/^make_helper(eret);$/;"	v
eret_ret_pc	.\TEMU\mips_sc\src\inst\eret.S	/^eret_ret_pc:$/;"	l
eval	.\TEMU\temu\src\monitor\expr.c	/^uint32_t eval(int l, int r, bool *success) {$/;"	f
exe_aluop_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`ALUOP_BUS     ] exe_aluop_i;$/;"	n
exe_aluop_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`ALUOP_BUS     ] exe_aluop_o;$/;"	n
exe_alutype_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`ALUTYPE_BUS   ] exe_alutype_i;$/;"	n
exe_hi_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] exe_hi_i;$/;"	n
exe_lo_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] exe_lo_i;$/;"	n
exe_src1_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] exe_src1_i;$/;"	n
exe_src2_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] exe_src2_i;$/;"	n
exe_starge	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^module exe_starge ($/;"	m
exe_wa_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] exe_wa_i;$/;"	n
exe_wa_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] exe_wa_o;$/;"	n
exe_wd_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] exe_wd_o;$/;"	n
exe_wreg_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   exe_wreg_i;$/;"	n
exe_wreg_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   exe_wreg_o;$/;"	n
exec_file	.\TEMU\temu\src\monitor\monitor.c	/^char *exec_file;$/;"	v
execute	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\clkdiv.sh	/^execute()$/;"	f
execute	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\clkdiv.sh	/^execute()$/;"	f
execute	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\inst_rom.sh	/^execute()$/;"	f
execute	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\inst_rom.sh	/^execute()$/;"	f
exemem_reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^module exemem_reg ($/;"	m
expr	.\TEMU\temu\include\monitor\watchpoint.h	/^	char expr[64];$/;"	m	struct:watchpoint
expr	.\TEMU\temu\src\monitor\expr.c	/^uint32_t expr(char *e, bool *success) {$/;"	f
false	.\TEMU\temu\include\common.h	25;"	d
fp	.\TEMU\mips_sc\src\include\asm\context.h	/^	int fp;$/;"	m	struct:pt_regs
fp	.\TEMU\mips_sc\src\include\asm\regdef.h	36;"	d
fp	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
free_	.\TEMU\temu\src\monitor\watchpoint.c	/^static WP *head, *free_;$/;"	v	file:
func	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [5 :0] func = id_inst[5 : 0];$/;"	n
func	.\TEMU\temu\include\cpu\operand.h	/^	uint32_t func;$/;"	m	struct:__anon5
funct_table	.\utils\assembler\mipsdef.py	/^funct_table = {$/;"	v
funct_table	.\utils\disassembler\mipsdef.py	/^funct_table = {$/;"	v
gaxi_full_sm_ar_ready_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_c ; $/;"	n
gaxi_full_sm_ar_ready_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_c ; $/;"	n
gaxi_full_sm_ar_ready_r_16	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_r_16 ; $/;"	n
gaxi_full_sm_ar_ready_r_16	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_ar_ready_r_16 ; $/;"	n
gaxi_full_sm_outstanding_read_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_c ; $/;"	n
gaxi_full_sm_outstanding_read_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_c ; $/;"	n
gaxi_full_sm_outstanding_read_r_15	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_r_15 ; $/;"	n
gaxi_full_sm_outstanding_read_r_15	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_outstanding_read_r_15 ; $/;"	n
gaxi_full_sm_r_last_r_17	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_last_r_17 ; $/;"	n
gaxi_full_sm_r_last_r_17	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_last_r_17 ; $/;"	n
gaxi_full_sm_r_valid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_valid_c ; $/;"	n
gaxi_full_sm_r_valid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire gaxi_full_sm_r_valid_c ; $/;"	n
generate	.\utils\assembler\asmgen.py	/^    def generate(self):$/;"	m	class:AsmGenerator
generate	.\utils\assembler\converter.py	/^    def generate(self):$/;"	m	class:AsmGenerator
getHead	.\TEMU\temu\src\monitor\watchpoint.c	/^WP* getHead() {$/;"	f
get_asm	.\utils\disassembler\disasm.py	/^def get_asm(infile, outfile, base):$/;"	f
get_asm_bin	.\utils\disassembler\disasm.py	/^def get_asm_bin(infile, outfile, base):$/;"	f
get_inst	.\utils\disassembler\disasm.py	/^def get_inst(op, seg_list, addr):$/;"	f
get_pos	.\utils\assembler\asmgen.py	/^    def get_pos(self):$/;"	m	class:SegmentManager
get_pos	.\utils\assembler\converter.py	/^    def get_pos(self):$/;"	m	class:SegmentManager
get_seg	.\utils\disassembler\disasm.py	/^def get_seg(inst):$/;"	f
get_str	.\utils\disassembler\disasm.py	/^def get_str(data, rep: Repr, addr):$/;"	f
glbl	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^module glbl ();$/;"	m
glbl	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^module glbl ();$/;"	m
gp	.\TEMU\mips_sc\src\include\asm\context.h	/^	int gp;$/;"	m	struct:pt_regs
gp	.\TEMU\mips_sc\src\include\asm\regdef.h	32;"	d
gp	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
gpr	.\TEMU\temu\include\cpu\reg.h	/^		} gpr[32];$/;"	m	union:__anon11::__anon12	typeref:union:__anon11::__anon12::__anon13
handler	.\TEMU\temu\src\monitor\ui.c	/^	int (*handler) (char *);$/;"	m	struct:__anon20	file:
head	.\TEMU\temu\src\monitor\watchpoint.c	/^static WP *head, *free_;$/;"	v	file:
hi	.\TEMU\temu\include\cpu\reg.h	/^	uint32_t hi, lo;$/;"	m	struct:__anon11
hi_t	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`REG_BUS       ]      hi_t;           \/\/ 保存Hi寄存器的最新值$/;"	n
hilo	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^module hilo($/;"	m
hw_mem	.\TEMU\temu\src\memory\dram.c	/^uint8_t *hw_mem = (void *)dram;$/;"	v
hw_mem	.\TEMU\temu\src\monitor\monitor.c	/^uint8_t *hw_mem;$/;"	v
i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer i;$/;"	r
i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer i;$/;"	r
i_type	.\utils\assembler\mipsdef.py	/^i_type = [$/;"	v
i_type	.\utils\disassembler\mipsdef.py	/^i_type = [$/;"	v
iaddr	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^    wire [`INST_ADDR_BUS] iaddr;$/;"	n
ice	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^    wire                  ice;$/;"	n
id_aluop_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`ALUOP_BUS     ] id_aluop_o;$/;"	n
id_alutype_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`ALUTYPE_BUS   ] id_alutype_o;$/;"	n
id_din_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`DATA_BUS      ] id_din_o;$/;"	n
id_inst	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [`INST_BUS] id_inst = {id_inst_i[7:0], id_inst_i[15:8], id_inst_i[23:16], id_inst_i[31:24]};$/;"	n
id_inst_i	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [`INST_BUS] id_inst = {id_inst_i[7:0], id_inst_i[15:8], id_inst_i[23:16], id_inst_i[31:24]};$/;"	n
id_mreg_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire                   id_mreg_o;$/;"	n
id_pc_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`WORD_BUS      ] id_pc_i;$/;"	n
id_src1_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] id_src1_o;$/;"	n
id_src2_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] id_src2_o;$/;"	n
id_stage	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^module id_stage($/;"	m
id_wa_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] id_wa_o;$/;"	n
id_whilo_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire                   id_whilo_o;$/;"	n
id_wreg_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				    id_wreg_o;$/;"	n
idexe_reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^module idexe_reg ($/;"	m
if_stage	.\Soc\MiniMIPS32.srcs\sources_1\new\if_stage.v	/^module if_stage ($/;"	m
ifid_reg	.\Soc\MiniMIPS32.srcs\sources_1\new\ifid_reg.v	/^module ifid_reg ($/;"	m
imm	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^                               (sext) ? { { 16 {imm[15]} }, imm} : {`ZERO_HWORD, imm};$/;"	n
imm	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [15:0] imm  = id_inst[15: 0]; $/;"	n
imm	.\TEMU\temu\include\cpu\operand.h	/^		uint32_t imm;$/;"	m	union:__anon3::__anon4
imm_ext	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [`REG_BUS] imm_ext = (cpu_rst_n == `RST_ENABLE) ? `ZERO_WORD :$/;"	n
immsel	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire immsel = (inst_alu_imm | inst_lmem | inst_smem);$/;"	n
incr_addr_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
incr_addr_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output incr_addr_c;$/;"	p
incr_addr_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c              ;$/;"	n
incr_addr_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c; $/;"	n
incr_addr_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
incr_addr_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output incr_addr_c;$/;"	p
incr_addr_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c              ;$/;"	n
incr_addr_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire incr_addr_c; $/;"	n
init_ddr3	.\TEMU\temu\src\memory\dram.c	/^void init_ddr3() {$/;"	f
init_file_str	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             init_file_str    = C_INIT_FILE_NAME;$/;"	r
init_file_str	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             init_file_str    = C_INIT_FILE_NAME;$/;"	r
init_log	.\TEMU\temu\src\monitor\monitor.c	/^static void init_log() {$/;"	f	file:
init_memory	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  task init_memory;$/;"	t
init_memory	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  task init_memory;$/;"	t
init_monitor	.\TEMU\temu\src\monitor\monitor.c	/^void init_monitor(int argc, char *argv[]) {$/;"	f
init_regex	.\TEMU\temu\src\monitor\expr.c	/^void init_regex() {$/;"	f
init_str	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*8-1:0]          init_str = C_INIT_VAL;$/;"	r
init_str	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*8-1:0]          init_str = C_INIT_VAL;$/;"	r
init_val	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]            init_val ;$/;"	r
init_val	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH-1:0]            init_val ;$/;"	r
init_wp_pool	.\TEMU\temu\src\monitor\watchpoint.c	/^void init_wp_pool() {$/;"	f
inita_str	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A*8-1:0]   inita_str       = C_INITA_VAL;$/;"	r
inita_str	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A*8-1:0]   inita_str       = C_INITA_VAL;$/;"	r
inita_val	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] inita_val;$/;"	r
inita_val	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] inita_val;$/;"	r
initb_str	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B*8-1:0]   initb_str       = C_INITB_VAL;$/;"	r
initb_str	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B*8-1:0]   initb_str       = C_INITB_VAL;$/;"	r
initb_val	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] initb_val;$/;"	r
initb_val	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] initb_val;$/;"	r
initfile	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer                  initfile;$/;"	r
initfile	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer                  initfile;$/;"	r
inj_sbiterr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^     input  inj_sbiterr,$/;"	p
inj_sbiterr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^     input  inj_sbiterr,$/;"	p
injectdbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input injectdbiterr;$/;"	p
injectdbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input injectdbiterr;$/;"	p
injectdbiterr_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectdbiterr_in;$/;"	r
injectdbiterr_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectdbiterr_in;$/;"	r
injectsbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input injectsbiterr;$/;"	p
injectsbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input injectsbiterr;$/;"	p
injectsbiterr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       injectsbiterr,$/;"	p
injectsbiterr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       injectsbiterr,$/;"	p
injectsbiterr_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectsbiterr_in;$/;"	r
injectsbiterr_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg                       injectsbiterr_in;$/;"	r
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^     input  inj_dbiterr);$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input   ARESET,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_AWVALID,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_BREADY,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_WVALID,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	c
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_ARBURST,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_AWSIZE,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_AWADDR_WIDTH-1:0] S_AXI_AWADDR,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_ARID,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN_I,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         ECCPIPECE,    $/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         REGCE,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         RST,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aclk,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectdbiterr,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_rready,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wvalid,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTDBITERR,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEA,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEB,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTA,$/;"	c
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTB,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       SLEEP,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       deepsleep,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       eccpipece,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       injectdbiterr,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       regcea,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       regceb,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       rsta,$/;"	c
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       rstb,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_arburst,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_awburst,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_arlen,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_awlen,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_arid,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_awid,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WEA_WIDTH-1:0]      s_axi_wstrb,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   addra,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
input	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   addrb,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv.v	/^  input         clk_in1_p,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  input         clk_in1_p,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^     input  inj_dbiterr);$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input   ARESET,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_AWVALID,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_BREADY,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input  S_AXI_WVALID,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	c
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input S_ARESETN,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [1:0] S_AXI_ARBURST,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [2:0] S_AXI_AWSIZE,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [7:0] S_AXI_ARLEN,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_AWADDR_WIDTH-1:0] S_AXI_AWADDR,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_ARID,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         DBITERR_IN_I,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         ECCPIPECE,    $/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         REGCE,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         RST,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aclk,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectdbiterr,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_rready,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wvalid,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       INJECTDBITERR,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEA,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       REGCEB,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTA,$/;"	c
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       RSTB,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       SLEEP,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       deepsleep,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       eccpipece,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       injectdbiterr,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       regcea,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       regceb,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       rsta,$/;"	c
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       rstb,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_arburst,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [1:0]                  s_axi_awburst,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_arlen,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [7:0]                  s_axi_awlen,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_arid,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [C_AXI_ID_WIDTH-1:0]   s_axi_awid,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WEA_WIDTH-1:0]      s_axi_wstrb,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRA_WIDTH-1:0]   addra,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
input	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_ADDRB_WIDTH-1:0]   addrb,$/;"	p
insertExpr	.\TEMU\temu\src\monitor\watchpoint.c	/^int insertExpr(char *ex) {$/;"	f
inst	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^    wire [`INST_BUS     ] inst;$/;"	n
inst	.\utils\assembler\mipsinst.py	/^    def inst(self):$/;"	m	class:_InstBuilder
inst_add	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_add   = inst_reg& func[5]&~func[4]&~func[3]&~func[2]&~func[1]&~func[0];$/;"	n
inst_addiu	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_addiu = inst_imm&~op[5]&~op[4]& op[3]&~op[2]&~op[1]& op[0];$/;"	n
inst_alu_arith	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_alu_arith = (inst_add | inst_subu | inst_slt | inst_addiu | inst_sltiu | inst_lmem | inst_smem);$/;"	n
inst_alu_imm	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_alu_imm   = (inst_addiu | inst_ori | inst_sltiu | inst_lui);$/;"	n
inst_alu_logic	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_alu_logic = (inst_and | inst_ori | inst_lui);$/;"	n
inst_alu_reg	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_alu_reg   = (inst_add | inst_subu | inst_and | inst_slt);$/;"	n
inst_and	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_and   = inst_reg& func[5]&~func[4]&~func[3]& func[2]&~func[1]&~func[0];$/;"	n
inst_error	.\TEMU\mips_sc\src\inst\add.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\add_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\addi.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\addi_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\addiu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\addu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\and.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\andi.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\beq.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\bgez.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\bgezal.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\bgtz.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\blez.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\bltz.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\bltzal.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\bne.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\break.S	/^inst_error: $/;"	l
inst_error	.\TEMU\mips_sc\src\inst\div.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\divu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\eret_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\j.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\jal.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\jalr.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\jr.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lb.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lbu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lh.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lh_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lhu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lhu_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lui.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lw.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\lw_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\mfc0.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\mfhi.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\mflo.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\mtc0.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\mthi.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\mtlo.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\mult.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\multu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\nor.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\or.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\ori.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\reserved_instruction_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sb.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sh.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sh_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sll.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sllv.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\slt.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\slti.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sltiu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sltu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sra.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\srav.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\srl.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\srlv.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sub.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sub_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\subu.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sw.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\sw_ex.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\syscall.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\xor.S	/^inst_error:$/;"	l
inst_error	.\TEMU\mips_sc\src\inst\xori.S	/^inst_error:$/;"	l
inst_imm	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_imm   = ~inst_reg;$/;"	n
inst_imm_sign	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_imm_sign  = (inst_ori);$/;"	n
inst_lb	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_lb    = inst_imm& op[5]&~op[4]&~op[3]&~op[2]&~op[1]&~op[0];$/;"	n
inst_lb	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire inst_lb = (mem_aluop_i == 8'h90);$/;"	n
inst_lmem	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_lmem      = (inst_lb | inst_lw);$/;"	n
inst_lui	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_lui   = inst_imm&~op[5]&~op[4]& op[3]& op[2]& op[1]& op[0];$/;"	n
inst_lw	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_lw    = inst_imm& op[5]&~op[4]&~op[3]&~op[2]& op[1]& op[0];$/;"	n
inst_lw	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire inst_lw = (mem_aluop_i == 8'h92);$/;"	n
inst_mf	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_mf        = (inst_mfhi | inst_mflo);$/;"	n
inst_mfhi	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_mfhi  = inst_reg&~func[5]& func[4]&~func[3]&~func[2]&~func[1]&~func[0];$/;"	n
inst_mflo	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_mflo  = inst_reg&~func[5]& func[4]&~func[3]&~func[2]& func[1]&~func[0];$/;"	n
inst_mult	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_mult  = inst_reg&~func[5]& func[4]& func[3]&~func[2]&~func[1]&~func[0];$/;"	n
inst_ori	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_ori   = inst_imm&~op[5]&~op[4]& op[3]& op[2]&~op[1]& op[0];$/;"	n
inst_reg	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_reg   = ~|op;$/;"	n
inst_rom	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_sim_netlist.vhdl	/^entity inst_rom is$/;"	e
inst_rom	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_stub.vhdl	/^entity inst_rom is$/;"	e
inst_rom	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\sim\inst_rom.v	/^module inst_rom ($/;"	m
inst_rom	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\synth\inst_rom.vhd	/^ENTITY inst_rom IS$/;"	e
inst_rom_blk_mem_gen_generic_cstr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_sim_netlist.vhdl	/^entity inst_rom_blk_mem_gen_generic_cstr is$/;"	e
inst_rom_blk_mem_gen_prim_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_sim_netlist.vhdl	/^entity inst_rom_blk_mem_gen_prim_width is$/;"	e
inst_rom_blk_mem_gen_prim_wrapper_init	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_sim_netlist.vhdl	/^entity inst_rom_blk_mem_gen_prim_wrapper_init is$/;"	e
inst_rom_blk_mem_gen_top	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_sim_netlist.vhdl	/^entity inst_rom_blk_mem_gen_top is$/;"	e
inst_rom_blk_mem_gen_v8_4_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_sim_netlist.vhdl	/^entity inst_rom_blk_mem_gen_v8_4_4 is$/;"	e
inst_rom_blk_mem_gen_v8_4_4_synth	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\inst_rom_sim_netlist.vhdl	/^entity inst_rom_blk_mem_gen_v8_4_4_synth is$/;"	e
inst_sb	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_sb    = inst_imm& op[5]&~op[4]& op[3]&~op[2]&~op[1]&~op[0];$/;"	n
inst_sb	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire inst_sb = (mem_aluop_i == 8'h98);$/;"	n
inst_shift	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_shift     = (inst_sll);$/;"	n
inst_sll	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_sll   = inst_reg&~func[5]&~func[4]&~func[3]&~func[2]&~func[1]&~func[0];$/;"	n
inst_slt	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_slt   = inst_reg& func[5]&~func[4]& func[3]&~func[2]& func[1]&~func[0];$/;"	n
inst_sltiu	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_sltiu = inst_imm&~op[5]&~op[4]& op[3]&~op[2]& op[1]& op[0];$/;"	n
inst_smem	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_smem      = (inst_sb | inst_sw);$/;"	n
inst_subu	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_subu  = inst_reg& func[5]&~func[4]&~func[3]&~func[2]& func[1]& func[0];$/;"	n
inst_sw	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire inst_sw    = inst_imm& op[5]&~op[4]& op[3]&~op[2]& op[1]& op[0];$/;"	n
inst_sw	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire inst_sw = (mem_aluop_i == 8'h9A);$/;"	n
inst_test	.\TEMU\mips_sc\src\inst\eret.S	/^inst_test:$/;"	l
instr	.\TEMU\temu\src\cpu\exec.c	/^uint32_t instr;$/;"	v
instr_fetch	.\TEMU\temu\include\cpu\helper.h	/^static inline uint32_t instr_fetch(uint32_t addr, size_t len) {$/;"	f
instr_index	.\TEMU\temu\include\cpu\operand.h	/^		int32_t instr_index;$/;"	m	union:__anon3::__anon4
integer	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_a,$/;"	p
integer	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_b);$/;"	p
integer	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  function integer collision_check (input reg [C_ADDRA_WIDTH-1:0] addr_a,$/;"	f
integer	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  function integer divroundup (input integer data_value,input integer divisor);$/;"	f
integer	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  function integer log2int (input integer data_value);$/;"	f
integer	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  function integer log2roundup (input integer data_value);$/;"	f
integer	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_a,$/;"	p
integer	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^                                    input integer iswrite_b);$/;"	p
integer	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  function integer collision_check (input reg [C_ADDRA_WIDTH-1:0] addr_a,$/;"	f
integer	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  function integer divroundup (input integer data_value,input integer divisor);$/;"	f
integer	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  function integer log2int (input integer data_value);$/;"	f
integer	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  function integer log2roundup (input integer data_value);$/;"	f
inv	.\TEMU\temu\include\cpu\special.h	/^make_helper(inv);$/;"	v
is_collision	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision;$/;"	r
is_collision	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision;$/;"	r
is_collision_a	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_a	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_b	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_b	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_delay_a	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_delay_a	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_delay_b	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_delay_b	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
j	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
j	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer i, j, addr_step;$/;"	r
j	.\TEMU\temu\include\cpu\j-type.h	/^make_helper(j);$/;"	v
j_type	.\utils\disassembler\mipsdef.py	/^j_type = [$/;"	v
jal	.\TEMU\temu\include\cpu\j-type.h	/^make_helper(jal);$/;"	v
jalr	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(jalr);$/;"	v
jr	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(jr);$/;"	v
jump_type	.\utils\assembler\mipsdef.py	/^jump_type = jump_type_i + jump_type_r$/;"	v
jump_type_i	.\utils\assembler\mipsdef.py	/^jump_type_i = [$/;"	v
jump_type_r	.\utils\assembler\mipsdef.py	/^jump_type_r = [$/;"	v
k0	.\TEMU\mips_sc\src\include\asm\regdef.h	30;"	d
k1	.\TEMU\mips_sc\src\include\asm\regdef.h	31;"	d
k1	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
k2	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
kernelvec	.\TEMU\mips_sc\src\kernelvec.S	/^kernelvec:$/;"	l
lb	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(lb);$/;"	v
lbu	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(lbu);$/;"	v
lh	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(lh);$/;"	v
lhu	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(lhu);$/;"	v
lo	.\TEMU\temu\include\cpu\reg.h	/^	uint32_t hi, lo;$/;"	m	struct:__anon11
lo_t	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`REG_BUS       ]      lo_t;           \/\/ 保存Lo寄存器的最新值$/;"	n
load_entry	.\TEMU\temu\src\monitor\monitor.c	/^static void load_entry() {$/;"	f	file:
locked_int	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        locked_int;$/;"	n
log_fp	.\TEMU\temu\src\monitor\monitor.c	/^FILE *log_fp = NULL;$/;"	v
logicres	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`REG_BUS       ]      logicres;       \/\/ 保存逻辑运算的结果$/;"	n
lsb_zero_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_MEM_MAP_ADDRB_WIDTH_LSB-1:0] lsb_zero_i;$/;"	n
lsb_zero_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_MEM_MAP_ADDRB_WIDTH_LSB-1:0] lsb_zero_i;$/;"	n
lui	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(lui);$/;"	v
lw	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(lw);$/;"	v
m_axi_payload_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] m_axi_payload_c;$/;"	n
m_axi_payload_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] m_axi_payload_c;$/;"	n
main	.\TEMU\mips_sc\convert.c	/^int main(int argc, char* argv[])$/;"	f
main	.\TEMU\mips_sc\src\inst\add.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\add_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\addi.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\addi_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\addiu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\addu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\and.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\andi.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\beq.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\bgez.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\bgezal.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\bgtz.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\blez.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\bltz.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\bltzal.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\bne.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\break.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\div.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\divu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\eret.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\eret_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\j.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\jal.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\jalr.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\jr.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lb.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lbu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lh.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lh_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lhu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lhu_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\logic.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lui.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lw.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\lw_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mem.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mfc0.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mfhi.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mflo.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mtc0.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mthi.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mtlo.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\mult.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\multu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\nor.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\or.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\ori.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\reserved_instruction_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sb.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sh.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sh_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sll.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sllv.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\slt.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\slti.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sltiu.S	/^main: $/;"	l
main	.\TEMU\mips_sc\src\inst\sltu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sra.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\srav.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\srl.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\srlv.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sub.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sub_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\subu.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sw.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\sw_ex.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\syscall.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\xor.S	/^main:$/;"	l
main	.\TEMU\mips_sc\src\inst\xori.S	/^main:$/;"	l
main	.\TEMU\temu\src\main.c	/^int main(int argc, char *argv[]) {$/;"	f
main	.\utils\assembler\mips_asm.py	/^def main():$/;"	f
main	.\utils\disassembler\disasm.py	/^def main():$/;"	f
make_helper	.\TEMU\temu\include\cpu\helper.h	27;"	d
make_helper	.\TEMU\temu\src\cpu\exec.c	/^make_helper(exec) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\exec.c	/^static make_helper(_2byte_esc) {$/;"	f	file:
make_helper	.\TEMU\temu\src\cpu\exec.c	/^static make_helper(b_sel) {$/;"	f	file:
make_helper	.\TEMU\temu\src\cpu\exec.c	/^static make_helper(privilege_instr) {$/;"	f	file:
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(addi) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(addiu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(andi) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(beq) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(bgez) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(bgezal) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(bgtz) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(blez) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(bltz) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(bltzal) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(bne) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(lb) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(lbu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(lh) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(lhu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(lui) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(lw) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(ori) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(sb) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(sh) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(slti) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(sltiu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(sw) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\i-type.c	/^make_helper(xori) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\j-type.c	/^make_helper(j) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\j-type.c	/^make_helper(jal) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(add) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(addu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(and) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(div) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(divu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(jalr) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(jr) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(mfhi) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(mflo) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(mthi) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(mtlo) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(mult) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(multu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(nor) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(or) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(sll) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(sllv) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(slt) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(sltu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(sra) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(srav) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(srl) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(srlv) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(sub) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(subu) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\r-type.c	/^make_helper(xor) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\special.c	/^make_helper(bad_temu_trap) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\special.c	/^make_helper(inv) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\special.c	/^make_helper(nop) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\special.c	/^make_helper(temu_trap) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\trap.c	/^make_helper(break_) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\trap.c	/^make_helper(eret) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\trap.c	/^make_helper(mfc0) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\trap.c	/^make_helper(mtc0) {$/;"	f
make_helper	.\TEMU\temu\src\cpu\trap.c	/^make_helper(syscall) {$/;"	f
make_token	.\TEMU\temu\src\monitor\expr.c	/^static bool make_token(char *e) {$/;"	f	file:
map_local_libs	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^map_local_libs()$/;"	f
map_local_libs	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^map_local_libs()$/;"	f
map_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^map_setup_file()$/;"	f
map_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^map_setup_file()$/;"	f
map_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^map_setup_file()$/;"	f
map_setup_file	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^map_setup_file()$/;"	f
mem_aluop_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`ALUOP_BUS     ] mem_aluop_i;$/;"	n
mem_data	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mem_data;$/;"	r
mem_data	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mem_data;$/;"	r
mem_din_i	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire [`WORD_BUS] din_byte = {mem_din_i[7:0], mem_din_i[7:0], mem_din_i[7:0], mem_din_i[7:0]};$/;"	n
mem_din_i	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    wire [`WORD_BUS] din_reverse = {mem_din_i[7:0], mem_din_i[15:8], mem_din_i[23:16], mem_din_i[31:24]};$/;"	n
mem_dreg_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] mem_dreg_o;$/;"	n
mem_init_file_str	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             mem_init_file_str    = C_INIT_FILE;$/;"	r
mem_init_file_str	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [1023*8-1:0]             mem_init_file_str    = C_INIT_FILE;$/;"	r
mem_map	.\TEMU\temu\src\memory\memory.c	/^uint32_t mem_map(uint32_t addr){$/;"	f
mem_read	.\TEMU\temu\src\memory\memory.c	/^uint32_t mem_read(uint32_t addr, size_t len) {$/;"	f
mem_stage	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^module mem_stage ($/;"	m
mem_type	.\utils\assembler\mipsdef.py	/^mem_type = [$/;"	v
mem_wa_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] mem_wa_i;$/;"	n
mem_wa_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] mem_wa_o;$/;"	n
mem_wd_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS 	     ] mem_wd_i;$/;"	n
mem_wreg_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   mem_wreg_i;$/;"	n
mem_wreg_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   mem_wreg_o;$/;"	n
mem_write	.\TEMU\temu\src\memory\memory.c	/^void mem_write(uint32_t addr, size_t len, uint32_t data) {$/;"	f
memcpy_with_mask	.\TEMU\temu\include\misc.h	/^inline static void memcpy_with_mask(void *dest, const void *src, size_t len, uint8_t *mask) {$/;"	f
meminitfile	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer                  meminitfile;$/;"	r
meminitfile	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer                  meminitfile;$/;"	r
memory	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      memory [0:MAX_DEPTH-1];$/;"	r
memory	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      memory [0:MAX_DEPTH-1];$/;"	r
memory_out_a	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] memory_out_a;$/;"	r
memory_out_a	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_A-1:0] memory_out_a;$/;"	r
memory_out_b	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] memory_out_b;$/;"	r
memory_out_b	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_READ_WIDTH_B-1:0] memory_out_b;$/;"	r
memres	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`REG_BUS       ]      memres;         \/\/ 保存访存操作地址$/;"	n
memwb_reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^module memwb_reg ($/;"	m
mfc0	.\TEMU\temu\include\cpu\trap.h	/^make_helper(mfc0);$/;"	v
mfhi	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(mfhi);$/;"	v
mflo	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(mflo);$/;"	v
mif_data	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mif_data;$/;"	r
mif_data	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mif_data;$/;"	r
mipsdef	.\utils\assembler\asmgen.py	/^import mipsdef, re$/;"	i
mipsdef	.\utils\assembler\converter.py	/^import mipsdef, re$/;"	i
mipsdef	.\utils\assembler\mipsinst.py	/^import mipsdef$/;"	i
mipsdef	.\utils\disassembler\disasm.py	/^import mipsdef$/;"	i
move_type	.\utils\assembler\mipsdef.py	/^move_type = move_type_t + move_type_f$/;"	v
move_type_f	.\utils\assembler\mipsdef.py	/^move_type_f = [$/;"	v
move_type_t	.\utils\assembler\mipsdef.py	/^move_type_t = [$/;"	v
moveres	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`REG_BUS       ]      moveres;        \/\/ 保存移动操作的结果$/;"	n
msb_zero_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:C_MEM_MAP_ADDRB_WIDTH_MSB] msb_zero_i;$/;"	n
msb_zero_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:C_MEM_MAP_ADDRB_WIDTH_MSB] msb_zero_i;$/;"	n
mtc0	.\TEMU\temu\include\cpu\trap.h	/^make_helper(mtc0);$/;"	v
mthi	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(mthi);$/;"	v
mtlo	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(mtlo);$/;"	v
mul_div_type	.\utils\assembler\mipsdef.py	/^mul_div_type = [$/;"	v
mulres	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`DOUBLE_REG_BUS]      mulres;         \/\/ 保存乘法指令的结果 $/;"	n
mult	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(mult);$/;"	v
multu	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(multu);$/;"	v
mux_sel_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire mux_sel_c; $/;"	n
mux_sel_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire mux_sel_c; $/;"	n
name	.\TEMU\temu\src\monitor\ui.c	/^	char *name;$/;"	m	struct:__anon20	file:
new_wp	.\TEMU\temu\src\monitor\watchpoint.c	/^WP* new_wp() {$/;"	f
next	.\TEMU\temu\include\monitor\watchpoint.h	/^	struct watchpoint *next;$/;"	m	struct:watchpoint	typeref:struct:watchpoint::watchpoint
nop	.\TEMU\temu\include\cpu\special.h	/^make_helper(nop);$/;"	v
nor	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(nor);$/;"	v
nr_token	.\TEMU\temu\src\monitor\expr.c	/^int nr_token;$/;"	v
num_of_bytes_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_c           = 0;$/;"	r
num_of_bytes_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_c           = 0;$/;"	r
num_of_bytes_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_r           = 0;$/;"	r
num_of_bytes_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer num_of_bytes_r           = 0;$/;"	r
op	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [5 :0] op   = id_inst[31:26];$/;"	n
op_dest	.\TEMU\temu\include\cpu\helper.h	38;"	d
op_fun	.\TEMU\temu\src\cpu\exec.c	/^typedef void (*op_fun)(uint32_t);$/;"	t	file:
op_src1	.\TEMU\temu\include\cpu\helper.h	36;"	d
op_src2	.\TEMU\temu\include\cpu\helper.h	37;"	d
op_table	.\utils\assembler\mipsdef.py	/^op_table = {$/;"	v
op_table	.\utils\disassembler\mipsdef.py	/^op_table = {$/;"	v
opcode	.\TEMU\temu\include\cpu\operand.h	/^	uint32_t opcode;$/;"	m	struct:__anon5
opcode_table	.\TEMU\temu\src\cpu\exec.c	/^op_fun opcode_table [64] = {$/;"	v
ops_decoded	.\TEMU\temu\src\cpu\exec.c	/^Operands ops_decoded;$/;"	v
or	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(or);$/;"	v
ori	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(ori);$/;"	v
os	.\utils\disassembler\disasm.py	/^import sys, os, struct$/;"	i
out_regs	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*REG_STAGES-1:0] out_regs;$/;"	r
out_regs	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_DATA_WIDTH*REG_STAGES-1:0] out_regs;$/;"	r
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output  M_VALID,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output  S_READY,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output  reg [C_DATA_WIDTH-1:0] M_PAYLOAD_DATA$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_BID = 0,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_arready,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_awready,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_bvalid,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_dbiterr,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rlast,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                      DBITERR,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                      dbiterr,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                      rsta_busy, $/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_bid,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] douta,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] doutb,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_WRITE_WIDTH_B-1:0]  s_axi_rdata,$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]             RDADDRECC$/;"	p
output	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output  M_VALID,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output  S_READY,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output  reg [C_DATA_WIDTH-1:0] M_PAYLOAD_DATA$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_ARREADY,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RD_EN$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_RVALID,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output S_AXI_WR_EN$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_BID = 0,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_arready,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_awready,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_bvalid,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_dbiterr,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rlast,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                      DBITERR,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                      dbiterr,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                      rsta_busy, $/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_bid,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_A-1:0] douta,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_READ_WIDTH_B-1:0] doutb,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_WRITE_WIDTH_B-1:0]  s_axi_rdata,$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]             RDADDRECC$/;"	p
output	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
p_up_tmp	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.cache\ip\2019.2\302e7bfb183a72cb\clkdiv_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.cache\ip\2019.2\681d6bcff2155e6b\clk_wiz_0_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.cache\ip\2019.2\93503e3463b836dc\clk_wiz_0_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\glbl.v	/^    tri1 p_up_tmp;$/;"	n
p_up_tmp	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_sim_netlist.v	/^    tri1 p_up_tmp;$/;"	n
panic	.\TEMU\temu\include\debug.h	35;"	d
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_36K_BRAM          = "",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE             = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EST_POWER_SUMMARY       = "",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^      parameter C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_PIPELINE_STAGES      = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_TYPE                 = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_HAS_AXI_ID               = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_MEMORY_TYPE              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_DEPTH_A            = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ALGORITHM               = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_AWADDR_WIDTH         = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH             = 4,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                 = 0, \/\/ 0: AXI Lite; 1: AXI Full;$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_WDATA_WIDTH          = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_CTRL_ECC_ALGO           = "NONE",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DEFAULT_DATA            = "0",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRB_CHG          = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_SHUTDOWN_PIN         = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCE           = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE               = "",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_VAL            = "0",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE          = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_LOAD_INIT_FILE          = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEMORY_TYPE              = 0, \/\/ 0: SP-RAM, 1: SDP-RAM; 2: TDP-RAM; 3: DP-ROM;$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_LATENCY_B          = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE            = "SYNC",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_SIM_COLLISION_CHECK     = "NONE",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_URAM                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY           = "virtex7",$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY                = 100,$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY            = 100$/;"	c
parameter	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    parameter NUM_STAGES            = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_COUNT_36K_BRAM          = "",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EN_ECC_PIPE             = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^	parameter C_EST_POWER_SUMMARY       = "",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^      parameter C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_ADDRB_WIDTH              = 12$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_PIPELINE_STAGES      = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_AXI_TYPE                 = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_HAS_AXI_ID               = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_MEMORY_TYPE              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter  C_WRITE_DEPTH_A            = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_ALGORITHM               = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_AWADDR_WIDTH         = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_ID_WIDTH             = 4,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                 = 0, \/\/ 0: AXI Lite; 1: AXI Full;$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_TYPE                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_AXI_WDATA_WIDTH          = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_CTRL_ECC_ALGO           = "NONE",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DEFAULT_DATA            = "0",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_RDADDRB_CHG          = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_EN_SHUTDOWN_PIN         = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_AXI_ID              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCE           = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INITB_VAL               = "",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_FILE               = "",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INIT_VAL            = "0",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_INTERFACE_TYPE          = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_LOAD_INIT_FILE          = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEMORY_TYPE              = 0, \/\/ 0: SP-RAM, 1: SDP-RAM; 2: TDP-RAM; 3: DP-ROM;$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_LATENCY_B          = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM              = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_RST_TYPE            = "SYNC",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_SIM_COLLISION_CHECK     = "NONE",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_USE_URAM                = 0,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter C_XDEVICEFAMILY           = "virtex7",$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY                = 100,$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter FLOP_DELAY            = 100$/;"	c
parameter	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    parameter NUM_STAGES            = 1,$/;"	c
pc	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`WORD_BUS      ] pc;$/;"	n
pc	.\TEMU\temu\include\cpu\reg.h	/^	uint32_t pc;$/;"	m	struct:__anon11
pc_next	.\Soc\MiniMIPS32.srcs\sources_1\new\if_stage.v	/^    wire [`INST_ADDR_BUS] pc_next; $/;"	n
present_state_FSM_FFd1_13	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_13 ; $/;"	n
present_state_FSM_FFd1_13	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_13 ; $/;"	n
present_state_FSM_FFd1_15	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_15;$/;"	n
present_state_FSM_FFd1_15	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_15;$/;"	n
present_state_FSM_FFd1_16	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_16; $/;"	n
present_state_FSM_FFd1_16	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_16; $/;"	n
present_state_FSM_FFd1_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In ; $/;"	n
present_state_FSM_FFd1_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In; $/;"	n
present_state_FSM_FFd1_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In;$/;"	n
present_state_FSM_FFd1_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In ; $/;"	n
present_state_FSM_FFd1_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In; $/;"	n
present_state_FSM_FFd1_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd1_In;$/;"	n
present_state_FSM_FFd2_14	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14 ; $/;"	n
present_state_FSM_FFd2_14	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14;$/;"	n
present_state_FSM_FFd2_14	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14 ; $/;"	n
present_state_FSM_FFd2_14	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_14;$/;"	n
present_state_FSM_FFd2_19	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_19; $/;"	n
present_state_FSM_FFd2_19	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_19; $/;"	n
present_state_FSM_FFd2_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In ; $/;"	n
present_state_FSM_FFd2_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In; $/;"	n
present_state_FSM_FFd2_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In;$/;"	n
present_state_FSM_FFd2_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In ; $/;"	n
present_state_FSM_FFd2_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In; $/;"	n
present_state_FSM_FFd2_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In;$/;"	n
present_state_FSM_FFd2_In1_24	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In1_24; $/;"	n
present_state_FSM_FFd2_In1_24	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd2_In1_24; $/;"	n
present_state_FSM_FFd3_13	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_13;$/;"	n
present_state_FSM_FFd3_13	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_13;$/;"	n
present_state_FSM_FFd3_18	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_18; $/;"	n
present_state_FSM_FFd3_18	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_18; $/;"	n
present_state_FSM_FFd3_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In; $/;"	n
present_state_FSM_FFd3_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In;$/;"	n
present_state_FSM_FFd3_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In; $/;"	n
present_state_FSM_FFd3_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd3_In;$/;"	n
present_state_FSM_FFd4_16	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_16;$/;"	n
present_state_FSM_FFd4_16	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_16;$/;"	n
present_state_FSM_FFd4_17	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_17; $/;"	n
present_state_FSM_FFd4_17	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_17; $/;"	n
present_state_FSM_FFd4_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In; $/;"	n
present_state_FSM_FFd4_In	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In;$/;"	n
present_state_FSM_FFd4_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In; $/;"	n
present_state_FSM_FFd4_In	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In;$/;"	n
present_state_FSM_FFd4_In1_21	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_21;$/;"	n
present_state_FSM_FFd4_In1_21	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_21;$/;"	n
present_state_FSM_FFd4_In1_25	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_25; $/;"	n
present_state_FSM_FFd4_In1_25	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire present_state_FSM_FFd4_In1_25; $/;"	n
print_asm	.\TEMU\temu\include\cpu\helper.h	41;"	d
print_asm	.\TEMU\temu\include\cpu\helper.h	43;"	d
print_bin_instr	.\TEMU\temu\src\monitor\cpu-exec.c	/^void print_bin_instr(uint32_t pc) {$/;"	f
psdone_unused	.\Soc\MiniMIPS32.srcs\sources_1\ip\clkdiv\clkdiv_clk_wiz.v	/^  wire        psdone_unused;$/;"	n
pseudo_type	.\utils\assembler\mipsdef.py	/^pseudo_type = [$/;"	v
pt_regs	.\TEMU\mips_sc\src\include\asm\context.h	/^struct pt_regs {$/;"	s
r_last_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_c; $/;"	n
r_last_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_c; $/;"	n
r_last_int_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_int_c; $/;"	n
r_last_int_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire r_last_int_c; $/;"	n
r_type	.\utils\assembler\mipsdef.py	/^r_type = r_type_normal + r_type_shift$/;"	v
r_type	.\utils\disassembler\mipsdef.py	/^r_type = [$/;"	v
r_type_normal	.\utils\assembler\mipsdef.py	/^r_type_normal = [$/;"	v
r_type_shift	.\utils\assembler\mipsdef.py	/^r_type_shift = [$/;"	v
ra	.\TEMU\mips_sc\src\include\asm\context.h	/^	int ra;$/;"	m	struct:pt_regs
ra	.\TEMU\mips_sc\src\include\asm\regdef.h	35;"	d
ra	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
ra1	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] ra1;$/;"	n
ra2	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] ra2;$/;"	n
ram_rstram_a_busy	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_a_busy = 0;$/;"	r
ram_rstram_a_busy	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_a_busy = 0;$/;"	r
ram_rstram_b_busy	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_b_busy = 0;$/;"	r
ram_rstram_b_busy	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstram_b_busy = 0;$/;"	r
ram_rstreg_a_busy	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_a_busy = 0;$/;"	r
ram_rstreg_a_busy	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_a_busy = 0;$/;"	r
ram_rstreg_b_busy	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_b_busy = 0;$/;"	r
ram_rstreg_b_busy	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg ram_rstreg_b_busy = 0;$/;"	r
rank	.\TEMU\temu\src\memory\dram.c	/^		uint32_t rank	: RANK_WIDTH;$/;"	m	struct:__anon16::__anon17	file:
rd	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [4 :0] rd   = id_inst[15:11];$/;"	n
rd1	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS       ] rd1;$/;"	n
rd2	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS       ] rd2;$/;"	n
rd_en_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire rd_en_c; $/;"	n
rd_en_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire rd_en_c; $/;"	n
rdaddrecc	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [10:0]rdaddrecc;$/;"	p
rdaddrecc	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [10:0]rdaddrecc;$/;"	p
rdaddrecc	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  rdaddrecc,$/;"	p
rdaddrecc	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]  rdaddrecc,$/;"	p
rdaddrecc_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]          rdaddrecc_i  = 0;$/;"	r
rdaddrecc_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_i;$/;"	n
rdaddrecc_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH_ACTUAL-1 :0] rdaddrecc_i;$/;"	n
rdaddrecc_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]          rdaddrecc_i  = 0;$/;"	r
rdaddrecc_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_i;$/;"	n
rdaddrecc_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH_ACTUAL-1 :0] rdaddrecc_i;$/;"	n
rdaddrecc_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]  rdaddrecc_in;$/;"	r
rdaddrecc_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH-1:0]  rdaddrecc_in;$/;"	r
rdaddrecc_regs	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH*REG_STAGES-1:0] rdaddrecc_regs;$/;"	r
rdaddrecc_regs	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [C_ADDRB_WIDTH*REG_STAGES-1:0] rdaddrecc_regs;$/;"	r
rdaddrecc_sdp	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_sdp;$/;"	n
rdaddrecc_sdp	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_sdp;$/;"	n
re	.\TEMU\temu\src\monitor\expr.c	/^static regex_t re[NR_REGEX];$/;"	v	file:
re	.\utils\assembler\asmgen.py	/^import mipsdef, re$/;"	i
re	.\utils\assembler\converter.py	/^import mipsdef, re$/;"	i
re1	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   re1;$/;"	n
re2	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   re2;$/;"	n
rea_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   rea_i;$/;"	n
rea_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   rea_i;$/;"	n
read_a	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  task read_a$/;"	t
read_a	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  task read_a$/;"	t
read_addr_a_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
read_addr_a_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
read_addr_b_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
read_addr_b_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
read_b	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  task read_b$/;"	t
read_b	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  task read_b$/;"	t
read_netlist_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module read_netlist_v8_4 #($/;"	m
read_netlist_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module read_netlist_v8_4 #($/;"	m
reb_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   reb_i;$/;"	n
reb_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   reb_i;$/;"	n
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^                                    input reg [C_ADDRB_WIDTH-1:0] addr_b,$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEA_WIDTH-1:0]     byte_en,$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEB_WIDTH-1:0]     byte_en,$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_A-1:0] data,$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_B-1:0] data);$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^     input reg reset);$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_RID = 0,$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output reg                    DBITERR,$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output reg                    SBITERR,$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]    RDADDRECC$/;"	p
reg	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^                                    input reg [C_ADDRB_WIDTH-1:0] addr_b,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEA_WIDTH-1:0]     byte_en,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WEB_WIDTH-1:0]     byte_en,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_A-1:0] data,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^     input  reg [C_WRITE_WIDTH_B-1:0] data);$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^     input reg reset);$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_RID = 0,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output reg                    DBITERR,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output reg                    SBITERR,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_ADDRB_WIDTH-1:0]    RDADDRECC$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg                    mem_mreg,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg                    mem_whilo,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg                    mem_wreg,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg  [`ALUOP_BUS   ]   mem_aluop,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg  [`DOUBLE_REG_BUS] mem_hilo$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg  [`REG_ADDR_BUS]   mem_wa,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg  [`REG_BUS 	  ]   mem_wd,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    output reg  [`REG_BUS     ]   mem_din,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^    output reg[`REG_BUS] hi_o,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^    output reg[`REG_BUS] lo_o,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg                    exe_mreg$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg                    exe_whilo,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg                    exe_wreg,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg  [`ALUOP_BUS    ]  exe_aluop,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg  [`ALUTYPE_BUS  ]  exe_alutype,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg  [`REG_ADDR_BUS ]  exe_wa,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg  [`REG_BUS      ]  exe_src1,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    output reg  [`REG_BUS      ]  exe_src2,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\if_stage.v	/^    output 	reg  [`INST_ADDR_BUS] 	pc,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\if_stage.v	/^    output  reg                     ice,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\ifid_reg.v	/^	output reg  [`INST_ADDR_BUS]       id_pc$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	output reg                      wb_mreg,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	output reg                      wb_whilo,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	output reg                      wb_wreg,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	output reg  [`BSEL_BUS      ]   wb_dre,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	output reg  [`DOUBLE_REG_BUS]   wb_hilo$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	output reg  [`REG_ADDR_BUS  ]   wb_wa,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	output reg  [`REG_BUS       ]   wb_dreg,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	output reg   [`REG_BUS 	   ] rd1,$/;"	p
reg	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	output reg   [`REG_BUS 	   ] rd2,$/;"	p
reg	.\TEMU\temu\include\cpu\operand.h	/^		uint32_t reg;$/;"	m	union:__anon3::__anon4
reg_b	.\TEMU\temu\include\cpu\reg.h	111;"	d
reg_h	.\TEMU\temu\include\cpu\reg.h	110;"	d
reg_table	.\utils\assembler\mipsdef.py	/^reg_table = {$/;"	v
reg_table	.\utils\disassembler\mipsdef.py	/^reg_table = {$/;"	v
reg_w	.\TEMU\temu\include\cpu\reg.h	109;"	d
regce_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                              regce_i;$/;"	n
regce_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                              regce_i;$/;"	n
regcea	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input regcea;$/;"	p
regcea	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input regcea;$/;"	p
regcea_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg                       regcea_in;$/;"	r
regcea_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg                       regcea_in;$/;"	r
regceb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input regceb;$/;"	p
regceb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input regceb;$/;"	p
regceb_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire regceb_c;$/;"	n
regceb_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire regceb_c;$/;"	n
regex	.\TEMU\temu\src\monitor\expr.c	/^	char *regex;$/;"	m	struct:rule	file:
regfile	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^module regfile($/;"	m
regfile	.\TEMU\temu\src\cpu\reg.c	/^const char *regfile[] = {"$zero", "$at", "$v0", "v1", "$a0", "$a1", "$a2", "$a3", "$t0", "$t1", "$t2", "$t3", "$t4", "$t5", "$t6", "$t7", "$s0", "$s1", "$s2", "$s3", "$s4", "$s5", "$s6", "$s7", "$t8", "$t9", "$k0", "$k1", "$gp", "$sp", "$fp", "$ra"};$/;"	v
regimm_table	.\utils\assembler\mipsdef.py	/^regimm_table = {$/;"	v
regimm_table	.\utils\disassembler\mipsdef.py	/^regimm_table = {$/;"	v
regs	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	reg [`REG_BUS] 	regs[0:`REG_NUM-1];$/;"	r
removeNode	.\TEMU\temu\src\monitor\watchpoint.c	/^int removeNode(int id) {$/;"	f
reset_a	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  task reset_a (input reg reset);$/;"	t
reset_a	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  task reset_a (input reg reset);$/;"	t
reset_b	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  task reset_b (input reg reset);$/;"	t
reset_b	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  task reset_b (input reg reset);$/;"	t
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\inst_rom.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\inst_rom.sh	/^reset_run()$/;"	f
reset_run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^reset_run()$/;"	f
reseta_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   reseta_i;$/;"	n
reseta_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   reseta_i;$/;"	n
resetb_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   resetb_i;$/;"	n
resetb_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   resetb_i;$/;"	n
restart	.\TEMU\temu\src\monitor\monitor.c	/^void restart() {$/;"	f
reversed_1	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t reversed_1 : 2;$/;"	m	struct:__anon7::__anon8
reversed_1	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t reversed_1 : 6;$/;"	m	struct:__anon9::__anon10
reversed_2	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t reversed_2 : 1;$/;"	m	struct:__anon7::__anon8
reversed_2	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t reversed_2 : 6;$/;"	m	struct:__anon9::__anon10
reversed_3	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t reversed_3 : 14;$/;"	m	struct:__anon7::__anon8
reversed_3	.\TEMU\temu\include\cpu\reg.h	/^		uint32_t reversed_3 : 9;$/;"	m	struct:__anon9::__anon10
rl_gets	.\TEMU\temu\src\monitor\ui.c	/^char* rl_gets() {$/;"	f
row	.\TEMU\temu\src\memory\dram.c	/^		uint32_t row	: ROW_WIDTH;$/;"	m	struct:__anon16::__anon17	file:
row_idx	.\TEMU\temu\src\memory\dram.c	/^	int32_t row_idx;$/;"	m	struct:__anon18	file:
rowbufs	.\TEMU\temu\src\memory\dram.c	/^RB rowbufs[NR_RANK][NR_BANK];$/;"	v
rs	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [4 :0] rs   = id_inst[25:21];$/;"	n
rst_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                              rst_i;$/;"	n
rst_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                              rst_i;$/;"	n
rsta	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input rsta;$/;"	p
rsta	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input rsta;$/;"	p
rsta_busy	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output rsta_busy;$/;"	p
rsta_busy	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output rsta_busy;$/;"	p
rsta_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg                       rsta_in;$/;"	r
rsta_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg                       rsta_in;$/;"	r
rsta_outp_stage	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   rsta_outp_stage;$/;"	n
rsta_outp_stage	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   rsta_outp_stage;$/;"	n
rstb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input rstb;$/;"	p
rstb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input rstb;$/;"	p
rstb_busy	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output rstb_busy;$/;"	p
rstb_busy	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output rstb_busy;$/;"	p
rstb_busy	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                      rstb_busy, $/;"	p
rstb_busy	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                      rstb_busy, $/;"	p
rstb_outp_stage	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                   rstb_outp_stage;$/;"	n
rstb_outp_stage	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                   rstb_outp_stage;$/;"	n
rt	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [4 :0] rt   = id_inst[20:16];$/;"	n
rtsel	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire rtsel  = (inst_alu_imm | inst_lmem | inst_smem);$/;"	n
rule	.\TEMU\temu\src\monitor\expr.c	/^static struct rule {$/;"	s	file:
rules	.\TEMU\temu\src\monitor\expr.c	/^} rules[] = {$/;"	v	typeref:struct:rule	file:
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\inst_rom.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\inst_rom.sh	/^run()$/;"	f
run	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^run()$/;"	f
s0	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s0;$/;"	m	struct:pt_regs
s0	.\TEMU\mips_sc\src\include\asm\regdef.h	20;"	d
s0	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s1	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s1;$/;"	m	struct:pt_regs
s1	.\TEMU\mips_sc\src\include\asm\regdef.h	21;"	d
s1	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s2	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s2;$/;"	m	struct:pt_regs
s2	.\TEMU\mips_sc\src\include\asm\regdef.h	22;"	d
s2	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s3	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s3;$/;"	m	struct:pt_regs
s3	.\TEMU\mips_sc\src\include\asm\regdef.h	23;"	d
s3	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s4	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s4;$/;"	m	struct:pt_regs
s4	.\TEMU\mips_sc\src\include\asm\regdef.h	24;"	d
s4	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s5	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s5;$/;"	m	struct:pt_regs
s5	.\TEMU\mips_sc\src\include\asm\regdef.h	25;"	d
s5	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s6	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s6;$/;"	m	struct:pt_regs
s6	.\TEMU\mips_sc\src\include\asm\regdef.h	26;"	d
s6	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s7	.\TEMU\mips_sc\src\include\asm\context.h	/^	int s7;$/;"	m	struct:pt_regs
s7	.\TEMU\mips_sc\src\include\asm\regdef.h	27;"	d
s7	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t s0, s1, s2, s3, s4, s5, s6, s7;$/;"	m	struct:__anon11::__anon12::__anon14
s8	.\TEMU\mips_sc\src\include\asm\regdef.h	34;"	d
s_aclk	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_aclk;$/;"	p
s_aclk	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_aclk;$/;"	p
s_aresetn	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_aresetn;$/;"	p
s_aresetn	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_aresetn;$/;"	p
s_aresetn	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aresetn,$/;"	p
s_aresetn	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_aresetn,$/;"	p
s_aresetn_a_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire s_aresetn_a_c;$/;"	n
s_aresetn_a_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire s_aresetn_a_c;$/;"	n
s_axi_araddr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [31:0]s_axi_araddr;$/;"	p
s_axi_araddr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [31:0]s_axi_araddr;$/;"	p
s_axi_araddr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_araddr,$/;"	p
s_axi_araddr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_araddr,$/;"	p
s_axi_araddr_out_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0] s_axi_araddr_out_c;$/;"	n
s_axi_araddr_out_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRB_WIDTH-1:0] s_axi_araddr_out_c;$/;"	n
s_axi_arburst	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [1:0]s_axi_arburst;$/;"	p
s_axi_arburst	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [1:0]s_axi_arburst;$/;"	p
s_axi_arid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [3:0]s_axi_arid;$/;"	p
s_axi_arid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [3:0]s_axi_arid;$/;"	p
s_axi_arlen	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [7:0]s_axi_arlen;$/;"	p
s_axi_arlen	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [7:0]s_axi_arlen;$/;"	p
s_axi_arlen_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0] s_axi_arlen_c ;$/;"	n
s_axi_arlen_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [7:0] s_axi_arlen_c ;$/;"	n
s_axi_arready	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_arready;$/;"	p
s_axi_arready	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_arready;$/;"	p
s_axi_arsize	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [2:0]s_axi_arsize;$/;"	p
s_axi_arsize	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [2:0]s_axi_arsize;$/;"	p
s_axi_arsize	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_arsize,$/;"	p
s_axi_arsize	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_arsize,$/;"	p
s_axi_arvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_arvalid;$/;"	p
s_axi_arvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_arvalid;$/;"	p
s_axi_arvalid	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_arvalid,$/;"	p
s_axi_arvalid	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_arvalid,$/;"	p
s_axi_awaddr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [31:0]s_axi_awaddr;$/;"	p
s_axi_awaddr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [31:0]s_axi_awaddr;$/;"	p
s_axi_awaddr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_awaddr,$/;"	p
s_axi_awaddr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [31:0]                 s_axi_awaddr,$/;"	p
s_axi_awaddr_out_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0] s_axi_awaddr_out_c;$/;"	n
s_axi_awaddr_out_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_ADDRA_WIDTH-1:0] s_axi_awaddr_out_c;$/;"	n
s_axi_awburst	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [1:0]s_axi_awburst;$/;"	p
s_axi_awburst	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [1:0]s_axi_awburst;$/;"	p
s_axi_awid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [3:0]s_axi_awid;$/;"	p
s_axi_awid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [3:0]s_axi_awid;$/;"	p
s_axi_awlen	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [7:0]s_axi_awlen;$/;"	p
s_axi_awlen	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [7:0]s_axi_awlen;$/;"	p
s_axi_awready	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_awready;$/;"	p
s_axi_awready	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_awready;$/;"	p
s_axi_awsize	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [2:0]s_axi_awsize;$/;"	p
s_axi_awsize	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [2:0]s_axi_awsize;$/;"	p
s_axi_awsize	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_awsize,$/;"	p
s_axi_awsize	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [2:0]                  s_axi_awsize,$/;"	p
s_axi_awvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_awvalid;$/;"	p
s_axi_awvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_awvalid;$/;"	p
s_axi_awvalid	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_awvalid,$/;"	p
s_axi_awvalid	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_awvalid,$/;"	p
s_axi_bid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [3:0]s_axi_bid;$/;"	p
s_axi_bid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [3:0]s_axi_bid;$/;"	p
s_axi_bready	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_bready;$/;"	p
s_axi_bready	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_bready;$/;"	p
s_axi_bready	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_bready,$/;"	p
s_axi_bready	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_bready,$/;"	p
s_axi_bresp	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [1:0]s_axi_bresp;$/;"	p
s_axi_bresp	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [1:0]s_axi_bresp;$/;"	p
s_axi_bresp	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_bresp,$/;"	p
s_axi_bresp	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_bresp,$/;"	p
s_axi_bvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_bvalid;$/;"	p
s_axi_bvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_bvalid;$/;"	p
s_axi_dbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_dbiterr;$/;"	p
s_axi_dbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_dbiterr;$/;"	p
s_axi_injectdbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_injectdbiterr;$/;"	p
s_axi_injectdbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_injectdbiterr;$/;"	p
s_axi_injectsbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_injectsbiterr;$/;"	p
s_axi_injectsbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_injectsbiterr;$/;"	p
s_axi_injectsbiterr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectsbiterr,$/;"	p
s_axi_injectsbiterr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_injectsbiterr,$/;"	p
s_axi_payload_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] s_axi_payload_c;$/;"	n
s_axi_payload_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_PAYLOAD-1 : 0] s_axi_payload_c;$/;"	n
s_axi_rd_en_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rd_en_c;$/;"	n
s_axi_rd_en_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rd_en_c;$/;"	n
s_axi_rdaddrecc	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [10:0]s_axi_rdaddrecc;$/;"	p
s_axi_rdaddrecc	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [10:0]s_axi_rdaddrecc;$/;"	p
s_axi_rdaddrecc	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]    s_axi_rdaddrecc $/;"	p
s_axi_rdaddrecc	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_ADDRB_WIDTH-1:0]    s_axi_rdaddrecc $/;"	p
s_axi_rdata	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [31:0]s_axi_rdata;$/;"	p
s_axi_rdata	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [31:0]s_axi_rdata;$/;"	p
s_axi_rdata_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1 : 0] s_axi_rdata_c;$/;"	n
s_axi_rdata_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WRITE_WIDTH_B-1 : 0] s_axi_rdata_c;$/;"	n
s_axi_rid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [3:0]s_axi_rid;$/;"	p
s_axi_rid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [3:0]s_axi_rid;$/;"	p
s_axi_rid	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_rid,$/;"	p
s_axi_rid	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [C_AXI_ID_WIDTH-1:0]   s_axi_rid,$/;"	p
s_axi_rid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1 : 0] s_axi_rid_c;$/;"	n
s_axi_rid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_AXI_ID_WIDTH-1 : 0] s_axi_rid_c;$/;"	n
s_axi_rlast	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_rlast;$/;"	p
s_axi_rlast	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_rlast;$/;"	p
s_axi_rlast_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rlast_c;$/;"	n
s_axi_rlast_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rlast_c;$/;"	n
s_axi_rready	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_rready;$/;"	p
s_axi_rready	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_rready;$/;"	p
s_axi_rready_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rready_c;$/;"	n
s_axi_rready_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rready_c;$/;"	n
s_axi_rresp	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output [1:0]s_axi_rresp;$/;"	p
s_axi_rresp	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output [1:0]s_axi_rresp;$/;"	p
s_axi_rresp	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_rresp,$/;"	p
s_axi_rresp	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output [1:0]                  s_axi_rresp,$/;"	p
s_axi_rresp_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] s_axi_rresp_c;$/;"	n
s_axi_rresp_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [1:0] s_axi_rresp_c;$/;"	n
s_axi_rvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_rvalid;$/;"	p
s_axi_rvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_rvalid;$/;"	p
s_axi_rvalid	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rvalid,$/;"	p
s_axi_rvalid	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_rvalid,$/;"	p
s_axi_rvalid_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rvalid_c;$/;"	n
s_axi_rvalid_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_rvalid_c;$/;"	n
s_axi_sbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_sbiterr;$/;"	p
s_axi_sbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_sbiterr;$/;"	p
s_axi_sbiterr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_sbiterr,$/;"	p
s_axi_sbiterr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_sbiterr,$/;"	p
s_axi_wdata	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [31:0]s_axi_wdata;$/;"	p
s_axi_wdata	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [31:0]s_axi_wdata;$/;"	p
s_axi_wdata	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WRITE_WIDTH_A-1:0]  s_axi_wdata,$/;"	p
s_axi_wdata	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input  [C_WRITE_WIDTH_A-1:0]  s_axi_wdata,$/;"	p
s_axi_wlast	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_wlast;$/;"	p
s_axi_wlast	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_wlast;$/;"	p
s_axi_wlast	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wlast,$/;"	p
s_axi_wlast	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                         s_axi_wlast,$/;"	p
s_axi_wr_en_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_wr_en_c;$/;"	n
s_axi_wr_en_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire s_axi_wr_en_c;$/;"	n
s_axi_wready	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output s_axi_wready;$/;"	p
s_axi_wready	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output s_axi_wready;$/;"	p
s_axi_wready	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_wready,$/;"	p
s_axi_wready	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                        s_axi_wready,$/;"	p
s_axi_wstrb	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [0:0]s_axi_wstrb;$/;"	p
s_axi_wstrb	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [0:0]s_axi_wstrb;$/;"	p
s_axi_wvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input s_axi_wvalid;$/;"	p
s_axi_wvalid	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input s_axi_wvalid;$/;"	p
sa	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire [4 :0] sa   = id_inst[10: 6];$/;"	n
sb	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(sb);$/;"	v
sbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  output sbiterr;$/;"	p
sbiterr	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  output sbiterr;$/;"	p
sbiterr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   output                      sbiterr,$/;"	p
sbiterr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   output                      sbiterr,$/;"	p
sbiterr_arr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sbiterr_arr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sbiterr_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                              sbiterr_i    = 0;$/;"	r
sbiterr_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_i;$/;"	n
sbiterr_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                              sbiterr_i    = 0;$/;"	r
sbiterr_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_i;$/;"	n
sbiterr_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_in;$/;"	r
sbiterr_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                      sbiterr_in;$/;"	r
sbiterr_regs	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] sbiterr_regs;$/;"	r
sbiterr_regs	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [REG_STAGES-1:0] sbiterr_regs;$/;"	r
sbiterr_sdp	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_sdp;$/;"	n
sbiterr_sdp	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire                     sbiterr_sdp;$/;"	n
scaled_addra_to_raddra_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddra_width;$/;"	r
scaled_addra_to_raddra_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddra_width;$/;"	r
scaled_addra_to_raddrb_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddrb_width;$/;"	r
scaled_addra_to_raddrb_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_raddrb_width;$/;"	r
scaled_addra_to_waddra_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddra_width;$/;"	r
scaled_addra_to_waddra_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddra_width;$/;"	r
scaled_addra_to_waddrb_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddrb_width;$/;"	r
scaled_addra_to_waddrb_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addra_to_waddrb_width;$/;"	r
scaled_addrb_to_raddra_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddra_width;$/;"	r
scaled_addrb_to_raddra_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddra_width;$/;"	r
scaled_addrb_to_raddrb_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddrb_width;$/;"	r
scaled_addrb_to_raddrb_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_raddrb_width;$/;"	r
scaled_addrb_to_waddra_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddra_width;$/;"	r
scaled_addrb_to_waddra_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddra_width;$/;"	r
scaled_addrb_to_waddrb_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddrb_width;$/;"	r
scaled_addrb_to_waddrb_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer scaled_addrb_to_waddrb_width;$/;"	r
seg_rep	.\utils\disassembler\mipsdef.py	/^seg_rep = [$/;"	v
set_base	.\utils\assembler\asmgen.py	/^    def set_base(self, addr):$/;"	m	class:SegmentManager
set_base	.\utils\assembler\converter.py	/^    def set_base(self, addr):$/;"	m	class:SegmentManager
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\inst_rom.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\inst_rom.sh	/^setup()$/;"	f
setup	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^setup()$/;"	f
sext	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire sext   = (inst_imm_sign | inst_lmem | inst_smem);$/;"	n
sh	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(sh);$/;"	v
shift_type	.\utils\assembler\mipsdef.py	/^shift_type = [$/;"	v
shiftres	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    wire [`REG_BUS       ]      shiftres;       \/\/ 保存移位运算结果$/;"	n
shutdown	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input shutdown;$/;"	p
shutdown	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input shutdown;$/;"	p
shutdown	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       shutdown,$/;"	p
shutdown	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       shutdown,$/;"	p
simm	.\TEMU\temu\include\cpu\operand.h	/^		int32_t simm;$/;"	m	union:__anon3::__anon4
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^simulate()$/;"	f
simulate	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^simulate()$/;"	f
single_trans_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire single_trans_c; $/;"	n
single_trans_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire single_trans_c; $/;"	n
single_type	.\utils\assembler\mipsdef.py	/^single_type = [$/;"	v
sleep	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input sleep;$/;"	p
sleep	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input sleep;$/;"	p
sleep	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input                       sleep,$/;"	p
sleep	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input                       sleep,$/;"	p
sll	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(sll);$/;"	v
slt	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(slt);$/;"	v
slti	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(slti);$/;"	v
sltiu	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(sltiu);$/;"	v
sltu	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(sltu);$/;"	v
softecc_dbiterr_arr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_dbiterr_arr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_sbiterr_arr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_sbiterr_arr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg                 softecc_sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sp	.\TEMU\mips_sc\src\include\asm\regdef.h	33;"	d
sp	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
sra	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(sra);$/;"	v
srav	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(srav);$/;"	v
src1	.\TEMU\temu\include\cpu\operand.h	/^	Operand src1, src2, dest;$/;"	m	struct:__anon5
src2	.\TEMU\temu\include\cpu\operand.h	/^	Operand src1, src2, dest;$/;"	m	struct:__anon5
srl	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(srl);$/;"	v
status	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    integer status;$/;"	r
status	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer                  status;$/;"	r
status	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    integer status;$/;"	r
status	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer                  status;$/;"	r
status	.\TEMU\mips_sc\src\include\asm\context.h	/^	int status;$/;"	m	struct:pt_regs
status	.\TEMU\temu\include\cpu\reg.h	/^	Status status;$/;"	m	struct:CP0
str	.\TEMU\temu\include\macro.h	5;"	d
str	.\TEMU\temu\src\monitor\expr.c	/^	char str[64];$/;"	m	struct:token	file:
str_temp	.\TEMU\temu\include\macro.h	4;"	d
struct	.\utils\disassembler\disasm.py	/^import sys, os, struct$/;"	i
sub	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(sub);$/;"	v
subu	.\TEMU\temu\include\cpu\r-type.h	/^make_helper(subu);$/;"	v
sw	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(sw);$/;"	v
switch	.\utils\assembler\asmgen.py	/^    def switch(self, segment: str):$/;"	m	class:SegmentManager
switch	.\utils\assembler\converter.py	/^    def switch(self, segment: str):$/;"	m	class:SegmentManager
sys	.\utils\assembler\mips_asm.py	/^import sys$/;"	i
sys	.\utils\disassembler\disasm.py	/^import sys, os, struct$/;"	i
sys_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  input sys_clk;$/;"	p
sys_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire sys_clk;$/;"	n
sys_clk	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_stub.v	/^  input sys_clk;$/;"	p
sys_clk_200M_n	.\Soc\MiniMIPS32.srcs\sim_1\new\MiniMIPS32_SYS_tb.v	/^	reg sys_clk_200M_n;$/;"	r
sys_clk_200M_p	.\Soc\MiniMIPS32.srcs\sim_1\new\MiniMIPS32_SYS_tb.v	/^	reg sys_clk_200M_p;$/;"	r
sys_clk_clkdiv	.\Soc\MiniMIPS32.cache\ip\2019.2\3a1672f16b383f36\clkdiv_sim_netlist.v	/^  wire sys_clk_clkdiv;$/;"	n
sys_rst_n	.\Soc\MiniMIPS32.srcs\sim_1\new\MiniMIPS32_SYS_tb.v	/^	reg sys_rst_n;$/;"	r
syscall	.\TEMU\temu\include\cpu\trap.h	/^make_helper(syscall);$/;"	v
t0	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t0;$/;"	m	struct:pt_regs
t0	.\TEMU\mips_sc\src\include\asm\regdef.h	12;"	d
t0	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t1	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t1;$/;"	m	struct:pt_regs
t1	.\TEMU\mips_sc\src\include\asm\regdef.h	13;"	d
t1	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t2	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t2;$/;"	m	struct:pt_regs
t2	.\TEMU\mips_sc\src\include\asm\regdef.h	14;"	d
t2	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t3	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t3;$/;"	m	struct:pt_regs
t3	.\TEMU\mips_sc\src\include\asm\regdef.h	15;"	d
t3	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t4	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t4;$/;"	m	struct:pt_regs
t4	.\TEMU\mips_sc\src\include\asm\regdef.h	16;"	d
t4	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t5	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t5;$/;"	m	struct:pt_regs
t5	.\TEMU\mips_sc\src\include\asm\regdef.h	17;"	d
t5	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t6	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t6;$/;"	m	struct:pt_regs
t6	.\TEMU\mips_sc\src\include\asm\regdef.h	18;"	d
t6	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t7	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t7;$/;"	m	struct:pt_regs
t7	.\TEMU\mips_sc\src\include\asm\regdef.h	19;"	d
t7	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t0, t1, t2, t3, t4, t5, t6, t7;$/;"	m	struct:__anon11::__anon12::__anon14
t8	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t8;$/;"	m	struct:pt_regs
t8	.\TEMU\mips_sc\src\include\asm\regdef.h	28;"	d
t8	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
t9	.\TEMU\mips_sc\src\include\asm\context.h	/^	int t9;$/;"	m	struct:pt_regs
t9	.\TEMU\mips_sc\src\include\asm\regdef.h	29;"	d
t9	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t t8, t9, k1, k2, gp, sp, fp, ra;$/;"	m	struct:__anon11::__anon12::__anon14
temp_mem_array	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      temp_mem_array [0:MAX_DEPTH-1];$/;"	r
temp_mem_array	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg [MIN_WIDTH-1:0]      temp_mem_array [0:MAX_DEPTH-1];$/;"	r
temu_state	.\TEMU\temu\src\monitor\cpu-exec.c	/^int temu_state = STOP;$/;"	v
temu_trap	.\TEMU\temu\include\cpu\special.h	/^make_helper(temu_trap);$/;"	v
test_empty	.\utils\assembler\test_converter.py	/^    def test_empty(self):$/;"	m	class:TestCoeConverter
test_normal_1	.\utils\assembler\test_converter.py	/^    def test_normal_1(self):$/;"	m	class:TestCoeConverter
test_normal_2	.\utils\assembler\test_converter.py	/^    def test_normal_2(self):$/;"	m	class:TestCoeConverter
tmp	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  reg tmp;$/;"	r
tmp	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  reg tmp;$/;"	r
token	.\TEMU\temu\src\monitor\expr.c	/^typedef struct token {$/;"	s	file:
token_type	.\TEMU\temu\src\monitor\expr.c	/^	int token_type;$/;"	m	struct:rule	file:
tokens	.\TEMU\temu\src\monitor\expr.c	/^Token tokens[64];$/;"	v
total_bytes	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes              = 0;$/;"	r
total_bytes	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes              = 0;$/;"	r
total_bytes_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes_c            = 0;$/;"	r
total_bytes_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer total_bytes_c            = 0;$/;"	r
trap_type	.\utils\assembler\mipsdef.py	/^trap_type = [$/;"	v
true	.\TEMU\temu\include\common.h	26;"	d
type	.\TEMU\temu\include\cpu\operand.h	/^	uint32_t type;$/;"	m	struct:__anon3
type	.\TEMU\temu\src\monitor\expr.c	/^	int type;$/;"	m	struct:token	file:
ui_mainloop	.\TEMU\temu\src\monitor\ui.c	/^void ui_mainloop() {$/;"	f
unalign	.\TEMU\temu\include\common.h	/^} unalign;$/;"	t	typeref:union:__anon1
unalign_rw	.\TEMU\temu\include\macro.h	13;"	d
unique	.\utils\assembler\seg_def.py	/^from enum import Enum, unique$/;"	i
unique	.\utils\disassembler\mipsdef.py	/^from enum import Enum, unique$/;"	i
unittest	.\utils\assembler\test_converter.py	/^import unittest$/;"	i
update	.\utils\assembler\asmgen.py	/^    def update(self, inst: str):$/;"	m	class:AsmGenerator
update	.\utils\assembler\converter.py	/^    def update(self, inst: str):$/;"	m	class:AsmGenerator
upper	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    wire upper  = (inst_lui);$/;"	n
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\activehdl\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\ies\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\modelsim\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\questa\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\riviera\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\vcs\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xcelium\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\clkdiv\xsim\clkdiv.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\activehdl\inst_rom.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\ies\inst_rom.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\modelsim\inst_rom.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\questa\inst_rom.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\riviera\inst_rom.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\vcs\inst_rom.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xcelium\inst_rom.sh	/^usage()$/;"	f
usage	.\Soc\MiniMIPS32.ip_user_files\sim_scripts\inst_rom\xsim\inst_rom.sh	/^usage()$/;"	f
v0	.\TEMU\mips_sc\src\include\asm\context.h	/^	int v0;$/;"	m	struct:pt_regs
v0	.\TEMU\mips_sc\src\include\asm\regdef.h	6;"	d
v0	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
v1	.\TEMU\mips_sc\src\include\asm\context.h	/^	int v1;$/;"	m	struct:pt_regs
v1	.\TEMU\mips_sc\src\include\asm\regdef.h	7;"	d
v1	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
val	.\TEMU\temu\include\cpu\operand.h	/^	uint32_t val;$/;"	m	struct:__anon3
val	.\TEMU\temu\include\cpu\reg.h	/^	uint32_t val;$/;"	m	union:__anon7
val	.\TEMU\temu\include\cpu\reg.h	/^	uint32_t val;$/;"	m	union:__anon9
valid	.\TEMU\temu\src\memory\dram.c	/^	bool valid;$/;"	m	struct:__anon18	file:
w_last_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    input w_last_c;$/;"	p
w_last_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
w_last_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire w_last_c                 ;$/;"	n
w_last_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    input w_last_c;$/;"	p
w_last_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
w_last_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire w_last_c                 ;$/;"	n
w_ready_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c; $/;"	n
w_ready_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c;$/;"	n
w_ready_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c; $/;"	n
w_ready_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_c;$/;"	n
w_ready_r_7	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_7;$/;"	n
w_ready_r_7	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_7;$/;"	n
w_ready_r_8	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_8; $/;"	n
w_ready_r_8	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire w_ready_r_8; $/;"	n
watchpoint	.\TEMU\temu\include\monitor\watchpoint.h	/^typedef struct watchpoint {$/;"	s
wb_dreg_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS       ] wb_dreg_i;$/;"	n
wb_stage	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^module wb_stage($/;"	m
wb_wa_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] wb_wa_i;$/;"	n
wb_wa_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_ADDR_BUS  ] wb_wa_o;$/;"	n
wb_wd_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire [`REG_BUS       ] wb_wd_o;$/;"	n
wb_wreg_i	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   wb_wreg_i;$/;"	n
wb_wreg_o	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    wire 				   wb_wreg_o;$/;"	n
wea	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [0:0]wea;$/;"	p
wea	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [0:0]wea;$/;"	p
wea	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     wea,$/;"	p
wea	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEA_WIDTH-1:0]     wea,$/;"	p
wea_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0] wea_i;$/;"	n
wea_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEA_WIDTH-1:0] wea_i;$/;"	n
wea_in	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WEA_WIDTH-1:0]     wea_in;$/;"	r
wea_in	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   reg [C_WEA_WIDTH-1:0]     wea_in;$/;"	r
web	.\Soc\MiniMIPS32.cache\ip\2019.2\1169ff219aee1052\inst_rom_sim_netlist.v	/^  input [0:0]web;$/;"	p
web	.\Soc\MiniMIPS32.cache\ip\2019.2\85fa3d15b8beb5df\inst_rom_sim_netlist.v	/^  input [0:0]web;$/;"	p
web	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     web,$/;"	p
web	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^   input [C_WEB_WIDTH-1:0]     web,$/;"	p
web_i	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0] web_i;$/;"	n
web_i	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  wire [C_WEB_WIDTH-1:0] web_i;$/;"	n
welcome	.\TEMU\temu\src\monitor\monitor.c	/^static void welcome() {$/;"	f	file:
width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^      integer width;$/;"	r
width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^      integer width;$/;"	r
wire	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\sim\inst_rom.v	/^input wire [10 : 0] addra;$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\sim\inst_rom.v	/^input wire clka;$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\sim\inst_rom.v	/^input wire ena;$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\sim\inst_rom.v	/^output wire [31 : 0] douta;$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    input  wire                  cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    input  wire                  cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    input  wire [`INST_BUS]      inst$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    output wire                  ice,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32.v	/^    output wire [`INST_ADDR_BUS] iaddr,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^    input wire sys_clk_200M_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^    input wire sys_clk_200M_p,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\MiniMIPS32_SYS.v	/^    input wire sys_rst_n$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire 					exe_wreg_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire                     exe_mreg_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire                     exe_whilo_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`ALUOP_BUS	    ] 	exe_aluop_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`ALUTYPE_BUS	] 	exe_alutype_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`REG_ADDR_BUS 	] 	exe_wa_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`REG_BUS 		] 	exe_src1_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`REG_BUS 		] 	exe_src2_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`REG_BUS       ]   exe_din_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`REG_BUS       ]   hi_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire [`REG_BUS       ]   lo_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    input  wire cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire 					exe_wreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire                     exe_mreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire                     exe_whilo,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire [`ALUOP_BUS	    ] 	exe_aluop_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire [`DOUBLE_REG_BUS]   exe_hilo_o$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire [`REG_ADDR_BUS 	] 	exe_wa_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire [`REG_BUS 		] 	exe_wd_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exe_stage.v	/^    output wire [`REG_BUS]          exe_din_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire 				cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire 				cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire                   exe_mreg,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire                   exe_whilo,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire                   exe_wreg,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire [`ALUOP_BUS   ]   exe_aluop,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire [`DOUBLE_REG_BUS] exe_hilo,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire [`REG_ADDR_BUS]   exe_wa,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire [`REG_BUS 	  ]   exe_wd,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\exemem_reg.v	/^    input  wire [`REG_BUS     ]   exe_din,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^    input wire cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^    input wire cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^    input wire we,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^    input wire[`REG_BUS] hi_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\hilo.v	/^    input wire[`REG_BUS] lo_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    input  wire                    cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    input  wire [`INST_ADDR_BUS]    id_pc_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    input  wire [`INST_BUS     ]    id_inst_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    input  wire [`REG_BUS      ]    rd1,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    input  wire [`REG_BUS      ]    rd2,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire                     id_mreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire                     id_whilo_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire                     id_wreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire                     rreg1,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire                     rreg2,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`ALUOP_BUS    ]    id_aluop_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`ALUTYPE_BUS  ]    id_alutype_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`DATA_BUS     ]    id_din_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`REG_ADDR_BUS ]    id_wa_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`REG_ADDR_BUS ]    ra1,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`REG_ADDR_BUS ]    ra2$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`REG_BUS      ]    id_retaddr_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`REG_BUS      ]    id_src1_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\id_stage.v	/^    output wire [`REG_BUS      ]    id_src2_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire 				  cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire 				  cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire                   id_mreg,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire                   id_whilo,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire                   id_wreg,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire [`ALUOP_BUS    ]  id_aluop,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire [`ALUTYPE_BUS  ]  id_alutype,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire [`DATA_BUS     ]  id_din,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire [`REG_ADDR_BUS ]  id_wa,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire [`REG_BUS      ]  id_src1,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\idexe_reg.v	/^    input  wire [`REG_BUS      ]  id_src2,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\if_stage.v	/^    input 	wire 					cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\if_stage.v	/^    input 	wire 					cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\if_stage.v	/^    output 	wire [`INST_ADDR_BUS]	iaddr$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\ifid_reg.v	/^	input  wire 						cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\ifid_reg.v	/^	input  wire 						cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\ifid_reg.v	/^	input  wire [`INST_ADDR_BUS]       if_pc,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire                         mem_mreg_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire                         mem_whilo_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire                         mem_wreg_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire [`ALUOP_BUS     ]       mem_aluop_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire [`DOUBLE_REG_BUS]       mem_hilo_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire [`REG_ADDR_BUS  ]       mem_wa_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire [`REG_BUS       ]       mem_din_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input  wire [`REG_BUS       ]       mem_wd_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    input wire                          cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire                         dce,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire                         mem_mreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire                         mem_whilo_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire                         mem_wreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire [`BSEL_BUS      ]       dre,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire [`DOUBLE_REG_BUS]       mem_hilo_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire [`REG_ADDR_BUS  ]       mem_wa_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire [`REG_BUS       ]       mem_dreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire[`BSEL_BUS       ]       we,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire[`INST_ADDR_BUS  ]       daddr,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\mem_stage.v	/^    output wire[`REG_BUS        ]       din$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire                     cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire                     mem_mreg,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire                     mem_whilo,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire                     mem_wreg,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire [`BSEL_BUS      ]   mem_dre,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire [`DOUBLE_REG_BUS]   mem_hilo,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire [`REG_ADDR_BUS  ]   mem_wa,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^	input  wire [`REG_BUS       ] 	 mem_dreg,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\memwb_reg.v	/^    input  wire                     cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire 				 cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire 				 re1,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire 				 we,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire 			     re2$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire  [`REG_ADDR_BUS] ra1,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire  [`REG_ADDR_BUS] ra2,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire  [`REG_ADDR_BUS] wa,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^	input  wire  [`REG_BUS 	   ] wd,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\regfile.v	/^    input  wire 				 cpu_clk_50M,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^	input  wire                   wb_whilo_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^	input  wire                   wb_wreg_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^	input  wire [`DOUBLE_REG_BUS] wb_hilo_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^	input  wire [`REG_ADDR_BUS  ] wb_wa_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^	input  wire [`REG_BUS       ] wb_dreg_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^	input  wire [`WORD_BUS      ] dm,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^	output wire                   wb_wreg_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    input  wire                   wb_mreg_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    input  wire [`BSEL_BUS      ] wb_dre_i,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    input wire                    cpu_rst_n,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    output wire                   wb_whilo_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    output wire [`DOUBLE_REG_BUS] wb_hilo_o$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    output wire [`REG_ADDR_BUS  ] wb_wa_o,$/;"	p
wire	.\Soc\MiniMIPS32.srcs\sources_1\new\wb_stage.v	/^    output wire [`WORD_BUS      ] wb_wd_o,$/;"	p
wp_free	.\TEMU\temu\src\monitor\watchpoint.c	/^void wp_free(WP *wp) {$/;"	f
wp_pool	.\TEMU\temu\src\monitor\watchpoint.c	/^static WP wp_pool[NR_WP];$/;"	v	file:
wrap_base_addr	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr           = 0;$/;"	r
wrap_base_addr	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr           = 0;$/;"	r
wrap_base_addr_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_c         = 0;$/;"	r
wrap_base_addr_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_c         = 0;$/;"	r
wrap_base_addr_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_r         = 0;$/;"	r
wrap_base_addr_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_base_addr_r         = 0;$/;"	r
wrap_boundary	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary            = 0;$/;"	r
wrap_boundary	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary            = 0;$/;"	r
wrap_boundary_c	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_c          = 0;$/;"	r
wrap_boundary_c	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_c          = 0;$/;"	r
wrap_boundary_r	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_r          = 0;$/;"	r
wrap_boundary_r	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer wrap_boundary_r          = 0;$/;"	r
write_a	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  task write_a$/;"	t
write_a	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  task write_a$/;"	t
write_addr_a_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
write_addr_a_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
write_addr_b_width	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
write_addr_b_width	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
write_b	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^  task write_b$/;"	t
write_b	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^  task write_b$/;"	t
write_netlist_v8_4	.\Soc\MiniMIPS32.ip_user_files\ipstatic\simulation\blk_mem_gen_v8_4.v	/^module write_netlist_v8_4$/;"	m
write_netlist_v8_4	.\Soc\MiniMIPS32.srcs\sources_1\ip\inst_rom\simulation\blk_mem_gen_v8_4.v	/^module write_netlist_v8_4$/;"	m
xori	.\TEMU\temu\include\cpu\i-type.h	/^make_helper(xori);$/;"	v
zero	.\TEMU\mips_sc\src\include\asm\regdef.h	4;"	d
zero	.\TEMU\temu\include\cpu\reg.h	/^			uint32_t zero, at, v0, v1, a0, a1, a2, a3;$/;"	m	struct:__anon11::__anon12::__anon14
