Classic Timing Analyzer report for Final_Project
Fri Jun 09 11:55:16 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'button0'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.945 ns                                       ; play2[2]              ; RSF_1:u1|\p1:winflag1 ; --         ; button0  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.649 ns                                       ; RSF_1:u1|smcount      ; smcount               ; button0    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.291 ns                                      ; play2[1]              ; RSF_1:u1|smcount      ; --         ; button0  ; 0            ;
; Clock Setup: 'button0'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RSF_1:u1|\p1:winflag1 ; RSF_1:u1|\p1:winflag1 ; button0    ; button0  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; button0         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'button0'                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RSF_1:u1|\p1:winflag1 ; RSF_1:u1|\p1:winflag1 ; button0    ; button0  ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+----------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                    ; To Clock ;
+-------+--------------+------------+----------+-----------------------+----------+
; N/A   ; None         ; 3.945 ns   ; play2[2] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.869 ns   ; play1[2] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.458 ns   ; play1[1] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.430 ns   ; play2[0] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.349 ns   ; play1[0] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A   ; None         ; 3.308 ns   ; play2[2] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A   ; None         ; 3.308 ns   ; play2[2] ; RSF_1:u1|smcount      ; button0  ;
; N/A   ; None         ; 3.232 ns   ; play1[2] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A   ; None         ; 3.232 ns   ; play1[2] ; RSF_1:u1|smcount      ; button0  ;
; N/A   ; None         ; 3.167 ns   ; play2[1] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A   ; None         ; 2.823 ns   ; play1[1] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A   ; None         ; 2.821 ns   ; play1[1] ; RSF_1:u1|smcount      ; button0  ;
; N/A   ; None         ; 2.795 ns   ; play2[0] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A   ; None         ; 2.793 ns   ; play2[0] ; RSF_1:u1|smcount      ; button0  ;
; N/A   ; None         ; 2.713 ns   ; play1[0] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A   ; None         ; 2.712 ns   ; play1[0] ; RSF_1:u1|smcount      ; button0  ;
; N/A   ; None         ; 2.531 ns   ; play2[1] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A   ; None         ; 2.530 ns   ; play2[1] ; RSF_1:u1|smcount      ; button0  ;
+-------+--------------+------------+----------+-----------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-----------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To       ; From Clock ;
+-------+--------------+------------+-----------------------+----------+------------+
; N/A   ; None         ; 6.649 ns   ; RSF_1:u1|smcount      ; smcount  ; button0    ;
; N/A   ; None         ; 6.604 ns   ; RSF_1:u1|\p1:led1     ; rsf_led1 ; button0    ;
; N/A   ; None         ; 6.583 ns   ; RSF_1:u1|\p1:winflag1 ; winflag  ; button0    ;
+-------+--------------+------------+-----------------------+----------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+----------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                    ; To Clock ;
+---------------+-------------+-----------+----------+-----------------------+----------+
; N/A           ; None        ; -2.291 ns ; play2[1] ; RSF_1:u1|smcount      ; button0  ;
; N/A           ; None        ; -2.292 ns ; play2[1] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A           ; None        ; -2.452 ns ; play1[1] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A           ; None        ; -2.473 ns ; play1[0] ; RSF_1:u1|smcount      ; button0  ;
; N/A           ; None        ; -2.474 ns ; play1[0] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A           ; None        ; -2.554 ns ; play2[0] ; RSF_1:u1|smcount      ; button0  ;
; N/A           ; None        ; -2.556 ns ; play2[0] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A           ; None        ; -2.569 ns ; play1[0] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A           ; None        ; -2.582 ns ; play1[1] ; RSF_1:u1|smcount      ; button0  ;
; N/A           ; None        ; -2.584 ns ; play1[1] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A           ; None        ; -2.794 ns ; play2[1] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A           ; None        ; -2.993 ns ; play1[2] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A           ; None        ; -2.993 ns ; play1[2] ; RSF_1:u1|smcount      ; button0  ;
; N/A           ; None        ; -2.993 ns ; play1[2] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A           ; None        ; -3.054 ns ; play2[0] ; RSF_1:u1|\p1:winflag1 ; button0  ;
; N/A           ; None        ; -3.069 ns ; play2[2] ; RSF_1:u1|\p1:led1     ; button0  ;
; N/A           ; None        ; -3.069 ns ; play2[2] ; RSF_1:u1|smcount      ; button0  ;
; N/A           ; None        ; -3.571 ns ; play2[2] ; RSF_1:u1|\p1:winflag1 ; button0  ;
+---------------+-------------+-----------+----------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 09 11:55:15 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "button0" is an undefined clock
Info: Clock "button0" Internal fmax is restricted to 500.0 MHz between source register "RSF_1:u1|\p1:winflag1" and destination register "RSF_1:u1|\p1:winflag1"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 2; REG Node = 'RSF_1:u1|\p1:winflag1'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 1; COMB Node = 'RSF_1:u1|\p1:winflag1~1'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 2; REG Node = 'RSF_1:u1|\p1:winflag1'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "button0" to destination register is 2.469 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
                Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 2; REG Node = 'RSF_1:u1|\p1:winflag1'
                Info: Total cell delay = 1.472 ns ( 59.62 % )
                Info: Total interconnect delay = 0.997 ns ( 40.38 % )
            Info: - Longest clock path from clock "button0" to source register is 2.469 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
                Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 2; REG Node = 'RSF_1:u1|\p1:winflag1'
                Info: Total cell delay = 1.472 ns ( 59.62 % )
                Info: Total interconnect delay = 0.997 ns ( 40.38 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "RSF_1:u1|\p1:winflag1" (data pin = "play2[2]", clock pin = "button0") is 3.945 ns
    Info: + Longest pin to register delay is 6.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; PIN Node = 'play2[2]'
        Info: 2: + IC(4.423 ns) + CELL(0.272 ns) = 5.532 ns; Loc. = LCCOMB_X17_Y3_N6; Fanout = 2; COMB Node = 'RSF_1:u1|Equal0~0'
        Info: 3: + IC(0.259 ns) + CELL(0.378 ns) = 6.169 ns; Loc. = LCCOMB_X17_Y3_N8; Fanout = 1; COMB Node = 'RSF_1:u1|\p1:winflag1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.324 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 2; REG Node = 'RSF_1:u1|\p1:winflag1'
        Info: Total cell delay = 1.642 ns ( 25.96 % )
        Info: Total interconnect delay = 4.682 ns ( 74.04 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "button0" to destination register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 2; REG Node = 'RSF_1:u1|\p1:winflag1'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
Info: tco from clock "button0" to destination pin "smcount" through register "RSF_1:u1|smcount" is 6.649 ns
    Info: + Longest clock path from clock "button0" to source register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y3_N7; Fanout = 1; REG Node = 'RSF_1:u1|smcount'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N7; Fanout = 1; REG Node = 'RSF_1:u1|smcount'
        Info: 2: + IC(2.124 ns) + CELL(1.962 ns) = 4.086 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'smcount'
        Info: Total cell delay = 1.962 ns ( 48.02 % )
        Info: Total interconnect delay = 2.124 ns ( 51.98 % )
Info: th for register "RSF_1:u1|smcount" (data pin = "play2[1]", clock pin = "button0") is -2.291 ns
    Info: + Longest clock path from clock "button0" to destination register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button0'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button0~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y3_N7; Fanout = 1; REG Node = 'RSF_1:u1|smcount'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.909 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 3; PIN Node = 'play2[1]'
        Info: 2: + IC(3.773 ns) + CELL(0.154 ns) = 4.754 ns; Loc. = LCCOMB_X17_Y3_N6; Fanout = 2; COMB Node = 'RSF_1:u1|Equal0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.909 ns; Loc. = LCFF_X17_Y3_N7; Fanout = 1; REG Node = 'RSF_1:u1|smcount'
        Info: Total cell delay = 1.136 ns ( 23.14 % )
        Info: Total interconnect delay = 3.773 ns ( 76.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Fri Jun 09 11:55:16 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


