Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 17 19:39:43 2026
| Host         : PTO0423 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.484ns  (logic 7.799ns (42.191%)  route 10.686ns (57.809%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=20, routed)          3.277     4.738    sws_IBUF[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  leds_OBUF[11]_inst_i_36/O
                         net (fo=2, routed)           0.808     5.670    leds_OBUF[11]_inst_i_36_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.794 r  leds_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.794    leds_OBUF[11]_inst_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.344 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.344    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.678 r  leds_OBUF[11]_inst_i_12/O[1]
                         net (fo=2, routed)           0.974     7.652    leds_OBUF[11]_inst_i_12_n_6
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.331     7.983 r  leds_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.855    leds_OBUF[11]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.332     9.187 r  leds_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     9.187    leds_OBUF[11]_inst_i_8_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.585 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.585    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.919 r  leds_OBUF[15]_inst_i_4/O[1]
                         net (fo=1, routed)           0.816    10.736    result0[13]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.303    11.039 r  leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.938    14.977    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    18.484 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.484    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.478ns  (logic 7.795ns (42.185%)  route 10.683ns (57.815%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=20, routed)          3.277     4.738    sws_IBUF[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  leds_OBUF[11]_inst_i_36/O
                         net (fo=2, routed)           0.808     5.670    leds_OBUF[11]_inst_i_36_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.794 r  leds_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.794    leds_OBUF[11]_inst_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.344 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.344    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.678 r  leds_OBUF[11]_inst_i_12/O[1]
                         net (fo=2, routed)           0.974     7.652    leds_OBUF[11]_inst_i_12_n_6
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.331     7.983 r  leds_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.855    leds_OBUF[11]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.332     9.187 r  leds_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     9.187    leds_OBUF[11]_inst_i_8_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.585 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.585    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.898 r  leds_OBUF[15]_inst_i_4/O[3]
                         net (fo=1, routed)           0.426    10.324    result0[15]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.306    10.630 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.326    14.956    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    18.478 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.478    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.947ns  (logic 7.711ns (42.964%)  route 10.236ns (57.036%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=20, routed)          3.277     4.738    sws_IBUF[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  leds_OBUF[11]_inst_i_36/O
                         net (fo=2, routed)           0.808     5.670    leds_OBUF[11]_inst_i_36_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.794 r  leds_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.794    leds_OBUF[11]_inst_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.344 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.344    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.678 r  leds_OBUF[11]_inst_i_12/O[1]
                         net (fo=2, routed)           0.974     7.652    leds_OBUF[11]_inst_i_12_n_6
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.331     7.983 r  leds_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.855    leds_OBUF[11]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.332     9.187 r  leds_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     9.187    leds_OBUF[11]_inst_i_8_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.585 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.585    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.824 r  leds_OBUF[15]_inst_i_4/O[2]
                         net (fo=1, routed)           0.812    10.636    result0[14]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.302    10.938 r  leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.494    14.431    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    17.947 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.947    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.899ns  (logic 7.693ns (42.982%)  route 10.206ns (57.018%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sws_IBUF[1]_inst/O
                         net (fo=20, routed)          3.277     4.738    sws_IBUF[1]
    SLICE_X42Y22         LUT6 (Prop_lut6_I2_O)        0.124     4.862 r  leds_OBUF[11]_inst_i_36/O
                         net (fo=2, routed)           0.808     5.670    leds_OBUF[11]_inst_i_36_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.794 r  leds_OBUF[11]_inst_i_40/O
                         net (fo=1, routed)           0.000     5.794    leds_OBUF[11]_inst_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.344 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.344    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.678 r  leds_OBUF[11]_inst_i_12/O[1]
                         net (fo=2, routed)           0.974     7.652    leds_OBUF[11]_inst_i_12_n_6
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.331     7.983 r  leds_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.855    leds_OBUF[11]_inst_i_4_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.332     9.187 r  leds_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.000     9.187    leds_OBUF[11]_inst_i_8_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.585 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.585    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.807 r  leds_OBUF[15]_inst_i_4/O[0]
                         net (fo=1, routed)           0.299    10.106    result0[12]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.299    10.405 r  leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.976    14.381    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.899 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.899    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.947ns  (logic 7.524ns (44.397%)  route 9.423ns (55.603%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=19, routed)          3.483     4.947    sws_IBUF[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.071 r  leds_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.555     5.626    leds_OBUF[2]_inst_i_4_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.024 r  leds_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.024    leds_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.358 r  leds_OBUF[11]_inst_i_14/O[1]
                         net (fo=2, routed)           0.727     7.085    leds_OBUF[11]_inst_i_14_n_6
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.329     7.414 r  leds_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.286    leds_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.332     8.618 r  leds_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.618    leds_OBUF[7]_inst_i_8_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.016 r  leds_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    leds_OBUF[7]_inst_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.350 r  leds_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, routed)           0.803    10.153    result0[9]
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.303    10.456 r  leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.983    13.439    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.947 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.947    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.830ns  (logic 7.139ns (42.420%)  route 9.691ns (57.580%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=19, routed)          3.483     4.947    sws_IBUF[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.071 r  leds_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.555     5.626    leds_OBUF[2]_inst_i_4_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.024 r  leds_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.024    leds_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.358 r  leds_OBUF[11]_inst_i_14/O[1]
                         net (fo=2, routed)           0.727     7.085    leds_OBUF[11]_inst_i_14_n_6
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.329     7.414 r  leds_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.286    leds_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.332     8.618 r  leds_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.618    leds_OBUF[7]_inst_i_8_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.970 r  leds_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, routed)           0.824     9.794    result0[7]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.306    10.100 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.229    13.330    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    16.830 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.830    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[3]
                            (input port)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.814ns  (logic 7.724ns (45.937%)  route 9.090ns (54.063%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sws[3] (IN)
                         net (fo=0)                   0.000     0.000    sws[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sws_IBUF[3]_inst/O
                         net (fo=19, routed)          3.113     4.562    sws_IBUF[3]
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.152     4.714 r  leds_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.803     5.516    leds_OBUF[3]_inst_i_21_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.326     5.842 r  leds_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.842    leds_OBUF[3]_inst_i_17_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.243 r  leds_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.243    leds_OBUF[3]_inst_i_13_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.577 r  leds_OBUF[11]_inst_i_11/O[1]
                         net (fo=2, routed)           0.652     7.229    leds_OBUF[11]_inst_i_11_n_6
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.329     7.558 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.092     8.651    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     8.977 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.977    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.557 r  leds_OBUF[11]_inst_i_2/O[2]
                         net (fo=1, routed)           0.590    10.146    result0[10]
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.302    10.448 r  leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.841    13.289    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.814 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.814    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.801ns  (logic 7.405ns (44.075%)  route 9.396ns (55.925%))
  Logic Levels:           10  (CARRY4=4 IBUF=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=19, routed)          3.483     4.947    sws_IBUF[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.071 r  leds_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.555     5.626    leds_OBUF[2]_inst_i_4_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.024 r  leds_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.024    leds_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.358 r  leds_OBUF[11]_inst_i_14/O[1]
                         net (fo=2, routed)           0.727     7.085    leds_OBUF[11]_inst_i_14_n_6
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.329     7.414 r  leds_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.286    leds_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.332     8.618 r  leds_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.618    leds_OBUF[7]_inst_i_8_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.016 r  leds_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    leds_OBUF[7]_inst_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.239 r  leds_OBUF[11]_inst_i_2/O[0]
                         net (fo=1, routed)           0.820    10.059    result0[8]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.299    10.358 r  leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.938    13.297    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.801 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.801    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[3]
                            (input port)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.508ns  (logic 7.766ns (47.046%)  route 8.742ns (52.954%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sws[3] (IN)
                         net (fo=0)                   0.000     0.000    sws[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sws_IBUF[3]_inst/O
                         net (fo=19, routed)          3.113     4.562    sws_IBUF[3]
    SLICE_X45Y19         LUT2 (Prop_lut2_I1_O)        0.152     4.714 r  leds_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.803     5.516    leds_OBUF[3]_inst_i_21_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I1_O)        0.326     5.842 r  leds_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000     5.842    leds_OBUF[3]_inst_i_17_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.243 r  leds_OBUF[3]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.243    leds_OBUF[3]_inst_i_13_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.577 r  leds_OBUF[11]_inst_i_11/O[1]
                         net (fo=2, routed)           0.652     7.229    leds_OBUF[11]_inst_i_11_n_6
    SLICE_X44Y21         LUT3 (Prop_lut3_I1_O)        0.329     7.558 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.092     8.651    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     8.977 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     8.977    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.617 r  leds_OBUF[11]_inst_i_2/O[3]
                         net (fo=1, routed)           0.426    10.043    result0[11]
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.306    10.349 r  leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.655    13.004    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    16.508 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.508    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.488ns  (logic 7.037ns (42.678%)  route 9.452ns (57.322%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=19, routed)          3.483     4.947    sws_IBUF[2]
    SLICE_X44Y19         LUT4 (Prop_lut4_I2_O)        0.124     5.071 r  leds_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.555     5.626    leds_OBUF[2]_inst_i_4_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.024 r  leds_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.024    leds_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.358 r  leds_OBUF[11]_inst_i_14/O[1]
                         net (fo=2, routed)           0.727     7.085    leds_OBUF[11]_inst_i_14_n_6
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.329     7.414 r  leds_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.872     8.286    leds_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.332     8.618 r  leds_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.618    leds_OBUF[7]_inst_i_8_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.866 r  leds_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, routed)           0.433     9.299    result0[6]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.302     9.601 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.381    12.982    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.488 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.488    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.467ns (42.492%)  route 1.985ns (57.508%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.031     1.250    btnL_IBUF
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.295 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.954     2.249    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.451 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.451    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.489ns  (logic 1.474ns (42.251%)  route 2.015ns (57.749%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=18, routed)          1.118     1.337    btnR_IBUF
    SLICE_X44Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.382 r  leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.897     2.279    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.489 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.489    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.497ns  (logic 1.530ns (43.753%)  route 1.967ns (56.247%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.007     1.226    btnL_IBUF
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.271 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.635     1.906    leds_OBUF[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.277    segs_n_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.497 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.497    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.508ns  (logic 1.542ns (43.946%)  route 1.966ns (56.054%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.007     1.226    btnL_IBUF
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.271 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.535     1.806    leds_OBUF[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.276    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.508 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.508    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.524ns  (logic 1.469ns (41.705%)  route 2.054ns (58.295%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=18, routed)          1.117     1.336    btnR_IBUF
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.381 r  leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.937     2.318    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.524 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.524    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.527ns  (logic 1.539ns (43.646%)  route 1.988ns (56.354%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.007     1.226    btnL_IBUF
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.271 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.633     1.904    leds_OBUF[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.949 r  segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.297    segs_n_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.527 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.527    segs_n[5]
    W6                                                                r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.546ns  (logic 1.470ns (41.459%)  route 2.076ns (58.541%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.007     1.226    btnL_IBUF
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.271 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.070     2.340    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.546 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.546    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.570ns  (logic 1.469ns (41.152%)  route 2.101ns (58.848%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=18, routed)          1.239     1.458    btnR_IBUF
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.503 r  leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.365    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.570 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.570    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.572ns  (logic 1.546ns (43.269%)  route 2.027ns (56.731%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=18, routed)          1.009     1.228    btnL_IBUF
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.273 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.692     1.965    leds_OBUF[1]
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.045     2.010 r  segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.336    segs_n_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.572 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.572    segs_n[3]
    V8                                                                r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.575ns  (logic 1.474ns (41.222%)  route 2.101ns (58.778%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=18, routed)          1.095     1.314    btnR_IBUF
    SLICE_X46Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.359 r  leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.007     2.365    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.575 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.575    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------





