{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687120346396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687120346397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 17:32:26 2023 " "Processing started: Sun Jun 18 17:32:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687120346397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120346397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioVHDL -c relogioVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioVHDL -c relogioVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120346397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687120346784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687120346784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogiovhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogiovhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogioVHDL-rtc " "Found design unit 1: relogioVHDL-rtc" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356837 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogioVHDL " "Found entity 1: relogioVHDL" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120356837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulotempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulotempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloTempo-rtc " "Found design unit 1: moduloTempo-rtc" {  } { { "moduloTempo.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356839 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloTempo " "Found entity 1: moduloTempo" {  } { { "moduloTempo.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120356839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulocronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloCronometro-rtc " "Found design unit 1: moduloCronometro-rtc" {  } { { "moduloCronometro.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloCronometro.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356840 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloCronometro " "Found entity 1: moduloCronometro" {  } { { "moduloCronometro.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloCronometro.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120356840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduloalarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moduloalarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloAlarme-rtc " "Found design unit 1: moduloAlarme-rtc" {  } { { "moduloAlarme.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356841 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloAlarme " "Found entity 1: moduloAlarme" {  } { { "moduloAlarme.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120356841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timeMemory-rtc " "Found design unit 1: timeMemory-rtc" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356842 ""} { "Info" "ISGN_ENTITY_NAME" "1 timeMemory " "Found entity 1: timeMemory" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120356842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120356842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogioVHDL " "Elaborating entity \"relogioVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687120356872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado relogioVHDL.vhd(161) " "VHDL Process Statement warning at relogioVHDL.vhd(161): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "editaParametro relogioVHDL.vhd(164) " "VHDL Process Statement warning at relogioVHDL.vhd(164): signal \"editaParametro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaAtual relogioVHDL.vhd(173) " "VHDL Process Statement warning at relogioVHDL.vhd(173): signal \"horaAtual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaAtual relogioVHDL.vhd(174) " "VHDL Process Statement warning at relogioVHDL.vhd(174): signal \"horaAtual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAtual relogioVHDL.vhd(175) " "VHDL Process Statement warning at relogioVHDL.vhd(175): signal \"minAtual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAtual relogioVHDL.vhd(176) " "VHDL Process Statement warning at relogioVHDL.vhd(176): signal \"minAtual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaCrono relogioVHDL.vhd(189) " "VHDL Process Statement warning at relogioVHDL.vhd(189): signal \"horaCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaCrono relogioVHDL.vhd(190) " "VHDL Process Statement warning at relogioVHDL.vhd(190): signal \"horaCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356875 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaCrono relogioVHDL.vhd(191) " "VHDL Process Statement warning at relogioVHDL.vhd(191): signal \"horaCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minCrono relogioVHDL.vhd(192) " "VHDL Process Statement warning at relogioVHDL.vhd(192): signal \"minCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minCrono relogioVHDL.vhd(193) " "VHDL Process Statement warning at relogioVHDL.vhd(193): signal \"minCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minCrono relogioVHDL.vhd(195) " "VHDL Process Statement warning at relogioVHDL.vhd(195): signal \"minCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minCrono relogioVHDL.vhd(196) " "VHDL Process Statement warning at relogioVHDL.vhd(196): signal \"minCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segCrono relogioVHDL.vhd(197) " "VHDL Process Statement warning at relogioVHDL.vhd(197): signal \"segCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segCrono relogioVHDL.vhd(198) " "VHDL Process Statement warning at relogioVHDL.vhd(198): signal \"segCrono\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "editaParametro relogioVHDL.vhd(203) " "VHDL Process Statement warning at relogioVHDL.vhd(203): signal \"editaParametro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaAlarme relogioVHDL.vhd(209) " "VHDL Process Statement warning at relogioVHDL.vhd(209): signal \"habilitaAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356876 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaAlarme relogioVHDL.vhd(215) " "VHDL Process Statement warning at relogioVHDL.vhd(215): signal \"horaAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356877 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaAlarme relogioVHDL.vhd(216) " "VHDL Process Statement warning at relogioVHDL.vhd(216): signal \"horaAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356877 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAlarme relogioVHDL.vhd(218) " "VHDL Process Statement warning at relogioVHDL.vhd(218): signal \"minAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356877 "|relogioVHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAlarme relogioVHDL.vhd(219) " "VHDL Process Statement warning at relogioVHDL.vhd(219): signal \"minAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356877 "|relogioVHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloTempo moduloTempo:tempModule " "Elaborating entity \"moduloTempo\" for hierarchy \"moduloTempo:tempModule\"" {  } { { "relogioVHDL.vhd" "tempModule" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687120356905 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaEdicao moduloTempo.vhd(52) " "VHDL Process Statement warning at moduloTempo.vhd(52): signal \"habilitaEdicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moduloTempo.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356907 "|relogioVHDL|moduloTempo:tempModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeMemory moduloTempo:tempModule\|timeMemory:tempMemo " "Elaborating entity \"timeMemory\" for hierarchy \"moduloTempo:tempModule\|timeMemory:tempMemo\"" {  } { { "moduloTempo.vhd" "tempMemo" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687120356907 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min timeMemory.vhd(45) " "VHDL Process Statement warning at timeMemory.vhd(45): signal \"min\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356908 "|relogioVHDL|moduloTempo:tempModule|timeMemory:tempMemo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internalClockHour timeMemory.vhd(56) " "VHDL Process Statement warning at timeMemory.vhd(56): signal \"internalClockHour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356908 "|relogioVHDL|moduloTempo:tempModule|timeMemory:tempMemo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hora timeMemory.vhd(60) " "VHDL Process Statement warning at timeMemory.vhd(60): signal \"hora\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356909 "|relogioVHDL|moduloTempo:tempModule|timeMemory:tempMemo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hourTick timeMemory.vhd(25) " "VHDL Process Statement warning at timeMemory.vhd(25): inferring latch(es) for signal or variable \"hourTick\", which holds its previous value in one or more paths through the process" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687120356909 "|relogioVHDL|moduloTempo:tempModule|timeMemory:tempMemo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hourTick timeMemory.vhd(50) " "Inferred latch for \"hourTick\" at timeMemory.vhd(50)" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120356911 "|relogioVHDL|moduloTempo:tempModule|timeMemory:tempMemo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloAlarme moduloAlarme:alarmModule " "Elaborating entity \"moduloAlarme\" for hierarchy \"moduloAlarme:alarmModule\"" {  } { { "relogioVHDL.vhd" "alarmModule" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687120356918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaAlarme moduloAlarme.vhd(58) " "VHDL Process Statement warning at moduloAlarme.vhd(58): signal \"habilitaAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moduloAlarme.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356919 "|relogioVHDL|moduloAlarme:alarmModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaAtual moduloAlarme.vhd(58) " "VHDL Process Statement warning at moduloAlarme.vhd(58): signal \"horaAtual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moduloAlarme.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356919 "|relogioVHDL|moduloAlarme:alarmModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horaAlarme moduloAlarme.vhd(58) " "VHDL Process Statement warning at moduloAlarme.vhd(58): signal \"horaAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moduloAlarme.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356919 "|relogioVHDL|moduloAlarme:alarmModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minAtual moduloAlarme.vhd(58) " "VHDL Process Statement warning at moduloAlarme.vhd(58): signal \"minAtual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moduloAlarme.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356920 "|relogioVHDL|moduloAlarme:alarmModule"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutoAlarme moduloAlarme.vhd(58) " "VHDL Process Statement warning at moduloAlarme.vhd(58): signal \"minutoAlarme\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moduloAlarme.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687120356920 "|relogioVHDL|moduloAlarme:alarmModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduloCronometro moduloCronometro:cronoModule " "Elaborating entity \"moduloCronometro\" for hierarchy \"moduloCronometro:cronoModule\"" {  } { { "relogioVHDL.vhd" "cronoModule" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687120356932 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "moduloTempo:tempModule\|timeMemory:tempMemo\|hourTick " "LATCH primitive \"moduloTempo:tempModule\|timeMemory:tempMemo\|hourTick\" is permanently disabled" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 26 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1687120357323 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "relogioVHDL.vhd" "Div5" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687120357500 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "relogioVHDL.vhd" "Div3" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687120357500 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "relogioVHDL.vhd" "Div0" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687120357500 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "relogioVHDL.vhd" "Div2" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687120357500 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "relogioVHDL.vhd" "Div6" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 218 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687120357500 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "relogioVHDL.vhd" "Div4" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 197 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687120357500 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "relogioVHDL.vhd" "Div1" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687120357500 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687120357500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687120357529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687120357529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687120357529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687120357529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687120357529 ""}  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687120357529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "G:/QuartusProjects/relogioVHDL/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120357566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120357566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "G:/QuartusProjects/relogioVHDL/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120357575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120357575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "G:/QuartusProjects/relogioVHDL/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120357602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120357602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "G:/QuartusProjects/relogioVHDL/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120357645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120357645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "G:/QuartusProjects/relogioVHDL/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687120357687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120357687 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledsModulos\[2\] VCC " "Pin \"ledsModulos\[2\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|ledsModulos[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsModulos\[1\] VCC " "Pin \"ledsModulos\[1\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|ledsModulos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledsModulos\[0\] VCC " "Pin \"ledsModulos\[0\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|ledsModulos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[7\] VCC " "Pin \"disp0\[7\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[5\] GND " "Pin \"disp0\[5\]\" is stuck at GND" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[4\] GND " "Pin \"disp0\[4\]\" is stuck at GND" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[7\] VCC " "Pin \"disp1\[7\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[5\] VCC " "Pin \"disp1\[5\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[1\] VCC " "Pin \"disp1\[1\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[0\] VCC " "Pin \"disp1\[0\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp2\[7\] VCC " "Pin \"disp2\[7\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[7\] VCC " "Pin \"disp3\[7\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp4\[7\] VCC " "Pin \"disp4\[7\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp5\[7\] VCC " "Pin \"disp5\[7\]\" is stuck at VCC" {  } { { "relogioVHDL.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687120358811 "|relogioVHDL|disp5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687120358811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687120358918 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "moduloTempo:tempModule\|timeMemory:tempMemo\|internalClockHour Low " "Register moduloTempo:tempModule\|timeMemory:tempMemo\|internalClockHour will power up to Low" {  } { { "timeMemory.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/timeMemory.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687120359041 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "moduloTempo:tempModule\|rstHour Low " "Register moduloTempo:tempModule\|rstHour will power up to Low" {  } { { "moduloTempo.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687120359041 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "moduloTempo:tempModule\|minClk Low " "Register moduloTempo:tempModule\|minClk will power up to Low" {  } { { "moduloTempo.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687120359041 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "moduloTempo:tempModule\|rstMin Low " "Register moduloTempo:tempModule\|rstMin will power up to Low" {  } { { "moduloTempo.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687120359041 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "moduloTempo:tempModule\|hourClk Low " "Register moduloTempo:tempModule\|hourClk will power up to Low" {  } { { "moduloTempo.vhd" "" { Text "G:/QuartusProjects/relogioVHDL/moduloTempo.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687120359041 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1687120359041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687120360356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687120360356 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4023 " "Implemented 4023 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687120360515 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687120360515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3965 " "Implemented 3965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687120360515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687120360515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687120360533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 17:32:40 2023 " "Processing ended: Sun Jun 18 17:32:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687120360533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687120360533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687120360533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687120360533 ""}
