<stg><name>fp2div2_503</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:0 %c_0_addr = getelementptr i64 %c_0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="3">
<![CDATA[
entry:4 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="3">
<![CDATA[
entry:4 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64">
<![CDATA[
entry:5 %mask = trunc i64 %c_0_load

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0">
<![CDATA[
entry:6 %call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1, i64 %c_0, i64 %c_1, i1 %mask, i64 %p503_1

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0">
<![CDATA[
entry:6 %call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1, i64 %c_0, i64 %c_1, i1 %mask, i64 %p503_1

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1, i64 %c_1, i64 %c_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="22" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1, i64 %c_1, i64 %c_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:1 %c_0_addr_3 = getelementptr i64 %c_0, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="c_0_addr_3"/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2 %c_1_addr = getelementptr i64 %c_1, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:8 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:12 %c_0_load_3 = load i3 %c_0_addr_3

]]></Node>
<StgValue><ssdm name="c_0_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="27" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:8 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_1_load, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="29" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="63">
<![CDATA[
entry:10 %zext_ln385 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="30" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry:11 %store_ln385 = store i64 %zext_ln385, i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="31" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:12 %c_0_load_3 = load i3 %c_0_addr_3

]]></Node>
<StgValue><ssdm name="c_0_load_3"/></StgValue>
</operation>

<operation id="32" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
entry:13 %mask_1 = trunc i64 %c_0_load_3

]]></Node>
<StgValue><ssdm name="mask_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="33" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:14 %call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1212, i64 %c_0, i64 %c_1, i1 %mask_1, i64 %p503_1

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="34" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="64" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:14 %call_ln77 = call void @fp2div2_503_Pipeline_VITIS_LOOP_78_1212, i64 %c_0, i64 %c_1, i1 %mask_1, i64 %p503_1

]]></Node>
<StgValue><ssdm name="call_ln77"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="35" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:15 %call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1213, i64 %c_1, i64 %c_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="36" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:15 %call_ln0 = call void @fp2div2_503_Pipeline_VITIS_LOOP_382_1213, i64 %c_1, i64 %c_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="37" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:3 %c_1_addr_3 = getelementptr i64 %c_1, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="c_1_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:16 %c_1_load_3 = load i3 %c_1_addr_3

]]></Node>
<StgValue><ssdm name="c_1_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="39" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3" op_1_bw="0">
<![CDATA[
entry:16 %c_1_load_3 = load i3 %c_1_addr_3

]]></Node>
<StgValue><ssdm name="c_1_load_3"/></StgValue>
</operation>

<operation id="40" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %lshr_ln385_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %c_1_load_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln385_1"/></StgValue>
</operation>

<operation id="41" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="63">
<![CDATA[
entry:18 %zext_ln385_1 = zext i63 %lshr_ln385_1

]]></Node>
<StgValue><ssdm name="zext_ln385_1"/></StgValue>
</operation>

<operation id="42" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
entry:19 %store_ln385 = store i64 %zext_ln385_1, i3 %c_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
entry:20 %ret_ln127 = ret

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
