<?xml version="1.0" encoding="UTF-8"?> 
<!DOCTYPE model SYSTEM "../../embsysregview.dtd"> 
 
<model chipname="CC2538"> 
  <chip_description>CPU                               ARM Cortex M3 
Features
Microcontroller
Powerful ARM® Cortex®-M3 With Code Prefetch
Up to 32-MHz Clock Speed
512KB, 256KB or 128KB of In-System- 
Programmable Flash
Supports On-Chip Over-the-Air Upgrade (OTA)
Supports Dual ZigBee Application Profiles
Up to 32KB of RAM (16KB With Retention in All 
Power Modes)
cJTAG and JTAG Debugging
RF
2.4-GHz IEEE 802.15.4 Compliant RF 
Transceiver
Excellent Receiver Sensitivity of –97 dBm
Robustness to Interference With ACR of 44 dB
Programmable Output Power up to 7 dBm
Security Hardware Acceleration
Future Proof AES-128/256, SHA2 Hardware 
Encryption Engine
Optional – ECC-128/256, RSA Hardware 
Acceleration Engine for Secure Key Exchange
Radio Command Strobe Processor and Packet 
Handling Processor for Low-Level MAC 
Functionality
Low Power
Active-Mode RX (CPU Idle): 20 mA
Active-Mode TX at 0 dBm (CPU Idle): 24 mA
Power Mode 1 (4-µs Wake-Up, 32-KB RAM 
Retention, Full Register Retention): 0.6 mA
Power Mode 2 (Sleep Timer Running, 16-KB 
RAM Retention, Configuration Register 
Retention): 1.3 µA
Power Mode 3 (External Interrupts, 16-KB 
RAM Retention, Configuration Register 
Retention): 0.4 µA
Wide Supply-Voltage Range (2 V to 3.6 V)
Peripherals
µDMA
4 × General-Purpose Timers 
(Each 32-Bit or 2 × 16-Bit)
32-Bit 32-kHz Sleep Timer
12-Bit ADC With 8 Channels and Configurable 
Resolution
Battery Monitor and Temperature Sensor
USB 2.0 Full-Speed Device (12 Mbps)
2 × SPI
2 × UART
I2C
32 General-Purpose I/O Pins 
(28 × 4 mA, 4 × 20 mA)
Watchdog Timer
Layout
8-mm × 8-mm QFN56 Package
Robust Device for Industrial Operation up to 
125°C
Few External Components
Only a Single Crystal Needed for Asynchronous Networks

</chip_description> 
  <group name="GPIO" description="GPIO registers"> 
    <registergroup name="PORTA" description=""> 
      <register name="GPIO_PORTA_DATA_R" description="This is the data register. In software control mode, values written in
the GPIODATA register are transferred onto the GPOUT pins if the respective pins have been configured as outputs
through the GPIODIR register." address="0x400D9000" access="rw" /> 
      <register name="GPIO_PORTA_DIR_R" description="The DIR register is the data direction register. All bits are cleared by a reset; therefore, the GPIO pins are input by
default." address="0x400D9400" access="rw" /> 
      <register name="GPIO_PORTA_IS_R" description="" address="0x400D9404" access="rw" /> 
      <register name="GPIO_PORTA_IBE_R" description="" address="0x400D9408" access="rw" /> 
      <register name="GPIO_PORTA_IEV_R" description="" address="0x400D940C" access="rw" /> 
      <register name="GPIO_PORTA_IE_R" description="" address="0x400D9410" access="rw" /> 
      <register name="GPIO_PORTA_RIS_R" description="" address="0x400D9414" access="ro" /> 
      <register name="GPIO_PORTA_MIS_R" description="" address="0x400D9418" access="ro" /> 
      <register name="GPIO_PORTA_IC_R" description="" address="0x400D941C" access="rw" /> 
      <register name="GPIO_PORTA_AFSEL_R" description="" address="0x400D9420" access="rw" /> 
      <register name="GPIO_PORTA_GPIOLOCK_R" description="" address="0x400D9520" access="rw" /> 
      <register name="GPIO_PORTA_GPIOCR_R" description="" address="0x400D9524" access="rw" /> 
	  <register name="GPIO_PORTA_PMUX_R" description="" address="0x400D9700" access="rw" /> 
	  <register name="GPIO_PORTA_P_EDGE_CTRL_R" description="" address="0x400D9704" access="rw" /> 
	  <register name="GPIO_PORTA_PI_IEN_R" description="" address="0x400D9710" access="rw" /> 
	  <register name="GPIO_PORTA_IRQ_DETECT_ACK_R" description="" address="0x400D9718" access="rw" /> 
	  <register name="GPIO_PORTA_USB_IRQ_ACK_R" description="" address="0x400D971C" access="rw" /> 
	  <register name="GPIO_PORTA_IRQ_DETECT_UNMASK_R" description="" address="0x400D9720" access="rw" /> 
     </registergroup> 
	 <registergroup name="PORTB" description=""> 
      <register name="GPIO_PORTB_DATA_R" description="This is the data register. In software control mode, values written in
the GPIODATA register are transferred onto the GPOUT pins if the respective pins have been configured as outputs
through the GPIODIR register." address="0x400DA000" access="rw" /> 
      <register name="GPIO_PORTB_DIR_R" description="The DIR register is the data direction register. All bits are cleared by a reset; therefore, the GPIO pins are input by
default." address="0x400DA400" access="rw" /> 
      <register name="GPIO_PORTB_IS_R" description="" address="0x400DA404" access="rw" /> 
      <register name="GPIO_PORTB_IBE_R" description="" address="0x400DA408" access="rw" /> 
      <register name="GPIO_PORTB_IEV_R" description="" address="0x400DA40C" access="rw" /> 
      <register name="GPIO_PORTB_IE_R" description="" address="0x400DA410" access="rw" /> 
      <register name="GPIO_PORTB_RIS_R" description="" address="0x400DA414" access="ro" /> 
      <register name="GPIO_PORTB_MIS_R" description="" address="0x400DA418" access="ro" /> 
      <register name="GPIO_PORTB_IC_R" description="" address="0x400DA41C" access="rw" /> 
      <register name="GPIO_PORTB_AFSEL_R" description="" address="0x400DA420" access="rw" /> 
      <register name="GPIO_PORTB_GPIOLOCK_R" description="" address="0x400DA520" access="rw" /> 
      <register name="GPIO_PORTB_GPIOCR_R" description="" address="0x400DA524" access="rw" /> 
	  <register name="GPIO_PORTB_PMUX_R" description="" address="0x400DA700" access="rw" /> 
	  <register name="GPIO_PORTB_P_EDGE_CTRL_R" description="" address="0x400DA704" access="rw" /> 
	  <register name="GPIO_PORTB_PI_IEN_R" description="" address="0x400DA710" access="rw" /> 
	  <register name="GPIO_PORTB_IRQ_DETECT_ACK_R" description="" address="0x400DA718" access="rw" /> 
	  <register name="GPIO_PORTB_USB_IRQ_ACK_R" description="" address="0x400DA71C" access="rw" /> 
	  <register name="GPIO_PORTB_IRQ_DETECT_UNMASK_R" description="" address="0x400DA720" access="rw" /> 
     </registergroup> 
	 <registergroup name="PORTC" description=""> 
      <register name="GPIO_PORTC_DATA_R" description="This is the data register. In software control mode, values written in
the GPIODATA register are transferred onto the GPOUT pins if the respective pins have been configured as outputs
through the GPIODIR register." address="0x400DB000" access="rw" /> 
      <register name="GPIO_PORTC_DIR_R" description="The DIR register is the data direction register. All bits are cleared by a reset; therefore, the GPIO pins are input by
default." address="0x400DB400" access="rw" /> 
      <register name="GPIO_PORTC_IS_R" description="" address="0x400DB404" access="rw" /> 
      <register name="GPIO_PORTC_IBE_R" description="" address="0x400DB408" access="rw" /> 
      <register name="GPIO_PORTC_IEV_R" description="" address="0x400DB40C" access="rw" /> 
      <register name="GPIO_PORTC_IE_R" description="" address="0x400DB410" access="rw" /> 
      <register name="GPIO_PORTC_RIS_R" description="" address="0x400DB414" access="ro" /> 
      <register name="GPIO_PORTC_MIS_R" description="" address="0x400DB418" access="ro" /> 
      <register name="GPIO_PORTC_IC_R" description="" address="0x400DB41C" access="rw" /> 
      <register name="GPIO_PORTC_AFSEL_R" description="" address="0x400DB420" access="rw" /> 
      <register name="GPIO_PORTC_GPIOLOCK_R" description="" address="0x400DB520" access="rw" /> 
      <register name="GPIO_PORTC_GPIOCR_R" description="" address="0x400DB524" access="rw" /> 
	  <register name="GPIO_PORTC_PMUX_R" description="" address="0x400DB700" access="rw" /> 
	  <register name="GPIO_PORTC_P_EDGE_CTRL_R" description="" address="0x400DB704" access="rw" /> 
	  <register name="GPIO_PORTC_PI_IEN_R" description="" address="0x400DB710" access="rw" /> 
	  <register name="GPIO_PORTC_IRQ_DETECT_ACK_R" description="" address="0x400DB718" access="rw" /> 
	  <register name="GPIO_PORTC_USB_IRQ_ACK_R" description="" address="0x400DB71C" access="rw" /> 
	  <register name="GPIO_PORTC_IRQ_DETECT_UNMASK_R" description="" address="0x400DB720" access="rw" /> 
     </registergroup> 
	 <registergroup name="PORTD" description=""> 
      <register name="GPIO_PORTD_DATA_R" description="This is the data register. In software control mode, values written in
the GPIODATA register are transferred onto the GPOUT pins if the respective pins have been configured as outputs
through the GPIODIR register." address="0x400DC000" access="rw" /> 
      <register name="GPIO_PORTD_DIR_R" description="The DIR register is the data direction register. All bits are cleared by a reset; therefore, the GPIO pins are input by
default." address="0x400DC400" access="rw" /> 
      <register name="GPIO_PORTD_IS_R" description="" address="0x400DC404" access="rw" /> 
      <register name="GPIO_PORTD_IBE_R" description="" address="0x400DC408" access="rw" /> 
      <register name="GPIO_PORTD_IEV_R" description="" address="0x400DC40C" access="rw" /> 
      <register name="GPIO_PORTD_IE_R" description="" address="0x400DC410" access="rw" /> 
      <register name="GPIO_PORTD_RIS_R" description="" address="0x400DC414" access="ro" /> 
      <register name="GPIO_PORTD_MIS_R" description="" address="0x400DC418" access="ro" /> 
      <register name="GPIO_PORTD_IC_R" description="" address="0x400DC41C" access="rw" /> 
      <register name="GPIO_PORTD_AFSEL_R" description="" address="0x400DC420" access="rw" /> 
      <register name="GPIO_PORTD_GPIOLOCK_R" description="" address="0x400DC520" access="rw" /> 
      <register name="GPIO_PORTD_GPIOCR_R" description="" address="0x400DC524" access="rw" /> 
	  <register name="GPIO_PORTD_PMUX_R" description="" address="0x400DC700" access="rw" /> 
	  <register name="GPIO_PORTD_P_EDGE_CTRL_R" description="" address="0x400DC704" access="rw" /> 
	  <register name="GPIO_PORTD_PI_IEN_R" description="" address="0x400DC710" access="rw" /> 
	  <register name="GPIO_PORTD_IRQ_DETECT_ACK_R" description="" address="0x400DC718" access="rw" /> 
	  <register name="GPIO_PORTD_USB_IRQ_ACK_R" description="" address="0x400DC71C" access="rw" /> 
	  <register name="GPIO_PORTD_IRQ_DETECT_UNMASK_R" description="" address="0x400DC720" access="rw" /> 
     </registergroup> 
  </group> 
  
  <group name="IOC" description="IOC registers"> 
  <registergroup name="IOC_PORTA" description=""> 
     <register name="IOC_PA0_SEL" description="" address="0x400D4000" access="rw" /> 
	 <register name="IOC_PA1_SEL" description="" address="0x400D4004" access="rw" /> 
	 <register name="IOC_PA2_SEL" description="" address="0x400D4008" access="rw" /> 
	 <register name="IOC_PA3_SEL" description="" address="0x400D400C" access="rw" /> 
	 <register name="IOC_PA4_SEL" description="" address="0x400D4010" access="rw" /> 
	 <register name="IOC_PA5_SEL" description="" address="0x400D4014" access="rw" /> 
	 <register name="IOC_PA6_SEL" description="" address="0x400D4018" access="rw" /> 
	 <register name="IOC_PA7_SEL" description="" address="0x400D401C" access="rw" /> 
     </registergroup> 
	<registergroup name="IOC_PORTB" description=""> 
     <register name="IOC_PB0_SEL" description="" address="0x400D4020" access="rw" /> 
	 <register name="IOC_PB1_SEL" description="" address="0x400D4024" access="rw" /> 
	 <register name="IOC_PB2_SEL" description="" address="0x400D4028" access="rw" /> 
	 <register name="IOC_PB3_SEL" description="" address="0x400D402C" access="rw" /> 
	 <register name="IOC_PB4_SEL" description="" address="0x400D4030" access="rw" /> 
	 <register name="IOC_PB5_SEL" description="" address="0x400D4034" access="rw" /> 
	 <register name="IOC_PB6_SEL" description="" address="0x400D4038" access="rw" /> 
	 <register name="IOC_PB7_SEL" description="" address="0x400D403C" access="rw" /> 
     </registergroup> 
	<registergroup name="IOC_PORTC" description=""> 
     <register name="IOC_PC0_SEL" description="" address="0x400D4040" access="rw" /> 
	 <register name="IOC_PC1_SEL" description="" address="0x400D4044" access="rw" /> 
	 <register name="IOC_PC2_SEL" description="" address="0x400D4048" access="rw" /> 
	 <register name="IOC_PC3_SEL" description="" address="0x400D404C" access="rw" /> 
	 <register name="IOC_PC4_SEL" description="" address="0x400D4050" access="rw" /> 
	 <register name="IOC_PC5_SEL" description="" address="0x400D4054" access="rw" /> 
	 <register name="IOC_PC6_SEL" description="" address="0x400D4058" access="rw" /> 
	 <register name="IOC_PC7_SEL" description="" address="0x400D405C" access="rw" /> 
     </registergroup> 
	<registergroup name="IOC_PORTD" description=""> 
     <register name="IOC_PD0_SEL" description="" address="0x400D4060" access="rw" /> 
	 <register name="IOC_PD1_SEL" description="" address="0x400D4064" access="rw" /> 
	 <register name="IOC_PD2_SEL" description="" address="0x400D4068" access="rw" /> 
	 <register name="IOC_PD3_SEL" description="" address="0x400D406C" access="rw" /> 
	 <register name="IOC_PD4_SEL" description="" address="0x400D4070" access="rw" /> 
	 <register name="IOC_PD5_SEL" description="" address="0x400D4074" access="rw" /> 
	 <register name="IOC_PD6_SEL" description="" address="0x400D4078" access="rw" /> 
	 <register name="IOC_PD7_SEL" description="" address="0x400D407C" access="rw" /> 
     </registergroup> 
	<registergroup name="IOC_PORTA_OVER" description=""> 
     <register name="IOC_PA0_OVER" description="" address="0x400D4080" access="rw" /> 
	 <register name="IOC_PA1_OVER" description="" address="0x400D4084" access="rw" /> 
	 <register name="IOC_PA2_OVER" description="" address="0x400D4088" access="rw" /> 
	 <register name="IOC_PA3_OVER" description="" address="0x400D408C" access="rw" /> 
	 <register name="IOC_PA4_OVER" description="" address="0x400D4090" access="rw" /> 
	 <register name="IOC_PA5_OVER" description="" address="0x400D4094" access="rw" /> 
	 <register name="IOC_PA6_OVER" description="" address="0x400D4098" access="rw" /> 
	 <register name="IOC_PA7_OVER" description="" address="0x400D409C" access="rw" /> 
     </registergroup> 
	<registergroup name="IOC_PORTB_OVER" description=""> 
     <register name="IOC_PB0_OVER" description="" address="0x400D40A0" access="rw" /> 
	 <register name="IOC_PB1_OVER" description="" address="0x400D40A4" access="rw" /> 
	 <register name="IOC_PB2_OVER" description="" address="0x400D40A8" access="rw" /> 
	 <register name="IOC_PB3_OVER" description="" address="0x400D40AC" access="rw" /> 
	 <register name="IOC_PB4_OVER" description="" address="0x400D40B0" access="rw" /> 
	 <register name="IOC_PB5_OVER" description="" address="0x400D40B4" access="rw" /> 
	 <register name="IOC_PB6_OVER" description="" address="0x400D40B8" access="rw" /> 
	 <register name="IOC_PB7_OVER" description="" address="0x400D40BC" access="rw" /> 
     </registergroup>  
	<registergroup name="IOC_PORTC_OVER" description=""> 
     <register name="IOC_PC0_OVER" description="" address="0x400D40C0" access="rw" /> 
	 <register name="IOC_PC1_OVER" description="" address="0x400D40C4" access="rw" /> 
	 <register name="IOC_PC2_OVER" description="" address="0x400D40C8" access="rw" /> 
	 <register name="IOC_PC3_OVER" description="" address="0x400D40CC" access="rw" /> 
	 <register name="IOC_PC4_OVER" description="" address="0x400D40D0" access="rw" /> 
	 <register name="IOC_PC5_OVER" description="" address="0x400D40D4" access="rw" /> 
	 <register name="IOC_PC6_OVER" description="" address="0x400D40D8" access="rw" /> 
	 <register name="IOC_PC7_OVER" description="" address="0x400D40DC" access="rw" /> 
     </registergroup>  
	<registergroup name="IOC_PORTD_OVER" description=""> 
     <register name="IOC_PD0_OVER" description="" address="0x400D40E0" access="rw" /> 
	 <register name="IOC_PD1_OVER" description="" address="0x400D40E4" access="rw" /> 
	 <register name="IOC_PD2_OVER" description="" address="0x400D40E8" access="rw" /> 
	 <register name="IOC_PD3_OVER" description="" address="0x400D40EC" access="rw" /> 
	 <register name="IOC_PD4_OVER" description="" address="0x400D40F0" access="rw" /> 
	 <register name="IOC_PD5_OVER" description="" address="0x400D40F4" access="rw" /> 
	 <register name="IOC_PD6_OVER" description="" address="0x400D40F8" access="rw" /> 
	 <register name="IOC_PD7_OVER" description="" address="0x400D40FC" access="rw" /> 
     </registergroup>
	<registergroup name="IOC_UART" description=""> 
     <register name="IOC_UARTRXD_UART0" description="" address="0x400D4100" access="rw" /> 
	 <register name="IOC_UARTCTS_UART1" description="" address="0x400D4104" access="rw" /> 
	 <register name="IOC_UARTRXD_UART1" description="" address="0x400D4108" access="rw" /> 
	 </registergroup> 
	<registergroup name="IOC_SSI" description=""> 
     <register name="IOC_CLK_SSI_SSI0" description="" address="0x400D410C" access="rw" /> 
	 <register name="IOC_SSIRXD_SSI0" description="" address="0x400D4110" access="rw" /> 
	 <register name="IOC_SSIFSSIN_SSI0" description="" address="0x400D4114" access="rw" /> 
	 <register name="IOC_CLK_SSIIN_SSI0" description="" address="0x400D4118" access="rw" /> 
	 <register name="IOC_CLK_SSI_SSI1" description="" address="0x400D411C" access="rw" /> 
	 <register name="IOC_SSIRXD_SSI1" description="" address="0x400D4120" access="rw" /> 
	 <register name="IOC_SSIFSSIN_SSI1" description="" address="0x400D4124" access="rw" /> 
	 <register name="IOC_CLK_SSIIN_SSI1" description="" address="0x400D4128" access="rw" /> 
	 </registergroup>  
	<registergroup name="IOC_I2C" description=""> 
	<register name="IOC_I2CMSSDA" description="" address="0x400D412C" access="rw" /> 
	<register name="IOC_I2CMSSCL" description="" address="0x400D4130" access="rw" /> 
	</registergroup>  
	<registergroup name="IOC_GPT_OCP" description=""> 
	<register name="IOC_GPT0OCP1" description="" address="0x400D4134" access="rw" /> 
	<register name="IOC_GPT0OCP2" description="" address="0x400D4138" access="rw" /> 
	<register name="IOC_GPT1OCP1" description="" address="0x400D413C" access="rw" /> 
	<register name="IOC_GPT1OCP2" description="" address="0x400D4140" access="rw" /> 
	<register name="IOC_GPT2OCP1" description="" address="0x400D4144" access="rw" /> 
	<register name="IOC_GPT2OCP2" description="" address="0x400D4148" access="rw" /> 
	<register name="IOC_GPT3OCP1" description="" address="0x400D414C" access="rw" /> 
	<register name="IOC_GPT3OCP2" description="" address="0x400D4150" access="rw" /> 
	</registergroup>  
	</group>
	<group name="UDMA" description="UDMA registers"> 
	<registergroup name="UDMA" description=""> 
	<register name="UDMA_STAT" description="" address="0x400FF000" access="ro" /> 
	<register name="UDMA_CFG" description="" address="0x400FF004" access="wo" /> 
	<register name="UDMA_CTLBASE" description="" address="0x400FF008" access="rw" /> 
	<register name="UDMA_ALTBASE" description="" address="0x400FF00C" access="ro" />
	<register name="UDMA_WAITSTAT" description="" address="0x400FF010" access="ro" />
	<register name="UDMA_SWREQ" description="" address="0x400FF014" access="wo" />
	<register name="UDMA_USEBURSTSET" description="" address="0x400FF018" access="rw" />
	<register name="UDMA_USEBURSTCLR" description="" address="0x400FF01C" access="wo" />
	<register name="UDMA_REQMASKSET" description="" address="0x400FF020" access="rw" />
	<register name="UDMA_REQMASKCLR" description="" address="0x400FF024" access="wo" />
	<register name="UDMA_ENASET" description="" address="0x400FF028" access="rw" />
	<register name="UDMA_ENACLR" description="" address="0x400FF02C" access="wo" />
	<register name="UDMA_ALTSET" description="" address="0x400FF030" access="rw" />
	<register name="UDMA_ALTCLR" description="" address="0x400FF034" access="wo" />
	<register name="UDMA_PRIOSET" description="" address="0x400FF038" access="rw" />
	<register name="UDMA_PRIOCLR" description="" address="0x400FF03C" access="wo" />
	<register name="UDMA_ERRCLR" description="" address="0x400FF04C" access="rw" />
	<register name="UDMA_CHASGN" description="" address="0x400FF500" access="rw" />
	<register name="UDMA_CHIS" description="" address="0x400FF504" access="rw" />
	<register name="UDMA_CHMAP0" description="" address="0x400FF510" access="rw" />
	<register name="UDMA_CHMAP1" description="" address="0x400FF514" access="rw" />
	<register name="UDMA_CHMAP2" description="" address="0x400FF518" access="rw" />
	<register name="UDMA_CHMAP3" description="" address="0x400FF51C" access="rw" />	
	</registergroup> 
	</group>
	
	<group name="UART" description="UART registers">
	<registergroup name="UART0" description=""> 
	<register name="UART_DR" description="" address="0x4000C000" access="rw" /> 
	<register name="UART_RSR" description="" address="0x4000C004" access="ro" /> 
	<register name="UART_ECR" description="" address="0x4000C004" access="wo" /> 
	<register name="UART_FR" description="" address="0x4000C018" access="ro" /> 
	<register name="UART_ILPR" description="" address="0x4000C020" access="rw" /> 
	<register name="UART_IBRD" description="" address="0x4000C024" access="rw" /> 
	<register name="UART_FBRD" description="" address="0x4000C028" access="rw" /> 
	<register name="UART_LCRH" description="" address="0x4000C02C" access="rw" /> 
	<register name="UART_CTL" description="" address="0x4000C030" access="rw" /> 
	<register name="UART_IFLS" description="" address="0x4000C034" access="rw" /> 
	<register name="UART_IM" description="" address="0x4000C038" access="rw" /> 
	<register name="UART_RIS" description="" address="0x4000C03C" access="ro" /> 
	<register name="UART_MIS" description="" address="0x4000C040" access="ro" /> 
	<register name="UART_ICR" description="" address="0x4000C044" access="wo" /> 
	<register name="UART_DMACTL" description="" address="0x4000C048" access="rw" /> 
	<register name="UART_LCTL" description="" address="0x4000C090" access="rw" /> 
	<register name="UART_LSS" description="" address="0x4000C094" access="ro" /> 
	<register name="UART_LTIM" description="" address="0x4000C098" access="ro" /> 
	<register name="UART_NINEBITADDR" description="" address="0x4000C0A4" access="rw" /> 
	<register name="UART_NINEBITAMASK" description="" address="0x4000C0A8" access="rw" /> 
	<register name="UART_PP" description="" address="0x4000CFC0" access="ro" /> 
	<register name="UART_CC" description="" address="0x4000CFC8" access="rw" /> 
	</registergroup>
	<registergroup name="UART1" description=""> 
	<register name="UART_DR" description="" address="0x4000D000" access="rw" /> 
	<register name="UART_RSR" description="" address="0x4000D004" access="ro" /> 
	<register name="UART_ECR" description="" address="0x4000D004" access="wo" /> 
	<register name="UART_FR" description="" address="0x4000D018" access="ro" /> 
	<register name="UART_ILPR" description="" address="0x4000D020" access="rw" /> 
	<register name="UART_IBRD" description="" address="0x4000D024" access="rw" /> 
	<register name="UART_FBRD" description="" address="0x4000D028" access="rw" /> 
	<register name="UART_LCRH" description="" address="0x4000D02C" access="rw" /> 
	<register name="UART_CTL" description="" address="0x4000D030" access="rw" /> 
	<register name="UART_IFLS" description="" address="0x4000D034" access="rw" /> 
	<register name="UART_IM" description="" address="0x4000D038" access="rw" /> 
	<register name="UART_RIS" description="" address="0x4000D03C" access="ro" /> 
	<register name="UART_MIS" description="" address="0x4000D040" access="ro" /> 
	<register name="UART_ICR" description="" address="0x4000D044" access="wo" /> 
	<register name="UART_DMACTL" description="" address="0x4000D048" access="rw" /> 
	<register name="UART_LCTL" description="" address="0x4000D090" access="rw" /> 
	<register name="UART_LSS" description="" address="0x4000D094" access="ro" /> 
	<register name="UART_LTIM" description="" address="0x4000D098" access="ro" /> 
	<register name="UART_NINEBITADDR" description="" address="0x4000D0A4" access="rw" /> 
	<register name="UART_NINEBITAMASK" description="" address="0x4000D0A8" access="rw" /> 
	<register name="UART_PP" description="" address="0x4000DFC0" access="ro" /> 
	<register name="UART_CC" description="" address="0x4000DFC8" access="rw" /> 
	</registergroup>
	</group>
	 
	 
</model>