<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/pra_constants.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pra_constants.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="riscv_2pra__constants_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Jaidev Patwardhan</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_PRA_CONSTANTS_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_PRA_CONSTANTS_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2types_8hh.html">arch/riscv/types.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitunion_8hh.html">base/bitunion.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;{</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(IndexReg)</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    Bitfield&lt;31&gt; <a class="code" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">p</a>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="comment">// Need to figure out how to put in the TLB specific bits here</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="comment">// For now, we assume that the entire length is used by the index</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="comment">// field In reality, Index_HI = N-1, where</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="comment">// N = Ceiling(log2(TLB Entries))</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a502734e7eb954ff40119a684777c681c">   46</a></span>&#160;    Bitfield&lt;30, 0&gt; <a class="code" href="namespaceRiscvISA.html#a502734e7eb954ff40119a684777c681c">index</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(IndexReg)</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(RandomReg)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="comment">// This has a problem similar to the IndexReg index field. We&#39;ll keep</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="comment">// both consistent at 30 for now</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ab97f3e105a21692ad5f341cabc253b03">   52</a></span>&#160;    Bitfield&lt;30, 0&gt; <a class="code" href="namespaceRiscvISA.html#ab97f3e105a21692ad5f341cabc253b03">random</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(RandomReg)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<a class="code" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(EntryLoReg)</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ae2c41b078e50a05dfa4287d82d31b846">   56</a></span>&#160;    Bitfield&lt;63, 30&gt; <a class="code" href="namespaceRiscvISA.html#ae2c41b078e50a05dfa4287d82d31b846">fill</a>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af924033a67cd79a40ce45f43e94cb7ac">   57</a></span>&#160;    Bitfield&lt;29, 6&gt;  <a class="code" href="namespaceRiscvISA.html#af924033a67cd79a40ce45f43e94cb7ac">pfn</a>;   <span class="comment">// Page frame number</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">   58</a></span>&#160;    Bitfield&lt;5,  3&gt;  <a class="code" href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">c</a>;     <span class="comment">// Coherency attribute</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ab9491b03f5530dfef910777ec7958cf2">   59</a></span>&#160;    Bitfield&lt;2&gt;      <a class="code" href="namespaceRiscvISA.html#ab9491b03f5530dfef910777ec7958cf2">d</a>;     <span class="comment">// Dirty Bit</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a0c9365abade9858897e89b37f5ff2f29">   60</a></span>&#160;    Bitfield&lt;1&gt;      <a class="code" href="namespaceRiscvISA.html#a0c9365abade9858897e89b37f5ff2f29">v</a>;     <span class="comment">// Valid Bit</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a3340d8e73edab7906e2ced636332ac16">   61</a></span>&#160;    Bitfield&lt;0&gt;      <a class="code" href="namespaceRiscvISA.html#a3340d8e73edab7906e2ced636332ac16">g</a>;     <span class="comment">// Global Bit</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(EntryLoReg)</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<a class="code" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(ContextReg)</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a6f710e970bb5e186ab4c02e287feadef">   65</a></span>&#160;    Bitfield&lt;63, 23&gt; <a class="code" href="namespaceRiscvISA.html#a6f710e970bb5e186ab4c02e287feadef">pteBase</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af42bb262de6d357cbc069d5c9c2b2020">   66</a></span>&#160;    Bitfield&lt;22, 4&gt;  <a class="code" href="namespaceRiscvISA.html#af42bb262de6d357cbc069d5c9c2b2020">badVPN2</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// Bits 3-0 are 0</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(ContextReg)</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PageMaskReg)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">// Bits 31-29 are 0</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">   72</a></span>&#160;    Bitfield&lt;28, 13&gt; <a class="code" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aeb77f281bf3f50dee8711e2696c38098">   73</a></span>&#160;    Bitfield&lt;12, 11&gt; <a class="code" href="namespaceRiscvISA.html#aeb77f281bf3f50dee8711e2696c38098">maskx</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="comment">// Bits 10-0 are zero</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(PageMaskReg)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PageGrainReg)</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a76198a24daddf7aabbb072587fc8cd82">   78</a></span>&#160;    Bitfield&lt;31, 30&gt; <a class="code" href="namespaceRiscvISA.html#a76198a24daddf7aabbb072587fc8cd82">aseUp</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#abf2d082ad2fb98db722d4404a5332ec5">   79</a></span>&#160;    Bitfield&lt;29&gt;     <a class="code" href="namespaceRiscvISA.html#abf2d082ad2fb98db722d4404a5332ec5">elpa</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a4e1f0f26cd79357f729b603a41c32b0c">   80</a></span>&#160;    Bitfield&lt;28&gt;     <a class="code" href="namespaceRiscvISA.html#a4e1f0f26cd79357f729b603a41c32b0c">esp</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// Bits 27-13 are zeros</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad3d939f952c08b09aa262c37ffa6d6a5">   82</a></span>&#160;    Bitfield&lt;12, 8&gt;  <a class="code" href="namespaceRiscvISA.html#ad3d939f952c08b09aa262c37ffa6d6a5">aseDn</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">// Bits 7-0 are zeros</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(PageGrainReg)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(WiredReg)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// See note on Index register above</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aa97bc40347d965553af21d33a87fbec4">   88</a></span>&#160;    Bitfield&lt;30, 0&gt; <a class="code" href="namespaceRiscvISA.html#aa97bc40347d965553af21d33a87fbec4">wired</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(WiredReg)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(HWREnaReg)</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">   92</a></span>&#160;    Bitfield&lt;31, 30&gt; <a class="code" href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">impl</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    Bitfield&lt;3,  0&gt;  <a class="code" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(HWREnaReg)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<a class="code" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(EntryHiReg)</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">   97</a></span>&#160;    Bitfield&lt;63, 62&gt; <a class="code" href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">r</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    Bitfield&lt;61, 40&gt; <a class="code" href="namespaceRiscvISA.html#ae2c41b078e50a05dfa4287d82d31b846">fill</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ae1ed74c050abab4ef188c45d0e240b2a">   99</a></span>&#160;    Bitfield&lt;39, 13&gt; <a class="code" href="namespaceRiscvISA.html#ae1ed74c050abab4ef188c45d0e240b2a">vpn2</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aae8cfbf8050207362d2a52e0f78ba767">  100</a></span>&#160;    Bitfield&lt;12, 11&gt; <a class="code" href="namespaceRiscvISA.html#aae8cfbf8050207362d2a52e0f78ba767">vpn2x</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a8570d66036aeaa587f494f53cff203f0">  101</a></span>&#160;    Bitfield&lt;7,  0&gt;  <a class="code" href="namespaceRiscvISA.html#a8570d66036aeaa587f494f53cff203f0">asid</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(EntryHiReg)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(StatusReg)</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a430d8f63d7e19a90c9807a7fcfedc967">  105</a></span>&#160;    <a class="code" href="namespaceRiscvISA.html#a3f01f2371ca895fd5eb246031998587a">SubBitUnion</a>(cu, 31, 28)</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        Bitfield&lt;31&gt; <a class="code" href="namespaceRiscvISA.html#a430d8f63d7e19a90c9807a7fcfedc967">cu3</a>;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#acecf7775e3f1995038869f4246835e7f">  107</a></span>&#160;        Bitfield&lt;30&gt; <a class="code" href="namespaceRiscvISA.html#acecf7775e3f1995038869f4246835e7f">cu2</a>;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ac84683c92c38c4dd4de26035c9abe3ef">  108</a></span>&#160;        Bitfield&lt;29&gt; <a class="code" href="namespaceRiscvISA.html#ac84683c92c38c4dd4de26035c9abe3ef">cu1</a>;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad6a065e933202cd5f21817bf43a15357">  109</a></span>&#160;        Bitfield&lt;28&gt; <a class="code" href="namespaceRiscvISA.html#ad6a065e933202cd5f21817bf43a15357">cu0</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="namespaceRiscvISA.html#a11f36bd766054ee2f2cb62cf4caf3ecb">EndSubBitUnion</a>(cu)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    Bitfield&lt;27&gt;     rp;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a1af402b57324a475a93421ec73965a05">  112</a></span>&#160;    Bitfield&lt;26&gt;     <a class="code" href="namespaceRiscvISA.html#a1af402b57324a475a93421ec73965a05">fr</a>;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aa5f7a09b1c88569624e89558bdd26cca">  113</a></span>&#160;    Bitfield&lt;25&gt;     <a class="code" href="namespaceRiscvISA.html#aa5f7a09b1c88569624e89558bdd26cca">re</a>;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af0459ef16cc38db0e095763344437822">  114</a></span>&#160;    Bitfield&lt;24&gt;     <a class="code" href="namespaceRiscvISA.html#af0459ef16cc38db0e095763344437822">mx</a>;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ab4c103b2ddaef486bf21dce9e40603d6">  115</a></span>&#160;    Bitfield&lt;23&gt;     <a class="code" href="namespaceRiscvISA.html#ab4c103b2ddaef486bf21dce9e40603d6">px</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aab77ea2e34ab3741023633248f372890">  116</a></span>&#160;    Bitfield&lt;22&gt;     <a class="code" href="namespaceRiscvISA.html#aab77ea2e34ab3741023633248f372890">bev</a>;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#afe5f7c8e9cb64eea801781b44f087b1b">  117</a></span>&#160;    Bitfield&lt;21&gt;     <a class="code" href="namespaceRiscvISA.html#afe5f7c8e9cb64eea801781b44f087b1b">ts</a>;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#acac9a164b25d26f7fedc130f9fac91c4">  118</a></span>&#160;    Bitfield&lt;20&gt;     <a class="code" href="namespaceRiscvISA.html#acac9a164b25d26f7fedc130f9fac91c4">sr</a>;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ab56f2379ded06cb6b2321c8b0e2a9b64">  119</a></span>&#160;    Bitfield&lt;19&gt;     <a class="code" href="namespaceRiscvISA.html#ab56f2379ded06cb6b2321c8b0e2a9b64">nmi</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">// Bit 18 is zero</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    Bitfield&lt;17, 16&gt; <a class="code" href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">impl</a>;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad7e793a286c391fb3c52df6bbdf50828">  122</a></span>&#160;    Bitfield&lt;15, 10&gt; <a class="code" href="namespaceRiscvISA.html#ad7e793a286c391fb3c52df6bbdf50828">ipl</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="namespaceRiscvISA.html#a3f01f2371ca895fd5eb246031998587a">SubBitUnion</a>(im, 15, 8)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        Bitfield&lt;15&gt; im7;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a5e62e1482f61afa1d2f6db5e5629ea4d">  125</a></span>&#160;        Bitfield&lt;14&gt; <a class="code" href="namespaceRiscvISA.html#a5e62e1482f61afa1d2f6db5e5629ea4d">im6</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#afab71f834b4e5a78f0dfda60fc4651a0">  126</a></span>&#160;        Bitfield&lt;13&gt; <a class="code" href="namespaceRiscvISA.html#afab71f834b4e5a78f0dfda60fc4651a0">im5</a>;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a10cca4b4393252303ff48c3ea11dd1ff">  127</a></span>&#160;        Bitfield&lt;12&gt; <a class="code" href="namespaceRiscvISA.html#a10cca4b4393252303ff48c3ea11dd1ff">im4</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af9ee116b6bd92008b02eff135952911d">  128</a></span>&#160;        Bitfield&lt;11&gt; <a class="code" href="namespaceRiscvISA.html#af9ee116b6bd92008b02eff135952911d">im3</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ae1b2c6c52e8c59956b1da4d5d42301ac">  129</a></span>&#160;        Bitfield&lt;10&gt; <a class="code" href="namespaceRiscvISA.html#ae1b2c6c52e8c59956b1da4d5d42301ac">im2</a>;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a3aca9a7608168e128add832dbaada39a">  130</a></span>&#160;        Bitfield&lt;9&gt;  <a class="code" href="namespaceRiscvISA.html#a3aca9a7608168e128add832dbaada39a">im1</a>;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a6a41b4efc7ff582d41e2d9c755fe2b7b">  131</a></span>&#160;        Bitfield&lt;8&gt;  <a class="code" href="namespaceRiscvISA.html#a6a41b4efc7ff582d41e2d9c755fe2b7b">im0</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="namespaceRiscvISA.html#a11f36bd766054ee2f2cb62cf4caf3ecb">EndSubBitUnion</a>(im)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    Bitfield&lt;7&gt;      kx;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af781a9b91ead9b5b637db0f7268e8a66">  134</a></span>&#160;    Bitfield&lt;6&gt;      <a class="code" href="namespaceRiscvISA.html#af781a9b91ead9b5b637db0f7268e8a66">sx</a>;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a058bd55b47aeb26d59ce5b9db7945dec">  135</a></span>&#160;    Bitfield&lt;5&gt;      <a class="code" href="namespaceRiscvISA.html#a058bd55b47aeb26d59ce5b9db7945dec">ux</a>;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#abbc2755fbe661759e53e96988ec230a4">  136</a></span>&#160;    Bitfield&lt;4,  3&gt;  <a class="code" href="namespaceRiscvISA.html#abbc2755fbe661759e53e96988ec230a4">ksu</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a79af964838a5b78932e01d5a47c0bbbb">  137</a></span>&#160;    Bitfield&lt;4&gt;      <a class="code" href="namespaceRiscvISA.html#a79af964838a5b78932e01d5a47c0bbbb">um</a>;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad4631182137041f04925b322a4f599eb">  138</a></span>&#160;    Bitfield&lt;3&gt;      <a class="code" href="namespaceRiscvISA.html#ad4631182137041f04925b322a4f599eb">r0</a>;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a087eb9d328fd17dd38d88f9979976a37">  139</a></span>&#160;    Bitfield&lt;2&gt;      <a class="code" href="namespaceRiscvISA.html#a087eb9d328fd17dd38d88f9979976a37">erl</a>;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aa84e1c4a9a8912b6195f03bf119a8e77">  140</a></span>&#160;    Bitfield&lt;1&gt;      <a class="code" href="namespaceRiscvISA.html#aa84e1c4a9a8912b6195f03bf119a8e77">exl</a>;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a860075c626b110f6170786b089a73e85">  141</a></span>&#160;    Bitfield&lt;0&gt;      <a class="code" href="namespaceRiscvISA.html#a860075c626b110f6170786b089a73e85">ie</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(StatusReg)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(IntCtlReg)</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a357f84c591a31335659761bee003a52b">  145</a></span>&#160;    Bitfield&lt;31, 29&gt; <a class="code" href="namespaceRiscvISA.html#a357f84c591a31335659761bee003a52b">ipti</a>;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad78c878b707f267cf1880d09c81c4f3e">  146</a></span>&#160;    Bitfield&lt;28, 26&gt; <a class="code" href="namespaceRiscvISA.html#ad78c878b707f267cf1880d09c81c4f3e">ippci</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="comment">// Bits 26-10 are zeros</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a3ed1dfe8b64fdf0e36bfd3a001f70309">  148</a></span>&#160;    Bitfield&lt;9,  5&gt;  <a class="code" href="namespaceRiscvISA.html#a3ed1dfe8b64fdf0e36bfd3a001f70309">vs</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="comment">// Bits 4-0 are zeros</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(IntCtlReg)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(SRSCtlReg)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">// Bits 31-30 are zeros</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a93e16753ef4098f14b1859b99f0874d3">  154</a></span>&#160;    Bitfield&lt;29, 26&gt; <a class="code" href="namespaceRiscvISA.html#a93e16753ef4098f14b1859b99f0874d3">hss</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">// Bits 25-22 are zeros</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a0e25e3006d04c91f5d1d82e46a37457d">  156</a></span>&#160;    Bitfield&lt;21, 18&gt; <a class="code" href="namespaceRiscvISA.html#a0e25e3006d04c91f5d1d82e46a37457d">eicss</a>;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="comment">// Bits 17-16 are zeros</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aaad15e7c94f1c7d4a5abb5c99be5809d">  158</a></span>&#160;    Bitfield&lt;15, 12&gt; <a class="code" href="namespaceRiscvISA.html#aaad15e7c94f1c7d4a5abb5c99be5809d">ess</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// Bits 11-10 are zeros</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a74ddef81eee435187a3ea28dfc96ec77">  160</a></span>&#160;    Bitfield&lt;9,  6&gt;  <a class="code" href="namespaceRiscvISA.html#a74ddef81eee435187a3ea28dfc96ec77">pss</a>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// Bits 5-4 are zeros</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a9d9a7c54a94bbaae549d00556d2c9056">  162</a></span>&#160;    Bitfield&lt;3,  0&gt;  <a class="code" href="namespaceRiscvISA.html#a9d9a7c54a94bbaae549d00556d2c9056">css</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(SRSCtlReg)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(SRSMapReg)</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a6046f6ddca7f64ea0e80085e389f9111">  166</a></span>&#160;    Bitfield&lt;31, 28&gt; <a class="code" href="namespaceRiscvISA.html#a6046f6ddca7f64ea0e80085e389f9111">ssv7</a>;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#abec913d625b22eb987b970590d65791f">  167</a></span>&#160;    Bitfield&lt;27, 24&gt; <a class="code" href="namespaceRiscvISA.html#abec913d625b22eb987b970590d65791f">ssv6</a>;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a7e4c8069ebf94f93df56d4edc95583f0">  168</a></span>&#160;    Bitfield&lt;23, 20&gt; <a class="code" href="namespaceRiscvISA.html#a7e4c8069ebf94f93df56d4edc95583f0">ssv5</a>;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a31b8cfa44ef1764e0aab8ce1898a107e">  169</a></span>&#160;    Bitfield&lt;19, 16&gt; <a class="code" href="namespaceRiscvISA.html#a31b8cfa44ef1764e0aab8ce1898a107e">ssv4</a>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ac4a931efe952b93b5e165d11213f63fb">  170</a></span>&#160;    Bitfield&lt;15, 12&gt; <a class="code" href="namespaceRiscvISA.html#ac4a931efe952b93b5e165d11213f63fb">ssv3</a>;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#acc87f227186b3b41b6b1ba7df1b732df">  171</a></span>&#160;    Bitfield&lt;11, 8&gt;  <a class="code" href="namespaceRiscvISA.html#acc87f227186b3b41b6b1ba7df1b732df">ssv2</a>;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a94557829689261c75be10e714f76dbef">  172</a></span>&#160;    Bitfield&lt;7,  4&gt;  <a class="code" href="namespaceRiscvISA.html#a94557829689261c75be10e714f76dbef">ssv1</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#acebd002e523f3b3576f2194fc8b5d010">  173</a></span>&#160;    Bitfield&lt;3,  0&gt;  <a class="code" href="namespaceRiscvISA.html#acebd002e523f3b3576f2194fc8b5d010">ssv0</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(SRSMapReg)</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(CauseReg)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    Bitfield&lt;31&gt;     <a class="code" href="namespacePowerISA.html#a6779f851b0b56a9980543762cc2ac3f9">bd</a>;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aadd51b8eecadba74bf5694f61641469d">  178</a></span>&#160;    Bitfield&lt;30&gt;     <a class="code" href="namespaceRiscvISA.html#aadd51b8eecadba74bf5694f61641469d">ti</a>;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#afffccc54f9b9f5cc58b713c09de187d4">  179</a></span>&#160;    Bitfield&lt;29, 28&gt; <a class="code" href="namespaceRiscvISA.html#afffccc54f9b9f5cc58b713c09de187d4">ce</a>;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a295f3362acdd82c3b8d65c2825d23cc3">  180</a></span>&#160;    Bitfield&lt;27&gt;     <a class="code" href="namespaceRiscvISA.html#a295f3362acdd82c3b8d65c2825d23cc3">dc</a>;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a0ebd55a2fe0e3cb825f70a549f599f98">  181</a></span>&#160;    Bitfield&lt;26&gt;     <a class="code" href="namespaceRiscvISA.html#a0ebd55a2fe0e3cb825f70a549f599f98">pci</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// Bits 25-24 are zeros</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af2d6e5f074d6e5092f2381dcd3d49a60">  183</a></span>&#160;    Bitfield&lt;23&gt;     <a class="code" href="namespaceRiscvISA.html#af2d6e5f074d6e5092f2381dcd3d49a60">iv</a>;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ae06b592e2ab5dff851ec8015a396eb2d">  184</a></span>&#160;    Bitfield&lt;22&gt;     <a class="code" href="namespaceRiscvISA.html#ae06b592e2ab5dff851ec8015a396eb2d">wp</a>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">// Bits 21-16 are zeros</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad68699e2e3bbd1acdd2540ed46db9c51">  186</a></span>&#160;    Bitfield&lt;15, 10&gt; <a class="code" href="namespaceRiscvISA.html#ad68699e2e3bbd1acdd2540ed46db9c51">ripl</a>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="namespaceRiscvISA.html#a3f01f2371ca895fd5eb246031998587a">SubBitUnion</a>(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a95c40243f7e4760653e10ce95673f381">ip</a>, 15, 8)</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        Bitfield&lt;15&gt; ip7;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad9323b9e75c163fe07e4d86cf2b9e024">  189</a></span>&#160;        Bitfield&lt;14&gt; <a class="code" href="namespaceRiscvISA.html#ad9323b9e75c163fe07e4d86cf2b9e024">ip6</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a418f6a9d24347501d1420480ec490d21">  190</a></span>&#160;        Bitfield&lt;13&gt; <a class="code" href="namespaceRiscvISA.html#a418f6a9d24347501d1420480ec490d21">ip5</a>;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a18359ec12201d0268902e13a819a31fd">  191</a></span>&#160;        Bitfield&lt;12&gt; <a class="code" href="namespaceRiscvISA.html#a18359ec12201d0268902e13a819a31fd">ip4</a>;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a2e392376164e87a97340abc8719345af">  192</a></span>&#160;        Bitfield&lt;11&gt; <a class="code" href="namespaceRiscvISA.html#a2e392376164e87a97340abc8719345af">ip3</a>;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ab90fd41b000c34d2bdb7d5b313d563f3">  193</a></span>&#160;        Bitfield&lt;10&gt; <a class="code" href="namespaceRiscvISA.html#ab90fd41b000c34d2bdb7d5b313d563f3">ip2</a>;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ae83fdc24d432d7b8c6dfe4b2b15989fd">  194</a></span>&#160;        Bitfield&lt;9&gt;  <a class="code" href="namespaceRiscvISA.html#ae83fdc24d432d7b8c6dfe4b2b15989fd">ip1</a>;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a9de78c9a39bc08745a9c9f73705c76cc">  195</a></span>&#160;        Bitfield&lt;8&gt;  <a class="code" href="namespaceRiscvISA.html#a9de78c9a39bc08745a9c9f73705c76cc">ip0</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="namespaceRiscvISA.html#a11f36bd766054ee2f2cb62cf4caf3ecb">EndSubBitUnion</a>(ip);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">// Bit 7 is zero</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#affdb946a0a2536cc86ae8c3b08aa15d5">  198</a></span>&#160;    Bitfield&lt;6,  2&gt;  <a class="code" href="namespaceRiscvISA.html#affdb946a0a2536cc86ae8c3b08aa15d5">excCode</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">// Bits 1-0 are zeros</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(CauseReg)</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PRIdReg)</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aa8e8c03e6ef1bdfeb25c76545e3e4ae5">  203</a></span>&#160;    Bitfield&lt;31, 24&gt; <a class="code" href="namespaceRiscvISA.html#aa8e8c03e6ef1bdfeb25c76545e3e4ae5">coOp</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a3716f37698ab45df14e7aa0c11dcf486">  204</a></span>&#160;    Bitfield&lt;23, 16&gt; <a class="code" href="namespaceRiscvISA.html#a3716f37698ab45df14e7aa0c11dcf486">coId</a>;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a20dce32266a1d7bfe7d9f08d41ba2a0d">  205</a></span>&#160;    Bitfield&lt;15, 8&gt;  <a class="code" href="namespaceRiscvISA.html#a20dce32266a1d7bfe7d9f08d41ba2a0d">procId</a>;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a943225fac37ab007f0e700acb43433e2">  206</a></span>&#160;    Bitfield&lt;7,  0&gt;  <a class="code" href="namespaceRiscvISA.html#a943225fac37ab007f0e700acb43433e2">rev</a>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(PRIdReg)</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(EBaseReg)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="comment">// Bit 31 is one</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">// Bit 30 is zero</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af00bbd8ddaf5301da166d2c977da7960">  212</a></span>&#160;    Bitfield&lt;29, 12&gt; <a class="code" href="namespaceRiscvISA.html#af00bbd8ddaf5301da166d2c977da7960">exceptionBase</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// Bits 11-10 are zeros</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a4189276fbb9e7eca69f676ce9fc998ae">  214</a></span>&#160;    Bitfield&lt;9,  9&gt;  <a class="code" href="namespaceRiscvISA.html#a4189276fbb9e7eca69f676ce9fc998ae">cpuNum</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(EBaseReg)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(ConfigReg)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    Bitfield&lt;31&gt;     <a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#aa4f7d5c5359b6ea5417999cdaddb353d">  219</a></span>&#160;    Bitfield&lt;30, 28&gt; <a class="code" href="namespaceRiscvISA.html#aa4f7d5c5359b6ea5417999cdaddb353d">k23</a>;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a75790b44088aec0aab7270b829cf0ad7">  220</a></span>&#160;    Bitfield&lt;27, 25&gt; <a class="code" href="namespaceRiscvISA.html#a75790b44088aec0aab7270b829cf0ad7">ku</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    Bitfield&lt;24, 16&gt; <a class="code" href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">impl</a>;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a965de6e8eb1c5fc9110ed2ebc6c7f3e7">  222</a></span>&#160;    Bitfield&lt;15&gt;     <a class="code" href="namespaceRiscvISA.html#a965de6e8eb1c5fc9110ed2ebc6c7f3e7">be</a>;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a0048403987fbff477df66ea6c3d810ae">  223</a></span>&#160;    Bitfield&lt;14, 13&gt; <a class="code" href="namespaceRiscvISA.html#a0048403987fbff477df66ea6c3d810ae">at</a>;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a9b2de7ec80df0ca6f32fc1d7b7fb31f8">  224</a></span>&#160;    Bitfield&lt;12, 10&gt; <a class="code" href="namespaceRiscvISA.html#a9b2de7ec80df0ca6f32fc1d7b7fb31f8">ar</a>;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a9484dde4baae44740fdd20ccb48dfcc4">  225</a></span>&#160;    Bitfield&lt;9,  7&gt;  <a class="code" href="namespaceRiscvISA.html#a9484dde4baae44740fdd20ccb48dfcc4">mt</a>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">// Bits 6-4 are zeros</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a0d02fb5a608227533af4066247fd5b3b">  227</a></span>&#160;    Bitfield&lt;3&gt;      <a class="code" href="namespaceRiscvISA.html#a0d02fb5a608227533af4066247fd5b3b">vi</a>;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a67c9c0a87974f0a759aaf37fcd2d982d">  228</a></span>&#160;    Bitfield&lt;2,  0&gt;  <a class="code" href="namespaceRiscvISA.html#a67c9c0a87974f0a759aaf37fcd2d982d">k0</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(ConfigReg)</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(Config1Reg)</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    Bitfield&lt;31&gt;     m;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ac297f4a5148f5a642965bd07cd6b02eb">  233</a></span>&#160;    Bitfield&lt;30, 25&gt; <a class="code" href="namespaceRiscvISA.html#ac297f4a5148f5a642965bd07cd6b02eb">mmuSize</a>;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a5917c79c817f67c071615c7d41c4b691">  234</a></span>&#160;    Bitfield&lt;24, 22&gt; <a class="code" href="namespaceRiscvISA.html#a5917c79c817f67c071615c7d41c4b691">is</a>;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a4769a60fde9bcdea7ac3438da9407f48">  235</a></span>&#160;    Bitfield&lt;21, 19&gt; <a class="code" href="namespaceRiscvISA.html#a4769a60fde9bcdea7ac3438da9407f48">il</a>;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a99d3af09d84c8275e146bfe6793c181f">  236</a></span>&#160;    Bitfield&lt;18, 16&gt; <a class="code" href="namespaceRiscvISA.html#a99d3af09d84c8275e146bfe6793c181f">ia</a>;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#abd39441182c1beeadf0016221341f423">  237</a></span>&#160;    Bitfield&lt;15, 13&gt; <a class="code" href="namespaceRiscvISA.html#abd39441182c1beeadf0016221341f423">ds</a>;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ae58149d931ac3a0239478e993920224a">  238</a></span>&#160;    Bitfield&lt;12, 10&gt; <a class="code" href="namespaceRiscvISA.html#ae58149d931ac3a0239478e993920224a">dl</a>;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af80f493d4396d2207ef0952b7c8e4162">  239</a></span>&#160;    Bitfield&lt;9,  7&gt;  <a class="code" href="namespaceRiscvISA.html#af80f493d4396d2207ef0952b7c8e4162">da</a>;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a9ff36ad6756998b0d047c9abfc9a255d">  240</a></span>&#160;    Bitfield&lt;6&gt;      <a class="code" href="namespaceRiscvISA.html#a9ff36ad6756998b0d047c9abfc9a255d">c2</a>;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad74300ba9bdd20e6ddc20efb9273bf73">  241</a></span>&#160;    Bitfield&lt;5&gt;      <a class="code" href="namespaceRiscvISA.html#ad74300ba9bdd20e6ddc20efb9273bf73">md</a>;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">  242</a></span>&#160;    Bitfield&lt;4&gt;      <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a7c310ae9d346bb059b8232c2bb7bbd2a">  243</a></span>&#160;    Bitfield&lt;3&gt;      <a class="code" href="namespaceRiscvISA.html#a7c310ae9d346bb059b8232c2bb7bbd2a">wr</a>;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a245a870d275394deaebb7030608b2fd9">  244</a></span>&#160;    Bitfield&lt;2&gt;      <a class="code" href="namespaceRiscvISA.html#a245a870d275394deaebb7030608b2fd9">ca</a>;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a5ac6562df919175f5be35982ccdad7f1">  245</a></span>&#160;    Bitfield&lt;1&gt;      <a class="code" href="namespaceRiscvISA.html#a5ac6562df919175f5be35982ccdad7f1">ep</a>;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a7e7991fe048a06e2afea62fef1c0dc7d">  246</a></span>&#160;    Bitfield&lt;0&gt;      <a class="code" href="namespaceRiscvISA.html#a7e7991fe048a06e2afea62fef1c0dc7d">fp</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(Config1Reg)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(Config2Reg)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    Bitfield&lt;31&gt;     m;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a6876029c165c2a57593b2427ab96e975">  251</a></span>&#160;    Bitfield&lt;30, 28&gt; <a class="code" href="namespaceRiscvISA.html#a6876029c165c2a57593b2427ab96e975">tu</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    Bitfield&lt;27, 24&gt; ts;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a87d700890dd897cbbe17de0b5e0e3274">  253</a></span>&#160;    Bitfield&lt;23, 20&gt; <a class="code" href="namespaceRiscvISA.html#a87d700890dd897cbbe17de0b5e0e3274">tl</a>;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a53d4adc846a54d7dbe271926e9966897">  254</a></span>&#160;    Bitfield&lt;19, 16&gt; <a class="code" href="namespaceRiscvISA.html#a53d4adc846a54d7dbe271926e9966897">ta</a>;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a804527fb566aeba125f327e247b8b79a">  255</a></span>&#160;    Bitfield&lt;15, 12&gt; <a class="code" href="namespaceRiscvISA.html#a804527fb566aeba125f327e247b8b79a">su</a>;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ac285b39d2ab5c6ce4c6acda8959e65b5">  256</a></span>&#160;    Bitfield&lt;11, 8&gt;  <a class="code" href="namespaceRiscvISA.html#ac285b39d2ab5c6ce4c6acda8959e65b5">ss</a>;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#afe0ee07d8ff7931a5d3310d73afc9219">  257</a></span>&#160;    Bitfield&lt;7,  4&gt;  <a class="code" href="namespaceRiscvISA.html#afe0ee07d8ff7931a5d3310d73afc9219">sl</a>;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad1f17453bef1ae05a0089866fdb809b1">  258</a></span>&#160;    Bitfield&lt;3,  0&gt;  <a class="code" href="namespaceRiscvISA.html#ad1f17453bef1ae05a0089866fdb809b1">sa</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(Config2Reg)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(Config3Reg)</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    Bitfield&lt;31&gt; m;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// Bits 30-11 are zeros</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a0cc93ed1979f6a3ca316af9dd68ab891">  264</a></span>&#160;    Bitfield&lt;10&gt; <a class="code" href="namespaceRiscvISA.html#a0cc93ed1979f6a3ca316af9dd68ab891">dspp</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// Bits 9-8 are zeros</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a47557c6c310a977b4ec8460b6a5fb4af">  266</a></span>&#160;    Bitfield&lt;7&gt;  <a class="code" href="namespaceRiscvISA.html#a47557c6c310a977b4ec8460b6a5fb4af">lpa</a>;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#afc6463f453e1a45889655581921a04de">  267</a></span>&#160;    Bitfield&lt;6&gt;  <a class="code" href="namespaceRiscvISA.html#afc6463f453e1a45889655581921a04de">veic</a>;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a77de7ca256deb48d7a9f4b0d1d561436">  268</a></span>&#160;    Bitfield&lt;5&gt;  <a class="code" href="namespaceRiscvISA.html#a77de7ca256deb48d7a9f4b0d1d561436">vint</a>;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a8a475c87c4f125bcf55d8b2b2b351490">  269</a></span>&#160;    Bitfield&lt;4&gt;  <a class="code" href="namespaceRiscvISA.html#a8a475c87c4f125bcf55d8b2b2b351490">sp</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// Bit 3 is zero</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    Bitfield&lt;2&gt;  <a class="code" href="namespaceRiscvISA.html#a9484dde4baae44740fdd20ccb48dfcc4">mt</a>;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad0f8f48c87dabc77e062671b360b7984">  272</a></span>&#160;    Bitfield&lt;1&gt;  <a class="code" href="namespaceRiscvISA.html#ad0f8f48c87dabc77e062671b360b7984">sm</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    Bitfield&lt;0&gt;  <a class="code" href="namespaceRiscvISA.html#a87d700890dd897cbbe17de0b5e0e3274">tl</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(Config3Reg)</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<a class="code" href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">BitUnion64</a>(WatchLoReg)</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">  277</a></span>&#160;    Bitfield&lt;63, 3&gt; <a class="code" href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">vaddr</a>;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">  278</a></span>&#160;    Bitfield&lt;2&gt;     <a class="code" href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">i</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    Bitfield&lt;1&gt;     <a class="code" href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">r</a>;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#abf2004d06baba0803e707671fb37ce50">  280</a></span>&#160;    Bitfield&lt;0&gt;     <a class="code" href="namespaceRiscvISA.html#abf2004d06baba0803e707671fb37ce50">w</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(WatchLoReg)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(WatchHiReg)</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    Bitfield&lt;31&gt;     m;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    Bitfield&lt;30&gt;     g;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// Bits 29-24 are zeros</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    Bitfield&lt;23, 16&gt; <a class="code" href="namespaceRiscvISA.html#a8570d66036aeaa587f494f53cff203f0">asid</a>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="comment">// Bits 15-12 are zeros</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    Bitfield&lt;11, 3&gt;  <a class="code" href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">mask</a>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    Bitfield&lt;2&gt;      i;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    Bitfield&lt;1&gt;      r;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    Bitfield&lt;0&gt;      w;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(WatchHiReg)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(PerfCntCtlReg)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    Bitfield&lt;31&gt;    m;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    Bitfield&lt;30&gt;    w;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// Bits 29-11 are zeros</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a84bff861d06b9a54638c991c5dfdc9ec">  299</a></span>&#160;    Bitfield&lt;10, 5&gt; <a class="code" href="namespaceRiscvISA.html#a84bff861d06b9a54638c991c5dfdc9ec">event</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    Bitfield&lt;4&gt;     ie;</div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ab58c94f3bf5d03e8b74cd03993df0a9e">  301</a></span>&#160;    Bitfield&lt;3&gt;     <a class="code" href="namespaceRiscvISA.html#ab58c94f3bf5d03e8b74cd03993df0a9e">u</a>;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#acfac3fee96a6e8b77b94dfcd30207b94">  302</a></span>&#160;    Bitfield&lt;2&gt;     <a class="code" href="namespaceRiscvISA.html#acfac3fee96a6e8b77b94dfcd30207b94">s</a>;</div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af3d2ebaf4799cee89ff2312de6631943">  303</a></span>&#160;    Bitfield&lt;1&gt;     <a class="code" href="namespaceRiscvISA.html#af3d2ebaf4799cee89ff2312de6631943">k</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    Bitfield&lt;0&gt;     exl;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(PerfCntCtlReg)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(CacheErrReg)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    Bitfield&lt;31&gt;     er;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a6e69ea827d7ea5a59b94552253dc78c1">  309</a></span>&#160;    Bitfield&lt;30&gt;     <a class="code" href="namespaceRiscvISA.html#a6e69ea827d7ea5a59b94552253dc78c1">ec</a>;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a29dc059599487f82ed47de303edbe80b">  310</a></span>&#160;    Bitfield&lt;29&gt;     <a class="code" href="namespaceRiscvISA.html#a29dc059599487f82ed47de303edbe80b">ed</a>;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a07b8b00be09cda3dd98b563e2dec254c">  311</a></span>&#160;    Bitfield&lt;28&gt;     <a class="code" href="namespaceRiscvISA.html#a07b8b00be09cda3dd98b563e2dec254c">et</a>;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#af3ef7f43590c4dee6dad4825a89acbd5">  312</a></span>&#160;    Bitfield&lt;27&gt;     <a class="code" href="namespaceRiscvISA.html#af3ef7f43590c4dee6dad4825a89acbd5">es</a>;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a241f9391c99249233ee989a6968b24cb">  313</a></span>&#160;    Bitfield&lt;26&gt;     <a class="code" href="namespaceRiscvISA.html#a241f9391c99249233ee989a6968b24cb">ee</a>;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#a85c61d01ec7eb6c0333a4ad9d421242e">  314</a></span>&#160;    Bitfield&lt;25&gt;     <a class="code" href="namespaceRiscvISA.html#a85c61d01ec7eb6c0333a4ad9d421242e">eb</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    Bitfield&lt;24, 22&gt; <a class="code" href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">impl</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    Bitfield&lt;22, 0&gt;  index;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(CacheErrReg)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<a class="code" href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">BitUnion32</a>(TagLoReg)</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ab5f0bd241f4b8138e1e64a68b6a37444">  320</a></span>&#160;    Bitfield&lt;31, 8&gt; <a class="code" href="namespaceRiscvISA.html#ab5f0bd241f4b8138e1e64a68b6a37444">pTagLo</a>;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ad8208d768c04050da3b714fb04f8f0da">  321</a></span>&#160;    Bitfield&lt;7,  6&gt; <a class="code" href="namespaceRiscvISA.html#ad8208d768c04050da3b714fb04f8f0da">pState</a>;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#afd5bcfc031af0d2d8379dd61857d4834">  322</a></span>&#160;    Bitfield&lt;5&gt;     <a class="code" href="namespaceRiscvISA.html#afd5bcfc031af0d2d8379dd61857d4834">l</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    Bitfield&lt;4,  3&gt; <a class="code" href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">impl</a>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// Bits 2-1 are zeros</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">  325</a></span>&#160;    Bitfield&lt;0&gt;     p;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<a class="code" href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">EndBitUnion</a>(TagLoReg)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;} <span class="comment">// namespace RiscvISA</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceRiscvISA_html_a860075c626b110f6170786b089a73e85"><div class="ttname"><a href="namespaceRiscvISA.html#a860075c626b110f6170786b089a73e85">RiscvISA::ie</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; ie</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00141">pra_constants.hh:141</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab56f2379ded06cb6b2321c8b0e2a9b64"><div class="ttname"><a href="namespaceRiscvISA.html#ab56f2379ded06cb6b2321c8b0e2a9b64">RiscvISA::nmi</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; nmi</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00119">pra_constants.hh:119</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae1b2c6c52e8c59956b1da4d5d42301ac"><div class="ttname"><a href="namespaceRiscvISA.html#ae1b2c6c52e8c59956b1da4d5d42301ac">RiscvISA::im2</a></div><div class="ttdeci">Bitfield&lt; 10 &gt; im2</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00129">pra_constants.hh:129</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a430d8f63d7e19a90c9807a7fcfedc967"><div class="ttname"><a href="namespaceRiscvISA.html#a430d8f63d7e19a90c9807a7fcfedc967">RiscvISA::cu3</a></div><div class="ttdeci">Bitfield&lt; 31 &gt; cu3</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00105">pra_constants.hh:105</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a9d9a7c54a94bbaae549d00556d2c9056"><div class="ttname"><a href="namespaceRiscvISA.html#a9d9a7c54a94bbaae549d00556d2c9056">RiscvISA::css</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; css</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00162">pra_constants.hh:162</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad1f17453bef1ae05a0089866fdb809b1"><div class="ttname"><a href="namespaceRiscvISA.html#ad1f17453bef1ae05a0089866fdb809b1">RiscvISA::sa</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; sa</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00258">pra_constants.hh:258</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a295f3362acdd82c3b8d65c2825d23cc3"><div class="ttname"><a href="namespaceRiscvISA.html#a295f3362acdd82c3b8d65c2825d23cc3">RiscvISA::dc</a></div><div class="ttdeci">Bitfield&lt; 27 &gt; dc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00180">pra_constants.hh:180</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a93e16753ef4098f14b1859b99f0874d3"><div class="ttname"><a href="namespaceRiscvISA.html#a93e16753ef4098f14b1859b99f0874d3">RiscvISA::hss</a></div><div class="ttdeci">hss</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00154">pra_constants.hh:154</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a07ec933991e7ae857acaf2d366069536"><div class="ttname"><a href="namespaceRiscvISA.html#a07ec933991e7ae857acaf2d366069536">RiscvISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00072">pra_constants.hh:72</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af42bb262de6d357cbc069d5c9c2b2020"><div class="ttname"><a href="namespaceRiscvISA.html#af42bb262de6d357cbc069d5c9c2b2020">RiscvISA::badVPN2</a></div><div class="ttdeci">Bitfield&lt; 22, 4 &gt; badVPN2</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00066">pra_constants.hh:66</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a99d3af09d84c8275e146bfe6793c181f"><div class="ttname"><a href="namespaceRiscvISA.html#a99d3af09d84c8275e146bfe6793c181f">RiscvISA::ia</a></div><div class="ttdeci">Bitfield&lt; 18, 16 &gt; ia</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00236">pra_constants.hh:236</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab4c103b2ddaef486bf21dce9e40603d6"><div class="ttname"><a href="namespaceRiscvISA.html#ab4c103b2ddaef486bf21dce9e40603d6">RiscvISA::px</a></div><div class="ttdeci">Bitfield&lt; 23 &gt; px</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00115">pra_constants.hh:115</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a9ff36ad6756998b0d047c9abfc9a255d"><div class="ttname"><a href="namespaceRiscvISA.html#a9ff36ad6756998b0d047c9abfc9a255d">RiscvISA::c2</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; c2</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00240">pra_constants.hh:240</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac84683c92c38c4dd4de26035c9abe3ef"><div class="ttname"><a href="namespaceRiscvISA.html#ac84683c92c38c4dd4de26035c9abe3ef">RiscvISA::cu1</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; cu1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00108">pra_constants.hh:108</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3b9e641a2a1f7851dbd51bd3af42069"><div class="ttname"><a href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">ArmISA::m</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; m</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00368">miscregs_types.hh:368</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af781a9b91ead9b5b637db0f7268e8a66"><div class="ttname"><a href="namespaceRiscvISA.html#af781a9b91ead9b5b637db0f7268e8a66">RiscvISA::sx</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; sx</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00134">pra_constants.hh:134</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad6a065e933202cd5f21817bf43a15357"><div class="ttname"><a href="namespaceRiscvISA.html#ad6a065e933202cd5f21817bf43a15357">RiscvISA::cu0</a></div><div class="ttdeci">Bitfield&lt; 28 &gt; cu0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00109">pra_constants.hh:109</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a85c61d01ec7eb6c0333a4ad9d421242e"><div class="ttname"><a href="namespaceRiscvISA.html#a85c61d01ec7eb6c0333a4ad9d421242e">RiscvISA::eb</a></div><div class="ttdeci">Bitfield&lt; 25 &gt; eb</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00314">pra_constants.hh:314</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a4769a60fde9bcdea7ac3438da9407f48"><div class="ttname"><a href="namespaceRiscvISA.html#a4769a60fde9bcdea7ac3438da9407f48">RiscvISA::il</a></div><div class="ttdeci">Bitfield&lt; 21, 19 &gt; il</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00235">pra_constants.hh:235</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aae8cfbf8050207362d2a52e0f78ba767"><div class="ttname"><a href="namespaceRiscvISA.html#aae8cfbf8050207362d2a52e0f78ba767">RiscvISA::vpn2x</a></div><div class="ttdeci">Bitfield&lt; 12, 11 &gt; vpn2x</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00100">pra_constants.hh:100</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a84bff861d06b9a54638c991c5dfdc9ec"><div class="ttname"><a href="namespaceRiscvISA.html#a84bff861d06b9a54638c991c5dfdc9ec">RiscvISA::event</a></div><div class="ttdeci">Bitfield&lt; 10, 5 &gt; event</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00299">pra_constants.hh:299</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a31b8cfa44ef1764e0aab8ce1898a107e"><div class="ttname"><a href="namespaceRiscvISA.html#a31b8cfa44ef1764e0aab8ce1898a107e">RiscvISA::ssv4</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; ssv4</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00169">pra_constants.hh:169</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae58149d931ac3a0239478e993920224a"><div class="ttname"><a href="namespaceRiscvISA.html#ae58149d931ac3a0239478e993920224a">RiscvISA::dl</a></div><div class="ttdeci">Bitfield&lt; 12, 10 &gt; dl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00238">pra_constants.hh:238</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af2d6e5f074d6e5092f2381dcd3d49a60"><div class="ttname"><a href="namespaceRiscvISA.html#af2d6e5f074d6e5092f2381dcd3d49a60">RiscvISA::iv</a></div><div class="ttdeci">Bitfield&lt; 23 &gt; iv</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00183">pra_constants.hh:183</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aef38466c519e6ac9514b36e72c01b2cf"><div class="ttname"><a href="namespaceRiscvISA.html#aef38466c519e6ac9514b36e72c01b2cf">RiscvISA::BitUnion64</a></div><div class="ttdeci">BitUnion64(STATUS) Bitfield&lt; 63 &gt; sd</div><div class="ttdoc">These fields are specified in the RISC-V Instruction Set Manual, Volume II, v1.10, accessible at www.riscv.org. </div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad8208d768c04050da3b714fb04f8f0da"><div class="ttname"><a href="namespaceRiscvISA.html#ad8208d768c04050da3b714fb04f8f0da">RiscvISA::pState</a></div><div class="ttdeci">Bitfield&lt; 7, 6 &gt; pState</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00321">pra_constants.hh:321</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a357f84c591a31335659761bee003a52b"><div class="ttname"><a href="namespaceRiscvISA.html#a357f84c591a31335659761bee003a52b">RiscvISA::ipti</a></div><div class="ttdeci">ipti</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00145">pra_constants.hh:145</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a1af402b57324a475a93421ec73965a05"><div class="ttname"><a href="namespaceRiscvISA.html#a1af402b57324a475a93421ec73965a05">RiscvISA::fr</a></div><div class="ttdeci">Bitfield&lt; 26 &gt; fr</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00112">pra_constants.hh:112</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a9de78c9a39bc08745a9c9f73705c76cc"><div class="ttname"><a href="namespaceRiscvISA.html#a9de78c9a39bc08745a9c9f73705c76cc">RiscvISA::ip0</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; ip0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00195">pra_constants.hh:195</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad68699e2e3bbd1acdd2540ed46db9c51"><div class="ttname"><a href="namespaceRiscvISA.html#ad68699e2e3bbd1acdd2540ed46db9c51">RiscvISA::ripl</a></div><div class="ttdeci">Bitfield&lt; 15, 10 &gt; ripl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00186">pra_constants.hh:186</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a79af964838a5b78932e01d5a47c0bbbb"><div class="ttname"><a href="namespaceRiscvISA.html#a79af964838a5b78932e01d5a47c0bbbb">RiscvISA::um</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; um</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00137">pra_constants.hh:137</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5631cb4101c8b8e4f6587ebb60d38ec4"><div class="ttname"><a href="namespaceRiscvISA.html#a5631cb4101c8b8e4f6587ebb60d38ec4">RiscvISA::r</a></div><div class="ttdeci">r</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00097">pra_constants.hh:97</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad9323b9e75c163fe07e4d86cf2b9e024"><div class="ttname"><a href="namespaceRiscvISA.html#ad9323b9e75c163fe07e4d86cf2b9e024">RiscvISA::ip6</a></div><div class="ttdeci">Bitfield&lt; 14 &gt; ip6</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00189">pra_constants.hh:189</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad74300ba9bdd20e6ddc20efb9273bf73"><div class="ttname"><a href="namespaceRiscvISA.html#ad74300ba9bdd20e6ddc20efb9273bf73">RiscvISA::md</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; md</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00241">pra_constants.hh:241</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad7e793a286c391fb3c52df6bbdf50828"><div class="ttname"><a href="namespaceRiscvISA.html#ad7e793a286c391fb3c52df6bbdf50828">RiscvISA::ipl</a></div><div class="ttdeci">Bitfield&lt; 15, 10 &gt; ipl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00122">pra_constants.hh:122</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a74ddef81eee435187a3ea28dfc96ec77"><div class="ttname"><a href="namespaceRiscvISA.html#a74ddef81eee435187a3ea28dfc96ec77">RiscvISA::pss</a></div><div class="ttdeci">Bitfield&lt; 9, 6 &gt; pss</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00160">pra_constants.hh:160</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae2c41b078e50a05dfa4287d82d31b846"><div class="ttname"><a href="namespaceRiscvISA.html#ae2c41b078e50a05dfa4287d82d31b846">RiscvISA::fill</a></div><div class="ttdeci">fill</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00056">pra_constants.hh:56</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af3ef7f43590c4dee6dad4825a89acbd5"><div class="ttname"><a href="namespaceRiscvISA.html#af3ef7f43590c4dee6dad4825a89acbd5">RiscvISA::es</a></div><div class="ttdeci">Bitfield&lt; 27 &gt; es</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00312">pra_constants.hh:312</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7c310ae9d346bb059b8232c2bb7bbd2a"><div class="ttname"><a href="namespaceRiscvISA.html#a7c310ae9d346bb059b8232c2bb7bbd2a">RiscvISA::wr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; wr</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00243">pra_constants.hh:243</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a4189276fbb9e7eca69f676ce9fc998ae"><div class="ttname"><a href="namespaceRiscvISA.html#a4189276fbb9e7eca69f676ce9fc998ae">RiscvISA::cpuNum</a></div><div class="ttdeci">Bitfield&lt; 9, 9 &gt; cpuNum</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00214">pra_constants.hh:214</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a4e1f0f26cd79357f729b603a41c32b0c"><div class="ttname"><a href="namespaceRiscvISA.html#a4e1f0f26cd79357f729b603a41c32b0c">RiscvISA::esp</a></div><div class="ttdeci">Bitfield&lt; 28 &gt; esp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00080">pra_constants.hh:80</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a87d700890dd897cbbe17de0b5e0e3274"><div class="ttname"><a href="namespaceRiscvISA.html#a87d700890dd897cbbe17de0b5e0e3274">RiscvISA::tl</a></div><div class="ttdeci">Bitfield&lt; 23, 20 &gt; tl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00253">pra_constants.hh:253</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0ebd55a2fe0e3cb825f70a549f599f98"><div class="ttname"><a href="namespaceRiscvISA.html#a0ebd55a2fe0e3cb825f70a549f599f98">RiscvISA::pci</a></div><div class="ttdeci">Bitfield&lt; 26 &gt; pci</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00181">pra_constants.hh:181</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0048403987fbff477df66ea6c3d810ae"><div class="ttname"><a href="namespaceRiscvISA.html#a0048403987fbff477df66ea6c3d810ae">RiscvISA::at</a></div><div class="ttdeci">Bitfield&lt; 14, 13 &gt; at</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00223">pra_constants.hh:223</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3716f37698ab45df14e7aa0c11dcf486"><div class="ttname"><a href="namespaceRiscvISA.html#a3716f37698ab45df14e7aa0c11dcf486">RiscvISA::coId</a></div><div class="ttdeci">Bitfield&lt; 23, 16 &gt; coId</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00204">pra_constants.hh:204</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a245a870d275394deaebb7030608b2fd9"><div class="ttname"><a href="namespaceRiscvISA.html#a245a870d275394deaebb7030608b2fd9">RiscvISA::ca</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; ca</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00244">pra_constants.hh:244</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa8e8c03e6ef1bdfeb25c76545e3e4ae5"><div class="ttname"><a href="namespaceRiscvISA.html#aa8e8c03e6ef1bdfeb25c76545e3e4ae5">RiscvISA::coOp</a></div><div class="ttdeci">coOp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00203">pra_constants.hh:203</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae13e44bce796f1fd5777a4bfc54a66a3"><div class="ttname"><a href="namespaceRiscvISA.html#ae13e44bce796f1fd5777a4bfc54a66a3">RiscvISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af9ee116b6bd92008b02eff135952911d"><div class="ttname"><a href="namespaceRiscvISA.html#af9ee116b6bd92008b02eff135952911d">RiscvISA::im3</a></div><div class="ttdeci">Bitfield&lt; 11 &gt; im3</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00128">pra_constants.hh:128</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a502734e7eb954ff40119a684777c681c"><div class="ttname"><a href="namespaceRiscvISA.html#a502734e7eb954ff40119a684777c681c">RiscvISA::index</a></div><div class="ttdeci">Bitfield&lt; 30, 0 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00046">pra_constants.hh:46</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_abd39441182c1beeadf0016221341f423"><div class="ttname"><a href="namespaceRiscvISA.html#abd39441182c1beeadf0016221341f423">RiscvISA::ds</a></div><div class="ttdeci">Bitfield&lt; 15, 13 &gt; ds</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00237">pra_constants.hh:237</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad3d939f952c08b09aa262c37ffa6d6a5"><div class="ttname"><a href="namespaceRiscvISA.html#ad3d939f952c08b09aa262c37ffa6d6a5">RiscvISA::aseDn</a></div><div class="ttdeci">Bitfield&lt; 12, 8 &gt; aseDn</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00082">pra_constants.hh:82</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a943225fac37ab007f0e700acb43433e2"><div class="ttname"><a href="namespaceRiscvISA.html#a943225fac37ab007f0e700acb43433e2">RiscvISA::rev</a></div><div class="ttdeci">Bitfield&lt; 7, 0 &gt; rev</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00206">pra_constants.hh:206</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a66dfc3654c923021c946931c0fad0dc6"><div class="ttname"><a href="namespaceRiscvISA.html#a66dfc3654c923021c946931c0fad0dc6">RiscvISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a9b2de7ec80df0ca6f32fc1d7b7fb31f8"><div class="ttname"><a href="namespaceRiscvISA.html#a9b2de7ec80df0ca6f32fc1d7b7fb31f8">RiscvISA::ar</a></div><div class="ttdeci">Bitfield&lt; 12, 10 &gt; ar</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00224">pra_constants.hh:224</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a75790b44088aec0aab7270b829cf0ad7"><div class="ttname"><a href="namespaceRiscvISA.html#a75790b44088aec0aab7270b829cf0ad7">RiscvISA::ku</a></div><div class="ttdeci">Bitfield&lt; 27, 25 &gt; ku</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00220">pra_constants.hh:220</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_afab71f834b4e5a78f0dfda60fc4651a0"><div class="ttname"><a href="namespaceRiscvISA.html#afab71f834b4e5a78f0dfda60fc4651a0">RiscvISA::im5</a></div><div class="ttdeci">Bitfield&lt; 13 &gt; im5</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00126">pra_constants.hh:126</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a241f9391c99249233ee989a6968b24cb"><div class="ttname"><a href="namespaceRiscvISA.html#a241f9391c99249233ee989a6968b24cb">RiscvISA::ee</a></div><div class="ttdeci">Bitfield&lt; 26 &gt; ee</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00313">pra_constants.hh:313</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad78c878b707f267cf1880d09c81c4f3e"><div class="ttname"><a href="namespaceRiscvISA.html#ad78c878b707f267cf1880d09c81c4f3e">RiscvISA::ippci</a></div><div class="ttdeci">Bitfield&lt; 28, 26 &gt; ippci</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00146">pra_constants.hh:146</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6046f6ddca7f64ea0e80085e389f9111"><div class="ttname"><a href="namespaceRiscvISA.html#a6046f6ddca7f64ea0e80085e389f9111">RiscvISA::ssv7</a></div><div class="ttdeci">ssv7</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00166">pra_constants.hh:166</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa4f7d5c5359b6ea5417999cdaddb353d"><div class="ttname"><a href="namespaceRiscvISA.html#aa4f7d5c5359b6ea5417999cdaddb353d">RiscvISA::k23</a></div><div class="ttdeci">Bitfield&lt; 30, 28 &gt; k23</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00219">pra_constants.hh:219</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_acc87f227186b3b41b6b1ba7df1b732df"><div class="ttname"><a href="namespaceRiscvISA.html#acc87f227186b3b41b6b1ba7df1b732df">RiscvISA::ssv2</a></div><div class="ttdeci">Bitfield&lt; 11, 8 &gt; ssv2</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00171">pra_constants.hh:171</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6e69ea827d7ea5a59b94552253dc78c1"><div class="ttname"><a href="namespaceRiscvISA.html#a6e69ea827d7ea5a59b94552253dc78c1">RiscvISA::ec</a></div><div class="ttdeci">Bitfield&lt; 30 &gt; ec</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00309">pra_constants.hh:309</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a22f1834dd60d12dc2a49639b5d764995"><div class="ttname"><a href="namespaceRiscvISA.html#a22f1834dd60d12dc2a49639b5d764995">RiscvISA::BitUnion32</a></div><div class="ttdeci">BitUnion32(IndexReg) Bitfield&lt; 31 &gt; p</div></div>
<div class="ttc" id="namespaceRiscvISA_html_a8a475c87c4f125bcf55d8b2b2b351490"><div class="ttname"><a href="namespaceRiscvISA.html#a8a475c87c4f125bcf55d8b2b2b351490">RiscvISA::sp</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; sp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00269">pra_constants.hh:269</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d01d3308f5a6ce118bfe0e7701a57fb"><div class="ttname"><a href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">RiscvISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a76198a24daddf7aabbb072587fc8cd82"><div class="ttname"><a href="namespaceRiscvISA.html#a76198a24daddf7aabbb072587fc8cd82">RiscvISA::aseUp</a></div><div class="ttdeci">aseUp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00078">pra_constants.hh:78</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a8570d66036aeaa587f494f53cff203f0"><div class="ttname"><a href="namespaceRiscvISA.html#a8570d66036aeaa587f494f53cff203f0">RiscvISA::asid</a></div><div class="ttdeci">Bitfield&lt; 7, 0 &gt; asid</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00101">pra_constants.hh:101</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae83fdc24d432d7b8c6dfe4b2b15989fd"><div class="ttname"><a href="namespaceRiscvISA.html#ae83fdc24d432d7b8c6dfe4b2b15989fd">RiscvISA::ip1</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; ip1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00194">pra_constants.hh:194</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad0f8f48c87dabc77e062671b360b7984"><div class="ttname"><a href="namespaceRiscvISA.html#ad0f8f48c87dabc77e062671b360b7984">RiscvISA::sm</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; sm</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00272">pra_constants.hh:272</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab9491b03f5530dfef910777ec7958cf2"><div class="ttname"><a href="namespaceRiscvISA.html#ab9491b03f5530dfef910777ec7958cf2">RiscvISA::d</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; d</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00059">pra_constants.hh:59</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a2e392376164e87a97340abc8719345af"><div class="ttname"><a href="namespaceRiscvISA.html#a2e392376164e87a97340abc8719345af">RiscvISA::ip3</a></div><div class="ttdeci">Bitfield&lt; 11 &gt; ip3</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00192">pra_constants.hh:192</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a087eb9d328fd17dd38d88f9979976a37"><div class="ttname"><a href="namespaceRiscvISA.html#a087eb9d328fd17dd38d88f9979976a37">RiscvISA::erl</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; erl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00139">pra_constants.hh:139</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_abec913d625b22eb987b970590d65791f"><div class="ttname"><a href="namespaceRiscvISA.html#abec913d625b22eb987b970590d65791f">RiscvISA::ssv6</a></div><div class="ttdeci">Bitfield&lt; 27, 24 &gt; ssv6</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00167">pra_constants.hh:167</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5282ad869086ccac71667e5537ec4480"><div class="ttname"><a href="namespaceRiscvISA.html#a5282ad869086ccac71667e5537ec4480">RiscvISA::impl</a></div><div class="ttdeci">impl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00092">pra_constants.hh:92</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7e7991fe048a06e2afea62fef1c0dc7d"><div class="ttname"><a href="namespaceRiscvISA.html#a7e7991fe048a06e2afea62fef1c0dc7d">RiscvISA::fp</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00246">pra_constants.hh:246</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0cc93ed1979f6a3ca316af9dd68ab891"><div class="ttname"><a href="namespaceRiscvISA.html#a0cc93ed1979f6a3ca316af9dd68ab891">RiscvISA::dspp</a></div><div class="ttdeci">Bitfield&lt; 10 &gt; dspp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00264">pra_constants.hh:264</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a18359ec12201d0268902e13a819a31fd"><div class="ttname"><a href="namespaceRiscvISA.html#a18359ec12201d0268902e13a819a31fd">RiscvISA::ip4</a></div><div class="ttdeci">Bitfield&lt; 12 &gt; ip4</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00191">pra_constants.hh:191</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa5f7a09b1c88569624e89558bdd26cca"><div class="ttname"><a href="namespaceRiscvISA.html#aa5f7a09b1c88569624e89558bdd26cca">RiscvISA::re</a></div><div class="ttdeci">Bitfield&lt; 25 &gt; re</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00113">pra_constants.hh:113</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a418f6a9d24347501d1420480ec490d21"><div class="ttname"><a href="namespaceRiscvISA.html#a418f6a9d24347501d1420480ec490d21">RiscvISA::ip5</a></div><div class="ttdeci">Bitfield&lt; 13 &gt; ip5</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00190">pra_constants.hh:190</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a27a1be6737c34c800fd7ea4ca2a189d6"><div class="ttname"><a href="namespaceRiscvISA.html#a27a1be6737c34c800fd7ea4ca2a189d6">RiscvISA::i</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00278">pra_constants.hh:278</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae06b592e2ab5dff851ec8015a396eb2d"><div class="ttname"><a href="namespaceRiscvISA.html#ae06b592e2ab5dff851ec8015a396eb2d">RiscvISA::wp</a></div><div class="ttdeci">Bitfield&lt; 22 &gt; wp</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00184">pra_constants.hh:184</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac4a931efe952b93b5e165d11213f63fb"><div class="ttname"><a href="namespaceRiscvISA.html#ac4a931efe952b93b5e165d11213f63fb">RiscvISA::ssv3</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; ssv3</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00170">pra_constants.hh:170</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_afffccc54f9b9f5cc58b713c09de187d4"><div class="ttname"><a href="namespaceRiscvISA.html#afffccc54f9b9f5cc58b713c09de187d4">RiscvISA::ce</a></div><div class="ttdeci">Bitfield&lt; 29, 28 &gt; ce</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00179">pra_constants.hh:179</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af0459ef16cc38db0e095763344437822"><div class="ttname"><a href="namespaceRiscvISA.html#af0459ef16cc38db0e095763344437822">RiscvISA::mx</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; mx</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00114">pra_constants.hh:114</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3aca9a7608168e128add832dbaada39a"><div class="ttname"><a href="namespaceRiscvISA.html#a3aca9a7608168e128add832dbaada39a">RiscvISA::im1</a></div><div class="ttdeci">Bitfield&lt; 9 &gt; im1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00130">pra_constants.hh:130</a></div></div>
<div class="ttc" id="arch_2riscv_2types_8hh_html"><div class="ttname"><a href="arch_2riscv_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5917c79c817f67c071615c7d41c4b691"><div class="ttname"><a href="namespaceRiscvISA.html#a5917c79c817f67c071615c7d41c4b691">RiscvISA::is</a></div><div class="ttdeci">Bitfield&lt; 24, 22 &gt; is</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00234">pra_constants.hh:234</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_abf2d082ad2fb98db722d4404a5332ec5"><div class="ttname"><a href="namespaceRiscvISA.html#abf2d082ad2fb98db722d4404a5332ec5">RiscvISA::elpa</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; elpa</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00079">pra_constants.hh:79</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6a41b4efc7ff582d41e2d9c755fe2b7b"><div class="ttname"><a href="namespaceRiscvISA.html#a6a41b4efc7ff582d41e2d9c755fe2b7b">RiscvISA::im0</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; im0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00131">pra_constants.hh:131</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a9484dde4baae44740fdd20ccb48dfcc4"><div class="ttname"><a href="namespaceRiscvISA.html#a9484dde4baae44740fdd20ccb48dfcc4">RiscvISA::mt</a></div><div class="ttdeci">Bitfield&lt; 9, 7 &gt; mt</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00225">pra_constants.hh:225</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a6779f851b0b56a9980543762cc2ac3f9"><div class="ttname"><a href="namespacePowerISA.html#a6779f851b0b56a9980543762cc2ac3f9">PowerISA::bd</a></div><div class="ttdeci">Bitfield&lt; 15, 2 &gt; bd</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5e62e1482f61afa1d2f6db5e5629ea4d"><div class="ttname"><a href="namespaceRiscvISA.html#a5e62e1482f61afa1d2f6db5e5629ea4d">RiscvISA::im6</a></div><div class="ttdeci">Bitfield&lt; 14 &gt; im6</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00125">pra_constants.hh:125</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab58c94f3bf5d03e8b74cd03993df0a9e"><div class="ttname"><a href="namespaceRiscvISA.html#ab58c94f3bf5d03e8b74cd03993df0a9e">RiscvISA::u</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; u</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00301">pra_constants.hh:301</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af3d2ebaf4799cee89ff2312de6631943"><div class="ttname"><a href="namespaceRiscvISA.html#af3d2ebaf4799cee89ff2312de6631943">RiscvISA::k</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; k</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00303">pra_constants.hh:303</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a11f36bd766054ee2f2cb62cf4caf3ecb"><div class="ttname"><a href="namespaceRiscvISA.html#a11f36bd766054ee2f2cb62cf4caf3ecb">RiscvISA::EndSubBitUnion</a></div><div class="ttdeci">EndSubBitUnion(cu) Bitfield&lt; 27 &gt; rp</div></div>
<div class="ttc" id="namespaceRiscvISA_html_af924033a67cd79a40ce45f43e94cb7ac"><div class="ttname"><a href="namespaceRiscvISA.html#af924033a67cd79a40ce45f43e94cb7ac">RiscvISA::pfn</a></div><div class="ttdeci">Bitfield&lt; 29, 6 &gt; pfn</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00057">pra_constants.hh:57</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_affdb946a0a2536cc86ae8c3b08aa15d5"><div class="ttname"><a href="namespaceRiscvISA.html#affdb946a0a2536cc86ae8c3b08aa15d5">RiscvISA::excCode</a></div><div class="ttdeci">Bitfield&lt; 6, 2 &gt; excCode</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00198">pra_constants.hh:198</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3f01f2371ca895fd5eb246031998587a"><div class="ttname"><a href="namespaceRiscvISA.html#a3f01f2371ca895fd5eb246031998587a">RiscvISA::SubBitUnion</a></div><div class="ttdeci">SubBitUnion(im, 15, 8) Bitfield&lt; 15 &gt; im7</div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0d02fb5a608227533af4066247fd5b3b"><div class="ttname"><a href="namespaceRiscvISA.html#a0d02fb5a608227533af4066247fd5b3b">RiscvISA::vi</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; vi</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00227">pra_constants.hh:227</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_afc6463f453e1a45889655581921a04de"><div class="ttname"><a href="namespaceRiscvISA.html#afc6463f453e1a45889655581921a04de">RiscvISA::veic</a></div><div class="ttdeci">Bitfield&lt; 6 &gt; veic</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00267">pra_constants.hh:267</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aab77ea2e34ab3741023633248f372890"><div class="ttname"><a href="namespaceRiscvISA.html#aab77ea2e34ab3741023633248f372890">RiscvISA::bev</a></div><div class="ttdeci">Bitfield&lt; 22 &gt; bev</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00116">pra_constants.hh:116</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3340d8e73edab7906e2ced636332ac16"><div class="ttname"><a href="namespaceRiscvISA.html#a3340d8e73edab7906e2ced636332ac16">RiscvISA::g</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; g</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00061">pra_constants.hh:61</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a77de7ca256deb48d7a9f4b0d1d561436"><div class="ttname"><a href="namespaceRiscvISA.html#a77de7ca256deb48d7a9f4b0d1d561436">RiscvISA::vint</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; vint</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00268">pra_constants.hh:268</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aadd51b8eecadba74bf5694f61641469d"><div class="ttname"><a href="namespaceRiscvISA.html#aadd51b8eecadba74bf5694f61641469d">RiscvISA::ti</a></div><div class="ttdeci">Bitfield&lt; 30 &gt; ti</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00178">pra_constants.hh:178</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a20dce32266a1d7bfe7d9f08d41ba2a0d"><div class="ttname"><a href="namespaceRiscvISA.html#a20dce32266a1d7bfe7d9f08d41ba2a0d">RiscvISA::procId</a></div><div class="ttdeci">Bitfield&lt; 15, 8 &gt; procId</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00205">pra_constants.hh:205</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_acac9a164b25d26f7fedc130f9fac91c4"><div class="ttname"><a href="namespaceRiscvISA.html#acac9a164b25d26f7fedc130f9fac91c4">RiscvISA::sr</a></div><div class="ttdeci">Bitfield&lt; 20 &gt; sr</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00118">pra_constants.hh:118</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94557829689261c75be10e714f76dbef"><div class="ttname"><a href="namespaceRiscvISA.html#a94557829689261c75be10e714f76dbef">RiscvISA::ssv1</a></div><div class="ttdeci">Bitfield&lt; 7, 4 &gt; ssv1</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00172">pra_constants.hh:172</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aaad15e7c94f1c7d4a5abb5c99be5809d"><div class="ttname"><a href="namespaceRiscvISA.html#aaad15e7c94f1c7d4a5abb5c99be5809d">RiscvISA::ess</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; ess</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00158">pra_constants.hh:158</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aeb77f281bf3f50dee8711e2696c38098"><div class="ttname"><a href="namespaceRiscvISA.html#aeb77f281bf3f50dee8711e2696c38098">RiscvISA::maskx</a></div><div class="ttdeci">Bitfield&lt; 12, 11 &gt; maskx</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00073">pra_constants.hh:73</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a3ed1dfe8b64fdf0e36bfd3a001f70309"><div class="ttname"><a href="namespaceRiscvISA.html#a3ed1dfe8b64fdf0e36bfd3a001f70309">RiscvISA::vs</a></div><div class="ttdeci">Bitfield&lt; 9, 5 &gt; vs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00148">pra_constants.hh:148</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5ac6562df919175f5be35982ccdad7f1"><div class="ttname"><a href="namespaceRiscvISA.html#a5ac6562df919175f5be35982ccdad7f1">RiscvISA::ep</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; ep</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00245">pra_constants.hh:245</a></div></div>
<div class="ttc" id="bitunion_8hh_html"><div class="ttname"><a href="bitunion_8hh.html">bitunion.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a67c9c0a87974f0a759aaf37fcd2d982d"><div class="ttname"><a href="namespaceRiscvISA.html#a67c9c0a87974f0a759aaf37fcd2d982d">RiscvISA::k0</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; k0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00228">pra_constants.hh:228</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a47557c6c310a977b4ec8460b6a5fb4af"><div class="ttname"><a href="namespaceRiscvISA.html#a47557c6c310a977b4ec8460b6a5fb4af">RiscvISA::lpa</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; lpa</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00266">pra_constants.hh:266</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_afd5bcfc031af0d2d8379dd61857d4834"><div class="ttname"><a href="namespaceRiscvISA.html#afd5bcfc031af0d2d8379dd61857d4834">RiscvISA::l</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; l</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00322">pra_constants.hh:322</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab97f3e105a21692ad5f341cabc253b03"><div class="ttname"><a href="namespaceRiscvISA.html#ab97f3e105a21692ad5f341cabc253b03">RiscvISA::random</a></div><div class="ttdeci">random</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00052">pra_constants.hh:52</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a804527fb566aeba125f327e247b8b79a"><div class="ttname"><a href="namespaceRiscvISA.html#a804527fb566aeba125f327e247b8b79a">RiscvISA::su</a></div><div class="ttdeci">Bitfield&lt; 15, 12 &gt; su</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00255">pra_constants.hh:255</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa97bc40347d965553af21d33a87fbec4"><div class="ttname"><a href="namespaceRiscvISA.html#aa97bc40347d965553af21d33a87fbec4">RiscvISA::wired</a></div><div class="ttdeci">wired</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00088">pra_constants.hh:88</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a07b8b00be09cda3dd98b563e2dec254c"><div class="ttname"><a href="namespaceRiscvISA.html#a07b8b00be09cda3dd98b563e2dec254c">RiscvISA::et</a></div><div class="ttdeci">Bitfield&lt; 28 &gt; et</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00311">pra_constants.hh:311</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_acecf7775e3f1995038869f4246835e7f"><div class="ttname"><a href="namespaceRiscvISA.html#acecf7775e3f1995038869f4246835e7f">RiscvISA::cu2</a></div><div class="ttdeci">Bitfield&lt; 30 &gt; cu2</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00107">pra_constants.hh:107</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_abbc2755fbe661759e53e96988ec230a4"><div class="ttname"><a href="namespaceRiscvISA.html#abbc2755fbe661759e53e96988ec230a4">RiscvISA::ksu</a></div><div class="ttdeci">Bitfield&lt; 4, 3 &gt; ksu</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00136">pra_constants.hh:136</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0c9365abade9858897e89b37f5ff2f29"><div class="ttname"><a href="namespaceRiscvISA.html#a0c9365abade9858897e89b37f5ff2f29">RiscvISA::v</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; v</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00060">pra_constants.hh:60</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_aa84e1c4a9a8912b6195f03bf119a8e77"><div class="ttname"><a href="namespaceRiscvISA.html#aa84e1c4a9a8912b6195f03bf119a8e77">RiscvISA::exl</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; exl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00140">pra_constants.hh:140</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a672a36afe4a4647e4647569b706f94af"><div class="ttname"><a href="namespaceRiscvISA.html#a672a36afe4a4647e4647569b706f94af">RiscvISA::EndBitUnion</a></div><div class="ttdeci">EndBitUnion(IndexReg) BitUnion32(RandomReg) Bitfield&lt; 30</div></div>
<div class="ttc" id="namespaceRiscvISA_html_a0e25e3006d04c91f5d1d82e46a37457d"><div class="ttname"><a href="namespaceRiscvISA.html#a0e25e3006d04c91f5d1d82e46a37457d">RiscvISA::eicss</a></div><div class="ttdeci">Bitfield&lt; 21, 18 &gt; eicss</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00156">pra_constants.hh:156</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a10cca4b4393252303ff48c3ea11dd1ff"><div class="ttname"><a href="namespaceRiscvISA.html#a10cca4b4393252303ff48c3ea11dd1ff">RiscvISA::im4</a></div><div class="ttdeci">Bitfield&lt; 12 &gt; im4</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00127">pra_constants.hh:127</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af80f493d4396d2207ef0952b7c8e4162"><div class="ttname"><a href="namespaceRiscvISA.html#af80f493d4396d2207ef0952b7c8e4162">RiscvISA::da</a></div><div class="ttdeci">Bitfield&lt; 9, 7 &gt; da</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00239">pra_constants.hh:239</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a058bd55b47aeb26d59ce5b9db7945dec"><div class="ttname"><a href="namespaceRiscvISA.html#a058bd55b47aeb26d59ce5b9db7945dec">RiscvISA::ux</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; ux</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00135">pra_constants.hh:135</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_afe0ee07d8ff7931a5d3310d73afc9219"><div class="ttname"><a href="namespaceRiscvISA.html#afe0ee07d8ff7931a5d3310d73afc9219">RiscvISA::sl</a></div><div class="ttdeci">Bitfield&lt; 7, 4 &gt; sl</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00257">pra_constants.hh:257</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6876029c165c2a57593b2427ab96e975"><div class="ttname"><a href="namespaceRiscvISA.html#a6876029c165c2a57593b2427ab96e975">RiscvISA::tu</a></div><div class="ttdeci">Bitfield&lt; 30, 28 &gt; tu</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00251">pra_constants.hh:251</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_acebd002e523f3b3576f2194fc8b5d010"><div class="ttname"><a href="namespaceRiscvISA.html#acebd002e523f3b3576f2194fc8b5d010">RiscvISA::ssv0</a></div><div class="ttdeci">Bitfield&lt; 3, 0 &gt; ssv0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00173">pra_constants.hh:173</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad4631182137041f04925b322a4f599eb"><div class="ttname"><a href="namespaceRiscvISA.html#ad4631182137041f04925b322a4f599eb">RiscvISA::r0</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; r0</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00138">pra_constants.hh:138</a></div></div>
<div class="ttc" id="namespaceiGbReg_1_1TxdOp_html_a95c40243f7e4760653e10ce95673f381"><div class="ttname"><a href="namespaceiGbReg_1_1TxdOp.html#a95c40243f7e4760653e10ce95673f381">iGbReg::TxdOp::ip</a></div><div class="ttdeci">bool ip(TxDesc *d)</div><div class="ttdef"><b>Definition:</b> <a href="i8254xGBe__defs_8hh_source.html#l00263">i8254xGBe_defs.hh:263</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a29dc059599487f82ed47de303edbe80b"><div class="ttname"><a href="namespaceRiscvISA.html#a29dc059599487f82ed47de303edbe80b">RiscvISA::ed</a></div><div class="ttdeci">Bitfield&lt; 29 &gt; ed</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00310">pra_constants.hh:310</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_af00bbd8ddaf5301da166d2c977da7960"><div class="ttname"><a href="namespaceRiscvISA.html#af00bbd8ddaf5301da166d2c977da7960">RiscvISA::exceptionBase</a></div><div class="ttdeci">exceptionBase</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00212">pra_constants.hh:212</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a965de6e8eb1c5fc9110ed2ebc6c7f3e7"><div class="ttname"><a href="namespaceRiscvISA.html#a965de6e8eb1c5fc9110ed2ebc6c7f3e7">RiscvISA::be</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; be</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00222">pra_constants.hh:222</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6c932ac2f8a0d6a52bdb6abc72a2a883"><div class="ttname"><a href="namespaceRiscvISA.html#a6c932ac2f8a0d6a52bdb6abc72a2a883">RiscvISA::c</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; c</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00058">pra_constants.hh:58</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab90fd41b000c34d2bdb7d5b313d563f3"><div class="ttname"><a href="namespaceRiscvISA.html#ab90fd41b000c34d2bdb7d5b313d563f3">RiscvISA::ip2</a></div><div class="ttdeci">Bitfield&lt; 10 &gt; ip2</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00193">pra_constants.hh:193</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a53d4adc846a54d7dbe271926e9966897"><div class="ttname"><a href="namespaceRiscvISA.html#a53d4adc846a54d7dbe271926e9966897">RiscvISA::ta</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; ta</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00254">pra_constants.hh:254</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a6f710e970bb5e186ab4c02e287feadef"><div class="ttname"><a href="namespaceRiscvISA.html#a6f710e970bb5e186ab4c02e287feadef">RiscvISA::pteBase</a></div><div class="ttdeci">pteBase</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00065">pra_constants.hh:65</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a7e4c8069ebf94f93df56d4edc95583f0"><div class="ttname"><a href="namespaceRiscvISA.html#a7e4c8069ebf94f93df56d4edc95583f0">RiscvISA::ssv5</a></div><div class="ttdeci">Bitfield&lt; 23, 20 &gt; ssv5</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00168">pra_constants.hh:168</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae1ed74c050abab4ef188c45d0e240b2a"><div class="ttname"><a href="namespaceRiscvISA.html#ae1ed74c050abab4ef188c45d0e240b2a">RiscvISA::vpn2</a></div><div class="ttdeci">Bitfield&lt; 39, 13 &gt; vpn2</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00099">pra_constants.hh:99</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac297f4a5148f5a642965bd07cd6b02eb"><div class="ttname"><a href="namespaceRiscvISA.html#ac297f4a5148f5a642965bd07cd6b02eb">RiscvISA::mmuSize</a></div><div class="ttdeci">Bitfield&lt; 30, 25 &gt; mmuSize</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00233">pra_constants.hh:233</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_afe5f7c8e9cb64eea801781b44f087b1b"><div class="ttname"><a href="namespaceRiscvISA.html#afe5f7c8e9cb64eea801781b44f087b1b">RiscvISA::ts</a></div><div class="ttdeci">Bitfield&lt; 21 &gt; ts</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00117">pra_constants.hh:117</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_acfac3fee96a6e8b77b94dfcd30207b94"><div class="ttname"><a href="namespaceRiscvISA.html#acfac3fee96a6e8b77b94dfcd30207b94">RiscvISA::s</a></div><div class="ttdeci">Bitfield&lt; 2 &gt; s</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00302">pra_constants.hh:302</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ac285b39d2ab5c6ce4c6acda8959e65b5"><div class="ttname"><a href="namespaceRiscvISA.html#ac285b39d2ab5c6ce4c6acda8959e65b5">RiscvISA::ss</a></div><div class="ttdeci">Bitfield&lt; 11, 8 &gt; ss</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00256">pra_constants.hh:256</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_abf2004d06baba0803e707671fb37ce50"><div class="ttname"><a href="namespaceRiscvISA.html#abf2004d06baba0803e707671fb37ce50">RiscvISA::w</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; w</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00280">pra_constants.hh:280</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ab5f0bd241f4b8138e1e64a68b6a37444"><div class="ttname"><a href="namespaceRiscvISA.html#ab5f0bd241f4b8138e1e64a68b6a37444">RiscvISA::pTagLo</a></div><div class="ttdeci">pTagLo</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00320">pra_constants.hh:320</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
