# Digital System Design Lab Task-02
## Design of a 3 bit Synchronous Counter with 7SEG Display 
<img width="1167" height="593" alt="image" src="https://github.com/user-attachments/assets/8d867720-ab9c-411a-832f-0f98dc61f194" />
