[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Scr1SvTests/slpp_all/surelog.log.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:1:31: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_arch_description.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_arch_types.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_riscv_isa_decoding.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_hdu.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_csr.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_ipic.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_tdu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_tdu.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_ipic.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_exu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_memif.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ialu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_search_ms1.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_idu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ifu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_lsu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_mprf.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_top.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_cg.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_clk_ctrl.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc.sv:1:31: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_tapc.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_dm.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_synchronizer.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_core_top.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dm.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dmi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_scu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_scu.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dmem_router.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_imem_router.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dp_memory.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_tcm.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_timer.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_top_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_tracelog.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_runtests.sv:1: Non ASCII character detected, replaced by space.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:38:1: No timescale set for "scr1_pipe_hdu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_tdu.sv:37:1: No timescale set for "scr1_pipe_tdu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_ipic.sv:40:1: No timescale set for "scr1_ipic".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:47:1: No timescale set for "scr1_pipe_csr".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_exu.sv:54:1: No timescale set for "scr1_pipe_exu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ialu.sv:30:1: No timescale set for "scr1_pipe_ialu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_idu.sv:23:1: No timescale set for "scr1_pipe_idu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ifu.sv:33:1: No timescale set for "scr1_pipe_ifu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_lsu.sv:30:1: No timescale set for "scr1_pipe_lsu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_mprf.sv:9:1: No timescale set for "scr1_pipe_mprf".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_top.sv:23:1: No timescale set for "scr1_pipe_top".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:9:1: No timescale set for "scr1_reset_buf_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:49:1: No timescale set for "scr1_reset_sync_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:101:1: No timescale set for "scr1_data_sync_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:154:1: No timescale set for "scr1_reset_qlfy_adapter_cell_sync".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:197:1: No timescale set for "scr1_reset_and2_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:209:1: No timescale set for "scr1_reset_and3_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:221:1: No timescale set for "scr1_reset_mux2_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_cg.sv:9:1: No timescale set for "scr1_cg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_clk_ctrl.sv:9:1: No timescale set for "scr1_clk_ctrl".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:9:1: No timescale set for "scr1_tapc_shift_reg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc.sv:32:1: No timescale set for "scr1_tapc".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_synchronizer.sv:12:1: No timescale set for "scr1_tapc_synchronizer".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_core_top.sv:20:1: No timescale set for "scr1_core_top".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dm.sv:46:1: No timescale set for "scr1_dm".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dmi.sv:22:1: No timescale set for "scr1_dmi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_scu.sv:34:1: No timescale set for "scr1_scu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dmem_router.sv:8:1: No timescale set for "scr1_dmem_router".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_imem_router.sv:8:1: No timescale set for "scr1_imem_router".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dp_memory.sv:9:1: No timescale set for "scr1_dp_memory".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_tcm.sv:10:1: No timescale set for "scr1_tcm".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_timer.sv:9:1: No timescale set for "scr1_timer".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:9:1: No timescale set for "scr1_mem_axi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_top_axi.sv:16:1: No timescale set for "scr1_top_axi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:9:1: No timescale set for "scr1_memory_tb_axi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:11:1: No timescale set for "scr1_top_tb_axi".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_cg.sv:9:1: Compile module "work@scr1_cg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_clk_ctrl.sv:9:1: Compile module "work@scr1_clk_ctrl".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_core_top.sv:20:1: Compile module "work@scr1_core_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:101:1: Compile module "work@scr1_data_sync_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dm.sv:46:1: Compile module "work@scr1_dm".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dmem_router.sv:8:1: Compile module "work@scr1_dmem_router".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dmi.sv:22:1: Compile module "work@scr1_dmi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dp_memory.sv:9:1: Compile module "work@scr1_dp_memory".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_imem_router.sv:8:1: Compile module "work@scr1_imem_router".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_ipic.sv:40:1: Compile module "work@scr1_ipic".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:9:1: Compile module "work@scr1_mem_axi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:9:1: Compile module "work@scr1_memory_tb_axi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:47:1: Compile module "work@scr1_pipe_csr".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_exu.sv:54:1: Compile module "work@scr1_pipe_exu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:38:1: Compile module "work@scr1_pipe_hdu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ialu.sv:30:1: Compile module "work@scr1_pipe_ialu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_idu.sv:23:1: Compile module "work@scr1_pipe_idu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ifu.sv:33:1: Compile module "work@scr1_pipe_ifu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_lsu.sv:30:1: Compile module "work@scr1_pipe_lsu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_mprf.sv:9:1: Compile module "work@scr1_pipe_mprf".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_tdu.sv:37:1: Compile module "work@scr1_pipe_tdu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_top.sv:23:1: Compile module "work@scr1_pipe_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:197:1: Compile module "work@scr1_reset_and2_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:209:1: Compile module "work@scr1_reset_and3_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:9:1: Compile module "work@scr1_reset_buf_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:221:1: Compile module "work@scr1_reset_mux2_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:154:1: Compile module "work@scr1_reset_qlfy_adapter_cell_sync".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:49:1: Compile module "work@scr1_reset_sync_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_scu.sv:34:1: Compile module "work@scr1_scu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc.sv:32:1: Compile module "work@scr1_tapc".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:9:1: Compile module "work@scr1_tapc_shift_reg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_synchronizer.sv:12:1: Compile module "work@scr1_tapc_synchronizer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_tcm.sv:10:1: Compile module "work@scr1_tcm".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_timer.sv:9:1: Compile module "work@scr1_timer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_top_axi.sv:16:1: Compile module "work@scr1_top_axi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:11:1: Compile module "work@scr1_top_tb_axi".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:81:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_pwrup_rstn_reset_sync.gen_reset_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:81:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_rstn_reset_sync.gen_reset_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:81:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_cpu_rstn_reset_sync.gen_reset_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:129:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.i_sys_rstn_status_sync.gen_data_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:129:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.i_core_rstn_status_sync.gen_data_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:129:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.i_hdu_rstn_status_sync.gen_data_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:701:14: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_csr.mtvec_base_ro_rw".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:611:10: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_hdu.genblk13".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:830:10: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_hdu.genblk20".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:57:10: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_bypass_reg.dr_shift_reg".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:37:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_idcode_reg.dr_shift_reg".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:37:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_dr_bld_id_reg.dr_shift_reg".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:301:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_imem_axi.axi_resp_bp".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:301:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_dmem_axi.axi_resp_bp".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:196:10: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:196:10: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:1: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[3]".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:11:1: Top level module "work@scr1_top_tb_axi".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 46.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               266
array_typespec                                        11
array_var                                             11
assert_stmt                                           32
assign_stmt                                           59
assignment                                          1813
begin                                               1103
bit_select                                           579
bit_typespec                                         242
bit_var                                                6
case_item                                            624
case_stmt                                            121
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                           11388
cont_assign                                         1130
delay_control                                          7
design                                                 1
enum_const                                           241
enum_typespec                                         45
enum_var                                             139
event_control                                        157
for_stmt                                              22
func_call                                             28
function                                              19
gen_if_else                                            8
gen_region                                            11
gen_scope                                             48
gen_scope_array                                       48
hier_path                                            591
if_else                                              225
if_stmt                                              223
include_file_info                                    108
indexed_part_select                                   25
initial                                                2
int_typespec                                         793
int_var                                               32
integer_typespec                                      72
integer_var                                            3
io_decl                                               27
logic_net                                           3237
logic_typespec                                      3686
logic_var                                           1052
method_func_call                                       4
module_inst                                          162
named_begin                                           14
operation                                           5543
package                                                2
packed_array_typespec                                  9
packed_array_var                                       6
param_assign                                         905
parameter                                            915
part_select                                          319
port                                                2646
property_spec                                         32
range                                               2530
ref_module                                            43
ref_obj                                            13482
return_stmt                                            8
string_typespec                                       12
string_var                                             8
struct_net                                            25
struct_typespec                                       21
struct_var                                            31
sys_func_call                                        128
tagged_pattern                                         1
task                                                   9
typespec_member                                       88
unsupported_typespec                                   5
var_select                                             1
while_stmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Scr1SvTests/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 36
[   NOTE] : 49


[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_ipic.sv           | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_ipic_000.sv                | 154 | 603 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_csr_000.sv            | 430 | 1167 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_exu.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_exu_000.sv            | 472 | 1061 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_hdu_000.sv            | 340 | 904 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ialu.sv      | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_ialu_000.sv           | 330 | 720 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_idu.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_idu_000.sv            | 450 | 876 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ifu.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_ifu_000.sv            | 330 | 826 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_lsu.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_lsu_000.sv            | 173 | 351 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_mprf.sv      | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_mprf_000.sv           | 96 | 167 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_tdu.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_tdu_000.sv            | 287 | 610 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_top.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_pipe_top_000.sv            | 591 | 809 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_tracelog.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_tracelog_000.sv            | 222 | 295 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_cg.sv           | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_cg_000.sv                  | 10 | 30 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv  | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_reset_cells_000.sv         | 107 | 231 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_clk_ctrl.sv                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_clk_ctrl_000.sv            | 23 | 53 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_core_top.sv                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_core_top_000.sv            | 371 | 519 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dm.sv                      | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_dm_000.sv                  | 370 | 1425 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dmi.sv                     | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_dmi_000.sv                 | 54 | 182 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_scu.sv                     | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_scu_000.sv                 | 202 | 514 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc.sv                    | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_tapc_000.sv                | 142 | 457 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv          | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_tapc_shift_reg_000.sv      | 43 | 110 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_synchronizer.sv       | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_tapc_synchronizer_000.sv   | 56 | 183 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_arch_description.svh   | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_arch_description_000.svh   | 100 | 213 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_arch_types.svh         | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_arch_types_000.svh         | 26 | 70 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_csr.svh                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_csr_000.svh                | 94 | 194 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_dm.svh                 | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_dm_000.svh                 | 14 | 138 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_hdu.svh                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_hdu_000.svh                | 60 | 160 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_ipic.svh               | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_ipic_000.svh               | 15 | 55 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_memif.svh              | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_memif_000.svh              | 15 | 47 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_riscv_isa_decoding.svh | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_riscv_isa_decoding_000.svh | 49 | 182 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_scu.svh                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_scu_000.svh                | 35 | 81 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_search_ms1.svh         | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_search_ms1_000.svh         | 40 | 92 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_tapc.svh               | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_tapc_000.svh               | 15 | 63 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_tdu.svh                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_tdu_000.svh                | 43 | 117 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv             | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_memory_tb_axi_000.sv       | 255 | 393 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_top_tb_axi_000.sv          | 397 | 509 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_runtests.sv           | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_top_tb_runtests_000.sv     | 65 | 184 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dmem_router.sv              | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_dmem_router_000.sv         | 89 | 278 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dp_memory.sv                | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_dp_memory_000.sv           | 58 | 109 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_imem_router.sv              | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_imem_router_000.sv         | 58 | 185 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv                  | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_mem_axi_000.sv             | 161 | 363 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_tcm.sv                      | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_tcm_000.sv                 | 62 | 129 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_timer.sv                    | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_timer_000.sv               | 69 | 271 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_top_axi.sv                  | ${SURELOG_DIR}/build/regression/Scr1SvTests/roundtrip/scr1_top_axi_000.sv             | 548 | 701 |