<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1936" height="1056" x="-229" y="13" />
 <generation
   synthesis="VHDL"
   greybox="1"
   simulation="VHDL"
   path="C:/Users/Jon/Desktop/ADC_TESTBENCH/" />
</preferences>
