

================================================================
== Vitis HLS Report for 'backward_fcc'
================================================================
* Date:           Tue May  3 13:02:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        backward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 4                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_37_1                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_38_2                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_43_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_44_4                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_49_5_VITIS_LOOP_50_6  |        ?|        ?|         8|          1|          1|      ?|       yes|
        |- VITIS_LOOP_57_7                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 9                           |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 10                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 11                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 12                          |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_67_8                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_68_9                 |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_73_10                 |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_74_11                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 8
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3
  * Pipeline-12: initiation interval (II) = 1, depth = 3
  * Pipeline-13: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 144
* Pipeline : 14
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 30 31 32 }
  Pipeline-3 : II = 1, D = 3, States = { 40 41 42 }
  Pipeline-4 : II = 1, D = 3, States = { 54 55 56 }
  Pipeline-5 : II = 1, D = 3, States = { 68 69 70 }
  Pipeline-6 : II = 1, D = 8, States = { 73 74 75 76 77 78 79 80 }
  Pipeline-7 : II = 1, D = 3, States = { 82 83 84 }
  Pipeline-8 : II = 1, D = 3, States = { 86 87 88 }
  Pipeline-9 : II = 1, D = 3, States = { 97 98 99 }
  Pipeline-10 : II = 1, D = 3, States = { 105 106 107 }
  Pipeline-11 : II = 1, D = 3, States = { 113 114 115 }
  Pipeline-12 : II = 1, D = 3, States = { 125 126 127 }
  Pipeline-13 : II = 1, D = 3, States = { 137 138 139 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 23 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 33 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 
32 --> 30 
33 --> 34 43 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 43 41 
41 --> 42 
42 --> 40 
43 --> 85 44 
44 --> 45 58 
45 --> 46 
46 --> 47 57 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 57 55 
55 --> 56 
56 --> 54 
57 --> 44 
58 --> 59 72 
59 --> 60 
60 --> 61 71 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 71 69 
69 --> 70 
70 --> 68 
71 --> 58 
72 --> 73 
73 --> 81 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 73 
81 --> 82 
82 --> 85 83 
83 --> 84 
84 --> 82 
85 --> 93 86 
86 --> 89 87 
87 --> 88 
88 --> 86 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 112 97 
97 --> 100 98 
98 --> 99 
99 --> 97 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 108 106 
106 --> 107 
107 --> 105 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 120 113 
113 --> 116 114 
114 --> 115 
115 --> 113 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 133 
122 --> 123 
123 --> 124 132 
124 --> 125 
125 --> 128 126 
126 --> 127 
127 --> 125 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 121 
133 --> 134 
134 --> 135 
135 --> 136 144 
136 --> 137 
137 --> 140 138 
138 --> 139 
139 --> 137 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 133 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 145 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 145 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 146 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 146 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 147 [1/1] (1.00ns)   --->   "%db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db"   --->   Operation 147 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 148 [1/1] (1.00ns)   --->   "%dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw"   --->   Operation 148 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 149 [1/1] (1.00ns)   --->   "%dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy"   --->   Operation 149 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 150 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx"   --->   Operation 150 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 151 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 151 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 152 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 152 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%xbuf_V = alloca i32 1" [backward_fcc/backprop.cpp:24]   --->   Operation 153 'alloca' 'xbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [backward_fcc/backprop.cpp:25]   --->   Operation 154 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%dxbuf_V = alloca i32 1" [backward_fcc/backprop.cpp:26]   --->   Operation 155 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [backward_fcc/backprop.cpp:27]   --->   Operation 156 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%dybuf_V = alloca i32 1" [backward_fcc/backprop.cpp:28]   --->   Operation 157 'alloca' 'dybuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [backward_fcc/backprop.cpp:29]   --->   Operation 158 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 159 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_ne  i32 %xdim_read, i32 0" [backward_fcc/backprop.cpp:32]   --->   Operation 159 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 160 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_13, i32 0, i32 0, void @empty_1, i32 0, i32 100, void @empty_23, void @empty_15, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_22, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_5"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i32 %xdim_read" [backward_fcc/backprop.cpp:32]   --->   Operation 182 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %loop-memcpy-residual-header230, void %loop-memcpy-expansion227.preheader" [backward_fcc/backprop.cpp:32]   --->   Operation 183 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31"   --->   Operation 184 'partselect' 'p_cast' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast"   --->   Operation 185 'sext' 'p_cast_cast' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %p_cast_cast"   --->   Operation 186 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 187 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %xdim_read"   --->   Operation 187 'readreq' 'empty' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 188 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %xdim_read"   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 189 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %xdim_read"   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 190 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %xdim_read"   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 191 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %xdim_read"   --->   Operation 191 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 192 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %xdim_read"   --->   Operation 192 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 193 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %xdim_read"   --->   Operation 193 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion227"   --->   Operation 194 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.49>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%loop_index228 = phi i63 %empty_33, void %loop-memcpy-expansion227.split, i63 0, void %loop-memcpy-expansion227.preheader"   --->   Operation 195 'phi' 'loop_index228' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (3.49ns)   --->   "%empty_33 = add i63 %loop_index228, i63 1"   --->   Operation 196 'add' 'empty_33' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (2.78ns)   --->   "%exitcond28544 = icmp_eq  i63 %loop_index228, i63 %sext_ln32" [backward_fcc/backprop.cpp:32]   --->   Operation 198 'icmp' 'exitcond28544' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 199 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %exitcond28544, void %loop-memcpy-expansion227.split, void %loop-memcpy-residual-header230.loopexit" [backward_fcc/backprop.cpp:32]   --->   Operation 200 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%empty_35 = trunc i63 %loop_index228"   --->   Operation 201 'trunc' 'empty_35' <Predicate = (!exitcond28544)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 202 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr"   --->   Operation 202 'read' 'gmem_addr_read' <Predicate = (!exitcond28544)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%loop_index228_cast_cast = zext i7 %empty_35"   --->   Operation 203 'zext' 'loop_index228_cast_cast' <Predicate = (!exitcond28544)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %loop_index228_cast_cast"   --->   Operation 204 'getelementptr' 'xbuf_V_addr' <Predicate = (!exitcond28544)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_read, i7 %xbuf_V_addr"   --->   Operation 205 'store' 'store_ln0' <Predicate = (!exitcond28544)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion227"   --->   Operation 206 'br' 'br_ln0' <Predicate = (!exitcond28544)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.47>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header230"   --->   Operation 207 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_ne  i32 %ydim_read, i32 0" [backward_fcc/backprop.cpp:33]   --->   Operation 208 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %ydim_read" [backward_fcc/backprop.cpp:33]   --->   Operation 209 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %ydim_read" [backward_fcc/backprop.cpp:33]   --->   Operation 210 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %loop-memcpy-residual-header224, void %loop-memcpy-expansion221.preheader" [backward_fcc/backprop.cpp:33]   --->   Operation 211 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31"   --->   Operation 212 'partselect' 'p_cast1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i31 %p_cast1"   --->   Operation 213 'sext' 'p_cast1_cast' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %p_cast1_cast"   --->   Operation 214 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 215 [7/7] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read"   --->   Operation 215 'readreq' 'empty_97' <Predicate = (icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 216 [6/7] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read"   --->   Operation 216 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 217 [5/7] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read"   --->   Operation 217 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 218 [4/7] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read"   --->   Operation 218 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 219 [3/7] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read"   --->   Operation 219 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 220 [2/7] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read"   --->   Operation 220 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 221 [1/7] (7.30ns)   --->   "%empty_97 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %ydim_read"   --->   Operation 221 'readreq' 'empty_97' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion221"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 20 <SV = 17> <Delay = 3.49>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%loop_index222 = phi i63 %empty_36, void %loop-memcpy-expansion221.split, i63 0, void %loop-memcpy-expansion221.preheader"   --->   Operation 223 'phi' 'loop_index222' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (3.49ns)   --->   "%empty_36 = add i63 %loop_index222, i63 1"   --->   Operation 224 'add' 'empty_36' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 225 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (2.78ns)   --->   "%exitcond28443 = icmp_eq  i63 %loop_index222, i63 %sext_ln33" [backward_fcc/backprop.cpp:33]   --->   Operation 226 'icmp' 'exitcond28443' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 227 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond28443, void %loop-memcpy-expansion221.split, void %loop-memcpy-residual-header224.loopexit" [backward_fcc/backprop.cpp:33]   --->   Operation 228 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%empty_38 = trunc i63 %loop_index222"   --->   Operation 229 'trunc' 'empty_38' <Predicate = (!exitcond28443)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 230 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1"   --->   Operation 230 'read' 'gmem_addr_1_read' <Predicate = (!exitcond28443)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%loop_index222_cast_cast = zext i7 %empty_38"   --->   Operation 231 'zext' 'loop_index222_cast_cast' <Predicate = (!exitcond28443)> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %loop_index222_cast_cast"   --->   Operation 232 'getelementptr' 'dbbuf_V_addr' <Predicate = (!exitcond28443)> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_1_read, i7 %dbbuf_V_addr"   --->   Operation 233 'store' 'store_ln0' <Predicate = (!exitcond28443)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion221"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!exitcond28443)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header224"   --->   Operation 235 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln32, void %loop-memcpy-residual-header218, void %loop-memcpy-expansion215.preheader" [backward_fcc/backprop.cpp:34]   --->   Operation 236 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31"   --->   Operation 237 'partselect' 'p_cast2' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i31 %p_cast2"   --->   Operation 238 'sext' 'p_cast2_cast' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast2_cast"   --->   Operation 239 'getelementptr' 'gmem_addr_2' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_23 : Operation 240 [7/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read"   --->   Operation 240 'readreq' 'empty_96' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 241 [6/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read"   --->   Operation 241 'readreq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 242 [5/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read"   --->   Operation 242 'readreq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 243 [4/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read"   --->   Operation 243 'readreq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 244 [3/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read"   --->   Operation 244 'readreq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 245 [2/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read"   --->   Operation 245 'readreq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 246 [1/7] (7.30ns)   --->   "%empty_96 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read"   --->   Operation 246 'readreq' 'empty_96' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 247 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion215"   --->   Operation 247 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 30 <SV = 25> <Delay = 3.49>
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%loop_index216 = phi i63 %empty_39, void %loop-memcpy-expansion215.split, i63 0, void %loop-memcpy-expansion215.preheader"   --->   Operation 248 'phi' 'loop_index216' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 249 [1/1] (3.49ns)   --->   "%empty_39 = add i63 %loop_index216, i63 1"   --->   Operation 249 'add' 'empty_39' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 250 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 251 [1/1] (2.78ns)   --->   "%exitcond28342 = icmp_eq  i63 %loop_index216, i63 %sext_ln32" [backward_fcc/backprop.cpp:32]   --->   Operation 251 'icmp' 'exitcond28342' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 252 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %exitcond28342, void %loop-memcpy-expansion215.split, void %loop-memcpy-residual-header218.loopexit" [backward_fcc/backprop.cpp:32]   --->   Operation 253 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 254 [1/1] (0.00ns)   --->   "%empty_41 = trunc i63 %loop_index216"   --->   Operation 254 'trunc' 'empty_41' <Predicate = (!exitcond28342)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 255 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2"   --->   Operation 255 'read' 'gmem_addr_2_read' <Predicate = (!exitcond28342)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 3.25>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%loop_index216_cast_cast = zext i7 %empty_41"   --->   Operation 256 'zext' 'loop_index216_cast_cast' <Predicate = (!exitcond28342)> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %loop_index216_cast_cast"   --->   Operation 257 'getelementptr' 'dxbuf_V_addr' <Predicate = (!exitcond28342)> <Delay = 0.00>
ST_32 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_2_read, i7 %dxbuf_V_addr"   --->   Operation 258 'store' 'store_ln0' <Predicate = (!exitcond28342)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_32 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion215"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!exitcond28342)> <Delay = 0.00>

State 33 <SV = 26> <Delay = 7.30>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header218"   --->   Operation 260 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_33 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln33, void %loop-memcpy-residual-header212, void %loop-memcpy-expansion209.preheader" [backward_fcc/backprop.cpp:35]   --->   Operation 261 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 262 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dy_read, i32 1, i32 31"   --->   Operation 262 'partselect' 'p_cast3' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_33 : Operation 263 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i31 %p_cast3"   --->   Operation 263 'sext' 'p_cast3_cast' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_33 : Operation 264 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %p_cast3_cast"   --->   Operation 264 'getelementptr' 'gmem_addr_3' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_33 : Operation 265 [7/7] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %ydim_read"   --->   Operation 265 'readreq' 'empty_95' <Predicate = (icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 27> <Delay = 7.30>
ST_34 : Operation 266 [6/7] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %ydim_read"   --->   Operation 266 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 28> <Delay = 7.30>
ST_35 : Operation 267 [5/7] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %ydim_read"   --->   Operation 267 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 29> <Delay = 7.30>
ST_36 : Operation 268 [4/7] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %ydim_read"   --->   Operation 268 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 30> <Delay = 7.30>
ST_37 : Operation 269 [3/7] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %ydim_read"   --->   Operation 269 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 7.30>
ST_38 : Operation 270 [2/7] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %ydim_read"   --->   Operation 270 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 32> <Delay = 7.30>
ST_39 : Operation 271 [1/7] (7.30ns)   --->   "%empty_95 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %ydim_read"   --->   Operation 271 'readreq' 'empty_95' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion209"   --->   Operation 272 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 40 <SV = 33> <Delay = 3.49>
ST_40 : Operation 273 [1/1] (0.00ns)   --->   "%loop_index210 = phi i63 %empty_42, void %loop-memcpy-expansion209.split, i63 0, void %loop-memcpy-expansion209.preheader"   --->   Operation 273 'phi' 'loop_index210' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 274 [1/1] (3.49ns)   --->   "%empty_42 = add i63 %loop_index210, i63 1"   --->   Operation 274 'add' 'empty_42' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 275 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 276 [1/1] (2.78ns)   --->   "%exitcond28241 = icmp_eq  i63 %loop_index210, i63 %sext_ln33" [backward_fcc/backprop.cpp:33]   --->   Operation 276 'icmp' 'exitcond28241' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 277 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 277 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond28241, void %loop-memcpy-expansion209.split, void %loop-memcpy-residual-header212.loopexit" [backward_fcc/backprop.cpp:33]   --->   Operation 278 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 279 [1/1] (0.00ns)   --->   "%empty_44 = trunc i63 %loop_index210"   --->   Operation 279 'trunc' 'empty_44' <Predicate = (!exitcond28241)> <Delay = 0.00>

State 41 <SV = 34> <Delay = 7.30>
ST_41 : Operation 280 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_3"   --->   Operation 280 'read' 'gmem_addr_3_read' <Predicate = (!exitcond28241)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 35> <Delay = 3.25>
ST_42 : Operation 281 [1/1] (0.00ns)   --->   "%loop_index210_cast_cast = zext i7 %empty_44"   --->   Operation 281 'zext' 'loop_index210_cast_cast' <Predicate = (!exitcond28241)> <Delay = 0.00>
ST_42 : Operation 282 [1/1] (0.00ns)   --->   "%dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %loop_index210_cast_cast"   --->   Operation 282 'getelementptr' 'dybuf_V_addr' <Predicate = (!exitcond28241)> <Delay = 0.00>
ST_42 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_3_read, i7 %dybuf_V_addr"   --->   Operation 283 'store' 'store_ln0' <Predicate = (!exitcond28241)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_42 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion209"   --->   Operation 284 'br' 'br_ln0' <Predicate = (!exitcond28241)> <Delay = 0.00>

State 43 <SV = 34> <Delay = 4.06>
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header212"   --->   Operation 285 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_43 : Operation 286 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp_sgt  i32 %ydim_read, i32 0" [backward_fcc/backprop.cpp:37]   --->   Operation 286 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 287 [1/1] (1.58ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %._crit_edge151, void %.lr.ph180" [backward_fcc/backprop.cpp:37]   --->   Operation 287 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 288 [1/1] (2.47ns)   --->   "%cmp47172 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 288 'icmp' 'cmp47172' <Predicate = (icmp_ln37)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 289 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %xdim_read"   --->   Operation 289 'trunc' 'empty_45' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 290 [1/1] (1.58ns)   --->   "%br_ln37 = br void" [backward_fcc/backprop.cpp:37]   --->   Operation 290 'br' 'br_ln37' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 44 <SV = 35> <Delay = 6.91>
ST_44 : Operation 291 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln37, void %._crit_edge176, i31 0, void %.lr.ph180" [backward_fcc/backprop.cpp:37]   --->   Operation 291 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 292 [1/1] (2.52ns)   --->   "%add_ln37 = add i31 %i, i31 1" [backward_fcc/backprop.cpp:37]   --->   Operation 292 'add' 'add_ln37' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 293 [1/1] (2.47ns)   --->   "%icmp_ln37_1 = icmp_eq  i31 %i, i31 %trunc_ln33" [backward_fcc/backprop.cpp:37]   --->   Operation 293 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 294 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 294 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37_1, void %.split39, void %.lr.ph170.preheader" [backward_fcc/backprop.cpp:37]   --->   Operation 295 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 296 [1/1] (0.00ns)   --->   "%empty_47 = trunc i31 %i" [backward_fcc/backprop.cpp:37]   --->   Operation 296 'trunc' 'empty_47' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_44 : Operation 297 [2/2] (6.91ns)   --->   "%empty_48 = mul i31 %i, i31 %empty_45" [backward_fcc/backprop.cpp:37]   --->   Operation 297 'mul' 'empty_48' <Predicate = (!icmp_ln37_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 298 [1/1] (1.58ns)   --->   "%br_ln43 = br void %.lr.ph170" [backward_fcc/backprop.cpp:43]   --->   Operation 298 'br' 'br_ln43' <Predicate = (icmp_ln37_1)> <Delay = 1.58>

State 45 <SV = 36> <Delay = 6.91>
ST_45 : Operation 299 [1/2] (6.91ns)   --->   "%empty_48 = mul i31 %i, i31 %empty_45" [backward_fcc/backprop.cpp:37]   --->   Operation 299 'mul' 'empty_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 37> <Delay = 4.17>
ST_46 : Operation 300 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [backward_fcc/backprop.cpp:37]   --->   Operation 300 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i7 %empty_47" [backward_fcc/backprop.cpp:39]   --->   Operation 301 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 302 [1/1] (4.17ns)   --->   "%mul_ln39 = mul i14 %zext_ln39, i14 100" [backward_fcc/backprop.cpp:39]   --->   Operation 302 'mul' 'mul_ln39' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 303 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_48, i1 0" [backward_fcc/backprop.cpp:37]   --->   Operation 303 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 304 [1/1] (2.55ns)   --->   "%empty_49 = add i32 %tmp, i32 %dw_read" [backward_fcc/backprop.cpp:37]   --->   Operation 304 'add' 'empty_49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp47172, void %._crit_edge176, void %.lr.ph175" [backward_fcc/backprop.cpp:38]   --->   Operation 305 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_49, i32 1, i32 31" [backward_fcc/backprop.cpp:38]   --->   Operation 306 'partselect' 'trunc_ln1' <Predicate = (cmp47172)> <Delay = 0.00>
ST_46 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i31 %trunc_ln1" [backward_fcc/backprop.cpp:38]   --->   Operation 307 'sext' 'sext_ln38' <Predicate = (cmp47172)> <Delay = 0.00>
ST_46 : Operation 308 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln38" [backward_fcc/backprop.cpp:38]   --->   Operation 308 'getelementptr' 'gmem_addr_4' <Predicate = (cmp47172)> <Delay = 0.00>

State 47 <SV = 38> <Delay = 7.30>
ST_47 : Operation 309 [7/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 309 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 39> <Delay = 7.30>
ST_48 : Operation 310 [6/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 310 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 40> <Delay = 7.30>
ST_49 : Operation 311 [5/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 311 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 41> <Delay = 7.30>
ST_50 : Operation 312 [4/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 312 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 42> <Delay = 7.30>
ST_51 : Operation 313 [3/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 313 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 43> <Delay = 7.30>
ST_52 : Operation 314 [2/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 314 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 44> <Delay = 7.30>
ST_53 : Operation 315 [1/7] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 315 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 316 [1/1] (1.58ns)   --->   "%br_ln38 = br void" [backward_fcc/backprop.cpp:38]   --->   Operation 316 'br' 'br_ln38' <Predicate = true> <Delay = 1.58>

State 54 <SV = 45> <Delay = 2.52>
ST_54 : Operation 317 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln38, void %.split37, i31 0, void %.lr.ph175" [backward_fcc/backprop.cpp:38]   --->   Operation 317 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 318 [1/1] (2.52ns)   --->   "%add_ln38 = add i31 %j, i31 1" [backward_fcc/backprop.cpp:38]   --->   Operation 318 'add' 'add_ln38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 319 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [backward_fcc/backprop.cpp:38]   --->   Operation 319 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 320 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 320 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 321 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %j_cast, i32 %xdim_read" [backward_fcc/backprop.cpp:38]   --->   Operation 321 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 322 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 322 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split37, void %._crit_edge176.loopexit" [backward_fcc/backprop.cpp:38]   --->   Operation 323 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %j" [backward_fcc/backprop.cpp:39]   --->   Operation 324 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_54 : Operation 325 [1/1] (1.81ns)   --->   "%add_ln39 = add i14 %mul_ln39, i14 %trunc_ln39" [backward_fcc/backprop.cpp:39]   --->   Operation 325 'add' 'add_ln39' <Predicate = (!icmp_ln38)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 46> <Delay = 7.30>
ST_55 : Operation 326 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_4" [backward_fcc/backprop.cpp:39]   --->   Operation 326 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 47> <Delay = 3.25>
ST_56 : Operation 327 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [backward_fcc/backprop.cpp:38]   --->   Operation 327 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i14 %add_ln39" [backward_fcc/backprop.cpp:39]   --->   Operation 328 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 329 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln39_1" [backward_fcc/backprop.cpp:39]   --->   Operation 329 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_56 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 %gmem_addr_4_read, i14 %dwbuf_V_addr" [backward_fcc/backprop.cpp:39]   --->   Operation 330 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_56 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 331 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 57 <SV = 46> <Delay = 0.00>
ST_57 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge176"   --->   Operation 332 'br' 'br_ln0' <Predicate = (cmp47172)> <Delay = 0.00>
ST_57 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 333 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 58 <SV = 36> <Delay = 6.91>
ST_58 : Operation 334 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln43, void %._crit_edge166, i31 0, void %.lr.ph170.preheader" [backward_fcc/backprop.cpp:43]   --->   Operation 334 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 335 [1/1] (2.52ns)   --->   "%add_ln43 = add i31 %i_1, i31 1" [backward_fcc/backprop.cpp:43]   --->   Operation 335 'add' 'add_ln43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 336 [1/1] (2.47ns)   --->   "%icmp_ln43 = icmp_eq  i31 %i_1, i31 %trunc_ln33" [backward_fcc/backprop.cpp:43]   --->   Operation 336 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 337 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 337 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split35, void %.lr.ph160.preheader" [backward_fcc/backprop.cpp:43]   --->   Operation 338 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 339 [1/1] (0.00ns)   --->   "%empty_53 = trunc i31 %i_1" [backward_fcc/backprop.cpp:43]   --->   Operation 339 'trunc' 'empty_53' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_58 : Operation 340 [2/2] (6.91ns)   --->   "%empty_54 = mul i31 %i_1, i31 %empty_45" [backward_fcc/backprop.cpp:43]   --->   Operation 340 'mul' 'empty_54' <Predicate = (!icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i31 %trunc_ln33" [backward_fcc/backprop.cpp:49]   --->   Operation 341 'zext' 'zext_ln49' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_58 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i32 %xdim_read" [backward_fcc/backprop.cpp:49]   --->   Operation 342 'zext' 'zext_ln49_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_58 : Operation 343 [2/2] (6.91ns)   --->   "%mul_ln49 = mul i63 %zext_ln49, i63 %zext_ln49_1" [backward_fcc/backprop.cpp:49]   --->   Operation 343 'mul' 'mul_ln49' <Predicate = (icmp_ln43)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 37> <Delay = 6.91>
ST_59 : Operation 344 [1/2] (6.91ns)   --->   "%empty_54 = mul i31 %i_1, i31 %empty_45" [backward_fcc/backprop.cpp:43]   --->   Operation 344 'mul' 'empty_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 38> <Delay = 4.17>
ST_60 : Operation 345 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [backward_fcc/backprop.cpp:43]   --->   Operation 345 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %empty_53" [backward_fcc/backprop.cpp:45]   --->   Operation 346 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 347 [1/1] (4.17ns)   --->   "%mul_ln45 = mul i14 %zext_ln45, i14 100" [backward_fcc/backprop.cpp:45]   --->   Operation 347 'mul' 'mul_ln45' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_54, i1 0" [backward_fcc/backprop.cpp:43]   --->   Operation 348 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 349 [1/1] (2.55ns)   --->   "%empty_55 = add i32 %tmp_1, i32 %w_read" [backward_fcc/backprop.cpp:43]   --->   Operation 349 'add' 'empty_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %cmp47172, void %._crit_edge166, void %.lr.ph165" [backward_fcc/backprop.cpp:44]   --->   Operation 350 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_55, i32 1, i32 31" [backward_fcc/backprop.cpp:44]   --->   Operation 351 'partselect' 'trunc_ln2' <Predicate = (cmp47172)> <Delay = 0.00>
ST_60 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i31 %trunc_ln2" [backward_fcc/backprop.cpp:44]   --->   Operation 352 'sext' 'sext_ln44' <Predicate = (cmp47172)> <Delay = 0.00>
ST_60 : Operation 353 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %sext_ln44" [backward_fcc/backprop.cpp:44]   --->   Operation 353 'getelementptr' 'gmem_addr_5' <Predicate = (cmp47172)> <Delay = 0.00>

State 61 <SV = 39> <Delay = 7.30>
ST_61 : Operation 354 [7/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 354 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 40> <Delay = 7.30>
ST_62 : Operation 355 [6/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 355 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 41> <Delay = 7.30>
ST_63 : Operation 356 [5/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 356 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 42> <Delay = 7.30>
ST_64 : Operation 357 [4/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 357 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 43> <Delay = 7.30>
ST_65 : Operation 358 [3/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 358 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 44> <Delay = 7.30>
ST_66 : Operation 359 [2/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 359 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 45> <Delay = 7.30>
ST_67 : Operation 360 [1/7] (7.30ns)   --->   "%empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 360 'readreq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 361 [1/1] (1.58ns)   --->   "%br_ln44 = br void" [backward_fcc/backprop.cpp:44]   --->   Operation 361 'br' 'br_ln44' <Predicate = true> <Delay = 1.58>

State 68 <SV = 46> <Delay = 2.52>
ST_68 : Operation 362 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln44, void %.split33, i31 0, void %.lr.ph165" [backward_fcc/backprop.cpp:44]   --->   Operation 362 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 363 [1/1] (2.52ns)   --->   "%add_ln44 = add i31 %j_1, i31 1" [backward_fcc/backprop.cpp:44]   --->   Operation 363 'add' 'add_ln44' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 364 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [backward_fcc/backprop.cpp:44]   --->   Operation 364 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 365 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 365 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 366 [1/1] (2.47ns)   --->   "%icmp_ln44 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [backward_fcc/backprop.cpp:44]   --->   Operation 366 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 367 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 367 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split33, void %._crit_edge166.loopexit" [backward_fcc/backprop.cpp:44]   --->   Operation 368 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i31 %j_1" [backward_fcc/backprop.cpp:45]   --->   Operation 369 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_68 : Operation 370 [1/1] (1.81ns)   --->   "%add_ln45 = add i14 %mul_ln45, i14 %trunc_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 370 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 47> <Delay = 7.30>
ST_69 : Operation 371 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_5" [backward_fcc/backprop.cpp:45]   --->   Operation 371 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 48> <Delay = 3.25>
ST_70 : Operation 372 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [backward_fcc/backprop.cpp:44]   --->   Operation 372 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_70 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i14 %add_ln45" [backward_fcc/backprop.cpp:45]   --->   Operation 373 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_70 : Operation 374 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln45_1" [backward_fcc/backprop.cpp:45]   --->   Operation 374 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_70 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln45 = store i16 %gmem_addr_5_read, i14 %wbuf_V_addr" [backward_fcc/backprop.cpp:45]   --->   Operation 375 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_70 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 376 'br' 'br_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>

State 71 <SV = 47> <Delay = 0.00>
ST_71 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge166"   --->   Operation 377 'br' 'br_ln0' <Predicate = (cmp47172)> <Delay = 0.00>
ST_71 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph170"   --->   Operation 378 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 72 <SV = 37> <Delay = 6.91>
ST_72 : Operation 379 [1/2] (6.91ns)   --->   "%mul_ln49 = mul i63 %zext_ln49, i63 %zext_ln49_1" [backward_fcc/backprop.cpp:49]   --->   Operation 379 'mul' 'mul_ln49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 380 [1/1] (1.58ns)   --->   "%br_ln49 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [backward_fcc/backprop.cpp:49]   --->   Operation 380 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 73 <SV = 38> <Delay = 5.72>
ST_73 : Operation 381 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph160.preheader, i63 %add_ln49_1, void %._crit_edge156.loopexit" [backward_fcc/backprop.cpp:49]   --->   Operation 381 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 382 [1/1] (0.00ns)   --->   "%i_2 = phi i31 0, void %.lr.ph160.preheader, i31 %select_ln49_3, void %._crit_edge156.loopexit" [backward_fcc/backprop.cpp:49]   --->   Operation 382 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 383 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.lr.ph160.preheader, i32 %add_ln50, void %._crit_edge156.loopexit" [backward_fcc/backprop.cpp:50]   --->   Operation 383 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 384 [1/1] (3.49ns)   --->   "%add_ln49_1 = add i63 %indvar_flatten, i63 1" [backward_fcc/backprop.cpp:49]   --->   Operation 384 'add' 'add_ln49_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 385 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 385 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 386 [1/1] (2.78ns)   --->   "%icmp_ln49 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln49" [backward_fcc/backprop.cpp:49]   --->   Operation 386 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %._crit_edge156.loopexit, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [backward_fcc/backprop.cpp:49]   --->   Operation 387 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 388 [1/1] (2.52ns)   --->   "%add_ln49 = add i31 %i_2, i31 1" [backward_fcc/backprop.cpp:49]   --->   Operation 388 'add' 'add_ln49' <Predicate = (!icmp_ln49)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 389 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp_eq  i32 %j_2, i32 %xdim_read" [backward_fcc/backprop.cpp:50]   --->   Operation 389 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln49)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 390 [1/1] (0.69ns)   --->   "%select_ln49 = select i1 %icmp_ln50, i32 0, i32 %j_2" [backward_fcc/backprop.cpp:49]   --->   Operation 390 'select' 'select_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i31 %add_ln49" [backward_fcc/backprop.cpp:49]   --->   Operation 391 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i31 %i_2" [backward_fcc/backprop.cpp:49]   --->   Operation 392 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 393 [1/1] (0.99ns)   --->   "%select_ln49_2 = select i1 %icmp_ln50, i7 %trunc_ln49, i7 %trunc_ln49_1" [backward_fcc/backprop.cpp:49]   --->   Operation 393 'select' 'select_ln49_2' <Predicate = (!icmp_ln49)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i7 %select_ln49_2"   --->   Operation 394 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 395 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i14 %zext_ln1118_1, i14 100"   --->   Operation 395 'mul' 'mul_ln1118' <Predicate = (!icmp_ln49)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 396 [1/1] (0.73ns)   --->   "%select_ln49_3 = select i1 %icmp_ln50, i31 %add_ln49, i31 %i_2" [backward_fcc/backprop.cpp:49]   --->   Operation 396 'select' 'select_ln49_3' <Predicate = (!icmp_ln49)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln49"   --->   Operation 397 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 398 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %select_ln49, i32 1" [backward_fcc/backprop.cpp:50]   --->   Operation 398 'add' 'add_ln50' <Predicate = (!icmp_ln49)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 39> <Delay = 3.25>
ST_74 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i7 %select_ln49_2" [backward_fcc/backprop.cpp:49]   --->   Operation 399 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_74 : Operation 400 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i14 %zext_ln1118_1, i14 100"   --->   Operation 400 'mul' 'mul_ln1118' <Predicate = (!icmp_ln49)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 401 [1/1] (0.00ns)   --->   "%dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln49_2" [backward_fcc/backprop.cpp:49]   --->   Operation 401 'getelementptr' 'dybuf_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_74 : Operation 402 [2/2] (3.25ns)   --->   "%dybuf_V_load = load i7 %dybuf_V_addr_1" [backward_fcc/backprop.cpp:49]   --->   Operation 402 'load' 'dybuf_V_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_74 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i14 %trunc_ln1118"   --->   Operation 403 'zext' 'zext_ln1118' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_74 : Operation 404 [1/1] (0.00ns)   --->   "%xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1118"   --->   Operation 404 'getelementptr' 'xbuf_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_74 : Operation 405 [2/2] (3.25ns)   --->   "%xbuf_V_load = load i7 %xbuf_V_addr_1"   --->   Operation 405 'load' 'xbuf_V_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 75 <SV = 40> <Delay = 4.30>
ST_75 : Operation 406 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i14 %zext_ln1118_1, i14 100"   --->   Operation 406 'mul' 'mul_ln1118' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 407 [1/2] (3.25ns)   --->   "%dybuf_V_load = load i7 %dybuf_V_addr_1" [backward_fcc/backprop.cpp:49]   --->   Operation 407 'load' 'dybuf_V_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %dybuf_V_load" [backward_fcc/backprop.cpp:49]   --->   Operation 408 'sext' 'sext_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_75 : Operation 409 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i14 %mul_ln1118, i14 %trunc_ln1118"   --->   Operation 409 'add' 'add_ln1118' <Predicate = (!icmp_ln49)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 410 [1/2] (3.25ns)   --->   "%xbuf_V_load = load i7 %xbuf_V_addr_1"   --->   Operation 410 'load' 'xbuf_V_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_75 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %xbuf_V_load"   --->   Operation 411 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_75 : Operation 412 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln49"   --->   Operation 412 'mul' 'mul_ln1192' <Predicate = (!icmp_ln49)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 76 <SV = 41> <Delay = 5.35>
ST_76 : Operation 413 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i14 %mul_ln1118, i14 %trunc_ln1118"   --->   Operation 413 'add' 'add_ln1118' <Predicate = (!icmp_ln49)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i14 %add_ln1118"   --->   Operation 414 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_76 : Operation 415 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 415 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_76 : Operation 416 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_2"   --->   Operation 416 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_76 : Operation 417 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i14 %wbuf_V_addr_1"   --->   Operation 417 'load' 'wbuf_V_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_76 : Operation 418 [2/2] (3.25ns)   --->   "%lhs = load i14 %dwbuf_V_addr_1"   --->   Operation 418 'load' 'lhs' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_76 : Operation 419 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln49"   --->   Operation 419 'mul' 'mul_ln1192' <Predicate = (!icmp_ln49)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 42> <Delay = 5.40>
ST_77 : Operation 420 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i14 %wbuf_V_addr_1"   --->   Operation 420 'load' 'wbuf_V_load' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_77 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %wbuf_V_load"   --->   Operation 421 'sext' 'sext_ln1118' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_77 : Operation 422 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln49"   --->   Operation 422 'mul' 'mul_ln1115' <Predicate = (!icmp_ln49)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 423 [1/2] (3.25ns)   --->   "%lhs = load i14 %dwbuf_V_addr_1"   --->   Operation 423 'load' 'lhs' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_77 : Operation 424 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 424 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_77 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i23 %sext_ln1118_1, i23 %sext_ln49"   --->   Operation 425 'mul' 'mul_ln1192' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 426 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 426 'add' 'ret_V' <Predicate = (!icmp_ln49)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 43> <Delay = 5.35>
ST_78 : Operation 427 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln49"   --->   Operation 427 'mul' 'mul_ln1115' <Predicate = (!icmp_ln49)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 428 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 428 'add' 'ret_V' <Predicate = (!icmp_ln49)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 429 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_78 : Operation 430 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_1, i14 %dwbuf_V_addr_1"   --->   Operation 430 'store' 'store_ln708' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 79 <SV = 44> <Delay = 2.15>
ST_79 : Operation 431 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln49"   --->   Operation 431 'mul' 'mul_ln1115' <Predicate = (!icmp_ln49)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 45> <Delay = 3.25>
ST_80 : Operation 432 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_49_5_VITIS_LOOP_50_6_str"   --->   Operation 432 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_80 : Operation 433 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 433 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_80 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [backward_fcc/backprop.cpp:50]   --->   Operation 434 'specloopname' 'specloopname_ln50' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_80 : Operation 435 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1118, i23 %sext_ln49"   --->   Operation 435 'mul' 'mul_ln1115' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %mul_ln1115, i32 7, i32 22"   --->   Operation 436 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_80 : Operation 437 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1118" [backward_fcc/backprop.cpp:51]   --->   Operation 437 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_80 : Operation 438 [1/1] (3.25ns)   --->   "%store_ln51 = store i16 %trunc_ln5, i7 %dxbuf_V_addr_1" [backward_fcc/backprop.cpp:51]   --->   Operation 438 'store' 'store_ln51' <Predicate = (!icmp_ln49)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_80 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 439 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 81 <SV = 39> <Delay = 1.58>
ST_81 : Operation 440 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 440 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 82 <SV = 40> <Delay = 3.25>
ST_82 : Operation 441 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln57, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i31 0, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [backward_fcc/backprop.cpp:57]   --->   Operation 441 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 442 [1/1] (2.52ns)   --->   "%add_ln57 = add i31 %i_3, i31 1" [backward_fcc/backprop.cpp:57]   --->   Operation 442 'add' 'add_ln57' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 443 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 443 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 444 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp_eq  i31 %i_3, i31 %trunc_ln33" [backward_fcc/backprop.cpp:57]   --->   Operation 444 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 445 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 445 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge151.loopexit" [backward_fcc/backprop.cpp:57]   --->   Operation 446 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_3"   --->   Operation 447 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_82 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %trunc_ln703"   --->   Operation 448 'zext' 'zext_ln703' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_82 : Operation 449 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 449 'getelementptr' 'dbbuf_V_addr_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_82 : Operation 450 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i7 %dbbuf_V_addr_1"   --->   Operation 450 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_82 : Operation 451 [1/1] (0.00ns)   --->   "%dybuf_V_addr_2 = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln703"   --->   Operation 451 'getelementptr' 'dybuf_V_addr_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_82 : Operation 452 [2/2] (3.25ns)   --->   "%dybuf_V_load_1 = load i7 %dybuf_V_addr_2"   --->   Operation 452 'load' 'dybuf_V_load_1' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 83 <SV = 41> <Delay = 5.33>
ST_83 : Operation 453 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i7 %dbbuf_V_addr_1"   --->   Operation 453 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 454 [1/2] (3.25ns)   --->   "%dybuf_V_load_1 = load i7 %dybuf_V_addr_2"   --->   Operation 454 'load' 'dybuf_V_load_1' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_83 : Operation 455 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dybuf_V_load_1, i16 %dbbuf_V_load"   --->   Operation 455 'add' 'add_ln703' <Predicate = (!icmp_ln57)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 42> <Delay = 3.25>
ST_84 : Operation 456 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [backward_fcc/backprop.cpp:57]   --->   Operation 456 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_84 : Operation 457 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i7 %dbbuf_V_addr_1"   --->   Operation 457 'store' 'store_ln703' <Predicate = (!icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_84 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 458 'br' 'br_ln0' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 85 <SV = 41> <Delay = 7.30>
ST_85 : Operation 459 [1/1] (1.58ns)   --->   "%br_ln0 = br void %._crit_edge151"   --->   Operation 459 'br' 'br_ln0' <Predicate = (icmp_ln37)> <Delay = 1.58>
ST_85 : Operation 460 [1/1] (0.00ns)   --->   "%cmp177_pr = phi i1 0, void %loop-memcpy-residual-header212, i1 1, void %._crit_edge151.loopexit"   --->   Operation 460 'phi' 'cmp177_pr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln33, void %loop-memcpy-residual-header206, void %loop-memcpy-expansion203.preheader" [backward_fcc/backprop.cpp:62]   --->   Operation 461 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 462 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31"   --->   Operation 462 'partselect' 'p_cast6' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_85 : Operation 463 [1/1] (0.00ns)   --->   "%p_cast6_cast = sext i31 %p_cast6"   --->   Operation 463 'sext' 'p_cast6_cast' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_85 : Operation 464 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i32 %p_cast6_cast"   --->   Operation 464 'getelementptr' 'gmem_addr_6' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_85 : Operation 465 [1/1] (7.30ns)   --->   "%empty_59 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_6, i32 %ydim_read"   --->   Operation 465 'writereq' 'empty_59' <Predicate = (icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion203"   --->   Operation 466 'br' 'br_ln0' <Predicate = (icmp_ln33)> <Delay = 1.58>

State 86 <SV = 42> <Delay = 3.49>
ST_86 : Operation 467 [1/1] (0.00ns)   --->   "%loop_index204 = phi i63 %empty_60, void %loop-memcpy-expansion203.split, i63 0, void %loop-memcpy-expansion203.preheader"   --->   Operation 467 'phi' 'loop_index204' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 468 [1/1] (3.49ns)   --->   "%empty_60 = add i63 %loop_index204, i63 1"   --->   Operation 468 'add' 'empty_60' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 469 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 469 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 470 [1/1] (2.78ns)   --->   "%exitcond24928 = icmp_eq  i63 %loop_index204, i63 %sext_ln33" [backward_fcc/backprop.cpp:33]   --->   Operation 470 'icmp' 'exitcond24928' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 471 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 471 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond24928, void %loop-memcpy-expansion203.split, void %loop-memcpy-residual-header206.loopexit" [backward_fcc/backprop.cpp:33]   --->   Operation 472 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 473 [1/1] (0.00ns)   --->   "%empty_62 = trunc i63 %loop_index204"   --->   Operation 473 'trunc' 'empty_62' <Predicate = (!exitcond24928)> <Delay = 0.00>
ST_86 : Operation 474 [1/1] (0.00ns)   --->   "%loop_index204_cast_cast = zext i7 %empty_62"   --->   Operation 474 'zext' 'loop_index204_cast_cast' <Predicate = (!exitcond24928)> <Delay = 0.00>
ST_86 : Operation 475 [1/1] (0.00ns)   --->   "%dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %loop_index204_cast_cast"   --->   Operation 475 'getelementptr' 'dbbuf_V_addr_2' <Predicate = (!exitcond24928)> <Delay = 0.00>
ST_86 : Operation 476 [2/2] (3.25ns)   --->   "%dbbuf_V_load_1 = load i7 %dbbuf_V_addr_2"   --->   Operation 476 'load' 'dbbuf_V_load_1' <Predicate = (!exitcond24928)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 87 <SV = 43> <Delay = 3.25>
ST_87 : Operation 477 [1/2] (3.25ns)   --->   "%dbbuf_V_load_1 = load i7 %dbbuf_V_addr_2"   --->   Operation 477 'load' 'dbbuf_V_load_1' <Predicate = (!exitcond24928)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 88 <SV = 44> <Delay = 7.30>
ST_88 : Operation 478 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_6, i16 %dbbuf_V_load_1, i2 3"   --->   Operation 478 'write' 'write_ln0' <Predicate = (!exitcond24928)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion203"   --->   Operation 479 'br' 'br_ln0' <Predicate = (!exitcond24928)> <Delay = 0.00>

State 89 <SV = 43> <Delay = 7.30>
ST_89 : Operation 480 [5/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [backward_fcc/backprop.cpp:63]   --->   Operation 480 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 44> <Delay = 7.30>
ST_90 : Operation 481 [4/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [backward_fcc/backprop.cpp:63]   --->   Operation 481 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 45> <Delay = 7.30>
ST_91 : Operation 482 [3/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [backward_fcc/backprop.cpp:63]   --->   Operation 482 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 46> <Delay = 7.30>
ST_92 : Operation 483 [2/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [backward_fcc/backprop.cpp:63]   --->   Operation 483 'writeresp' 'empty_93' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 47> <Delay = 7.30>
ST_93 : Operation 484 [1/5] (7.30ns)   --->   "%empty_93 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6" [backward_fcc/backprop.cpp:63]   --->   Operation 484 'writeresp' 'empty_93' <Predicate = (icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln63 = br void %loop-memcpy-residual-header206" [backward_fcc/backprop.cpp:63]   --->   Operation 485 'br' 'br_ln63' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_93 : Operation 486 [2/2] (6.91ns)   --->   "%mul_ln63 = mul i32 %ydim_read, i32 %xdim_read" [backward_fcc/backprop.cpp:63]   --->   Operation 486 'mul' 'mul_ln63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 48> <Delay = 6.91>
ST_94 : Operation 487 [1/2] (6.91ns)   --->   "%mul_ln63 = mul i32 %ydim_read, i32 %xdim_read" [backward_fcc/backprop.cpp:63]   --->   Operation 487 'mul' 'mul_ln63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 49> <Delay = 2.47>
ST_95 : Operation 488 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %mul_ln63, i32 0" [backward_fcc/backprop.cpp:63]   --->   Operation 488 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 50> <Delay = 7.30>
ST_96 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i32 %mul_ln63" [backward_fcc/backprop.cpp:63]   --->   Operation 489 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %loop-memcpy-expansion197.preheader, void %loop-memcpy-residual-header194" [backward_fcc/backprop.cpp:63]   --->   Operation 490 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 491 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dw_read, i32 1, i32 31"   --->   Operation 491 'partselect' 'p_cast7' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_96 : Operation 492 [1/1] (0.00ns)   --->   "%p_cast7_cast = sext i31 %p_cast7"   --->   Operation 492 'sext' 'p_cast7_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_96 : Operation 493 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i32 %p_cast7_cast"   --->   Operation 493 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_96 : Operation 494 [1/1] (7.30ns)   --->   "%empty_94 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_7, i32 %mul_ln63" [backward_fcc/backprop.cpp:63]   --->   Operation 494 'writereq' 'empty_94' <Predicate = (!icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 495 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion197"   --->   Operation 495 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 97 <SV = 51> <Delay = 3.49>
ST_97 : Operation 496 [1/1] (0.00ns)   --->   "%loop_index198 = phi i63 %empty_63, void %loop-memcpy-expansion197.split, i63 0, void %loop-memcpy-expansion197.preheader"   --->   Operation 496 'phi' 'loop_index198' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 497 [1/1] (3.49ns)   --->   "%empty_63 = add i63 %loop_index198, i63 1"   --->   Operation 497 'add' 'empty_63' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 498 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 498 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 499 [1/1] (2.78ns)   --->   "%exitcond24827 = icmp_eq  i63 %loop_index198, i63 %sext_ln63" [backward_fcc/backprop.cpp:63]   --->   Operation 499 'icmp' 'exitcond24827' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 500 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 500 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %exitcond24827, void %loop-memcpy-expansion197.split, void %loop-memcpy-expansion191.preheader" [backward_fcc/backprop.cpp:63]   --->   Operation 501 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 502 [1/1] (0.00ns)   --->   "%empty_65 = trunc i63 %loop_index198"   --->   Operation 502 'trunc' 'empty_65' <Predicate = (!exitcond24827)> <Delay = 0.00>
ST_97 : Operation 503 [1/1] (0.00ns)   --->   "%loop_index198_cast_cast = zext i14 %empty_65"   --->   Operation 503 'zext' 'loop_index198_cast_cast' <Predicate = (!exitcond24827)> <Delay = 0.00>
ST_97 : Operation 504 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %loop_index198_cast_cast"   --->   Operation 504 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!exitcond24827)> <Delay = 0.00>
ST_97 : Operation 505 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i14 %dwbuf_V_addr_2"   --->   Operation 505 'load' 'dwbuf_V_load' <Predicate = (!exitcond24827)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 98 <SV = 52> <Delay = 3.25>
ST_98 : Operation 506 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i14 %dwbuf_V_addr_2"   --->   Operation 506 'load' 'dwbuf_V_load' <Predicate = (!exitcond24827)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 99 <SV = 53> <Delay = 7.30>
ST_99 : Operation 507 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_7, i16 %dwbuf_V_load, i2 3"   --->   Operation 507 'write' 'write_ln0' <Predicate = (!exitcond24827)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_99 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion197"   --->   Operation 508 'br' 'br_ln0' <Predicate = (!exitcond24827)> <Delay = 0.00>

State 100 <SV = 52> <Delay = 7.30>
ST_100 : Operation 509 [5/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7"   --->   Operation 509 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_100 : Operation 510 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %w_read, i32 1, i32 31"   --->   Operation 510 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 511 [1/1] (0.00ns)   --->   "%p_cast12_cast = sext i31 %p_cast4"   --->   Operation 511 'sext' 'p_cast12_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 512 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i16 %gmem, i32 %p_cast12_cast"   --->   Operation 512 'getelementptr' 'gmem_addr_8' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 513 [1/1] (7.30ns)   --->   "%empty_92 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_8, i32 %mul_ln63" [backward_fcc/backprop.cpp:63]   --->   Operation 513 'writereq' 'empty_92' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 53> <Delay = 7.30>
ST_101 : Operation 514 [4/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7"   --->   Operation 514 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 54> <Delay = 7.30>
ST_102 : Operation 515 [3/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7"   --->   Operation 515 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 55> <Delay = 7.30>
ST_103 : Operation 516 [2/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7"   --->   Operation 516 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 56> <Delay = 7.30>
ST_104 : Operation 517 [1/5] (7.30ns)   --->   "%empty_91 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7"   --->   Operation 517 'writeresp' 'empty_91' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_104 : Operation 518 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion191"   --->   Operation 518 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 105 <SV = 57> <Delay = 3.49>
ST_105 : Operation 519 [1/1] (0.00ns)   --->   "%loop_index192 = phi i63 %empty_66, void %loop-memcpy-expansion191.split, i63 0, void %loop-memcpy-expansion191.preheader"   --->   Operation 519 'phi' 'loop_index192' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 520 [1/1] (3.49ns)   --->   "%empty_66 = add i63 %loop_index192, i63 1"   --->   Operation 520 'add' 'empty_66' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 521 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 521 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 522 [1/1] (2.78ns)   --->   "%exitcond24726 = icmp_eq  i63 %loop_index192, i63 %sext_ln63" [backward_fcc/backprop.cpp:63]   --->   Operation 522 'icmp' 'exitcond24726' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 523 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 523 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %exitcond24726, void %loop-memcpy-expansion191.split, void %loop-memcpy-residual-header194.loopexit" [backward_fcc/backprop.cpp:63]   --->   Operation 524 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 525 [1/1] (0.00ns)   --->   "%empty_68 = trunc i63 %loop_index192"   --->   Operation 525 'trunc' 'empty_68' <Predicate = (!exitcond24726)> <Delay = 0.00>
ST_105 : Operation 526 [1/1] (0.00ns)   --->   "%loop_index192_cast_cast = zext i14 %empty_68"   --->   Operation 526 'zext' 'loop_index192_cast_cast' <Predicate = (!exitcond24726)> <Delay = 0.00>
ST_105 : Operation 527 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %loop_index192_cast_cast"   --->   Operation 527 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!exitcond24726)> <Delay = 0.00>
ST_105 : Operation 528 [2/2] (3.25ns)   --->   "%wbuf_V_load_1 = load i14 %wbuf_V_addr_2"   --->   Operation 528 'load' 'wbuf_V_load_1' <Predicate = (!exitcond24726)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 106 <SV = 58> <Delay = 3.25>
ST_106 : Operation 529 [1/2] (3.25ns)   --->   "%wbuf_V_load_1 = load i14 %wbuf_V_addr_2"   --->   Operation 529 'load' 'wbuf_V_load_1' <Predicate = (!exitcond24726)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 107 <SV = 59> <Delay = 7.30>
ST_107 : Operation 530 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_8, i16 %wbuf_V_load_1, i2 3"   --->   Operation 530 'write' 'write_ln0' <Predicate = (!exitcond24726)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_107 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion191"   --->   Operation 531 'br' 'br_ln0' <Predicate = (!exitcond24726)> <Delay = 0.00>

State 108 <SV = 58> <Delay = 7.30>
ST_108 : Operation 532 [5/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [backward_fcc/backprop.cpp:65]   --->   Operation 532 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 59> <Delay = 7.30>
ST_109 : Operation 533 [4/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [backward_fcc/backprop.cpp:65]   --->   Operation 533 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 60> <Delay = 7.30>
ST_110 : Operation 534 [3/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [backward_fcc/backprop.cpp:65]   --->   Operation 534 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 61> <Delay = 7.30>
ST_111 : Operation 535 [2/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [backward_fcc/backprop.cpp:65]   --->   Operation 535 'writeresp' 'empty_89' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 62> <Delay = 7.30>
ST_112 : Operation 536 [1/5] (7.30ns)   --->   "%empty_89 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8" [backward_fcc/backprop.cpp:65]   --->   Operation 536 'writeresp' 'empty_89' <Predicate = (!icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln65 = br void %loop-memcpy-residual-header194" [backward_fcc/backprop.cpp:65]   --->   Operation 537 'br' 'br_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_112 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln32, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [backward_fcc/backprop.cpp:65]   --->   Operation 538 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 539 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31"   --->   Operation 539 'partselect' 'p_cast8' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_112 : Operation 540 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i31 %p_cast8"   --->   Operation 540 'sext' 'p_cast8_cast' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_112 : Operation 541 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i16 %gmem, i32 %p_cast8_cast"   --->   Operation 541 'getelementptr' 'gmem_addr_9' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_112 : Operation 542 [1/1] (7.30ns)   --->   "%empty_90 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_9, i32 %xdim_read"   --->   Operation 542 'writereq' 'empty_90' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_112 : Operation 543 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 543 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 1.58>

State 113 <SV = 63> <Delay = 3.49>
ST_113 : Operation 544 [1/1] (0.00ns)   --->   "%loop_index = phi i63 %empty_69, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader"   --->   Operation 544 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 545 [1/1] (3.49ns)   --->   "%empty_69 = add i63 %loop_index, i63 1"   --->   Operation 545 'add' 'empty_69' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 546 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 546 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 547 [1/1] (2.78ns)   --->   "%exitcond24625 = icmp_eq  i63 %loop_index, i63 %sext_ln32" [backward_fcc/backprop.cpp:32]   --->   Operation 547 'icmp' 'exitcond24625' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 548 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 548 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 549 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %exitcond24625, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [backward_fcc/backprop.cpp:32]   --->   Operation 549 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 550 [1/1] (0.00ns)   --->   "%empty_71 = trunc i63 %loop_index"   --->   Operation 550 'trunc' 'empty_71' <Predicate = (!exitcond24625)> <Delay = 0.00>
ST_113 : Operation 551 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_71"   --->   Operation 551 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond24625)> <Delay = 0.00>
ST_113 : Operation 552 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %loop_index_cast_cast"   --->   Operation 552 'getelementptr' 'dxbuf_V_addr_2' <Predicate = (!exitcond24625)> <Delay = 0.00>
ST_113 : Operation 553 [2/2] (3.25ns)   --->   "%dxbuf_V_load = load i7 %dxbuf_V_addr_2"   --->   Operation 553 'load' 'dxbuf_V_load' <Predicate = (!exitcond24625)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 114 <SV = 64> <Delay = 3.25>
ST_114 : Operation 554 [1/2] (3.25ns)   --->   "%dxbuf_V_load = load i7 %dxbuf_V_addr_2"   --->   Operation 554 'load' 'dxbuf_V_load' <Predicate = (!exitcond24625)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 115 <SV = 65> <Delay = 7.30>
ST_115 : Operation 555 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_9, i16 %dxbuf_V_load, i2 3"   --->   Operation 555 'write' 'write_ln0' <Predicate = (!exitcond24625)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_115 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 556 'br' 'br_ln0' <Predicate = (!exitcond24625)> <Delay = 0.00>

State 116 <SV = 64> <Delay = 7.30>
ST_116 : Operation 557 [5/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_9" [backward_fcc/backprop.cpp:67]   --->   Operation 557 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 65> <Delay = 7.30>
ST_117 : Operation 558 [4/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_9" [backward_fcc/backprop.cpp:67]   --->   Operation 558 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 66> <Delay = 7.30>
ST_118 : Operation 559 [3/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_9" [backward_fcc/backprop.cpp:67]   --->   Operation 559 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 67> <Delay = 7.30>
ST_119 : Operation 560 [2/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_9" [backward_fcc/backprop.cpp:67]   --->   Operation 560 'writeresp' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 68> <Delay = 7.30>
ST_120 : Operation 561 [1/5] (7.30ns)   --->   "%empty_88 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_9" [backward_fcc/backprop.cpp:67]   --->   Operation 561 'writeresp' 'empty_88' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_120 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln67 = br void %loop-memcpy-residual-header" [backward_fcc/backprop.cpp:67]   --->   Operation 562 'br' 'br_ln67' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_120 : Operation 563 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %cmp177_pr, void %._crit_edge146, void %.lr.ph145" [backward_fcc/backprop.cpp:67]   --->   Operation 563 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 564 [1/1] (2.47ns)   --->   "%cmp117137 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 564 'icmp' 'cmp117137' <Predicate = (cmp177_pr)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 565 [1/1] (2.47ns)   --->   "%icmp_ln67 = icmp_slt  i32 %ydim_read, i32 1" [backward_fcc/backprop.cpp:67]   --->   Operation 565 'icmp' 'icmp_ln67' <Predicate = (cmp177_pr)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 566 [1/1] (0.73ns)   --->   "%select_ln67 = select i1 %icmp_ln67, i31 1, i31 %trunc_ln33" [backward_fcc/backprop.cpp:67]   --->   Operation 566 'select' 'select_ln67' <Predicate = (cmp177_pr)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 567 [1/1] (0.00ns)   --->   "%empty_72 = trunc i32 %xdim_read"   --->   Operation 567 'trunc' 'empty_72' <Predicate = (cmp177_pr)> <Delay = 0.00>
ST_120 : Operation 568 [1/1] (1.58ns)   --->   "%br_ln67 = br void" [backward_fcc/backprop.cpp:67]   --->   Operation 568 'br' 'br_ln67' <Predicate = (cmp177_pr)> <Delay = 1.58>

State 121 <SV = 69> <Delay = 6.91>
ST_121 : Operation 569 [1/1] (0.00ns)   --->   "%i_4 = phi i31 %add_ln67, void %._crit_edge141, i31 0, void %.lr.ph145" [backward_fcc/backprop.cpp:67]   --->   Operation 569 'phi' 'i_4' <Predicate = (cmp177_pr)> <Delay = 0.00>
ST_121 : Operation 570 [1/1] (2.52ns)   --->   "%add_ln67 = add i31 %i_4, i31 1" [backward_fcc/backprop.cpp:67]   --->   Operation 570 'add' 'add_ln67' <Predicate = (cmp177_pr)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 571 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 571 'speclooptripcount' 'empty_73' <Predicate = (cmp177_pr)> <Delay = 0.00>
ST_121 : Operation 572 [1/1] (2.47ns)   --->   "%icmp_ln67_1 = icmp_eq  i31 %i_4, i31 %select_ln67" [backward_fcc/backprop.cpp:67]   --->   Operation 572 'icmp' 'icmp_ln67_1' <Predicate = (cmp177_pr)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67_1, void %.split22, void %._crit_edge146.loopexit" [backward_fcc/backprop.cpp:67]   --->   Operation 573 'br' 'br_ln67' <Predicate = (cmp177_pr)> <Delay = 0.00>
ST_121 : Operation 574 [1/1] (0.00ns)   --->   "%empty_74 = trunc i31 %i_4" [backward_fcc/backprop.cpp:67]   --->   Operation 574 'trunc' 'empty_74' <Predicate = (cmp177_pr & !icmp_ln67_1)> <Delay = 0.00>
ST_121 : Operation 575 [2/2] (6.91ns)   --->   "%empty_75 = mul i31 %i_4, i31 %empty_72" [backward_fcc/backprop.cpp:67]   --->   Operation 575 'mul' 'empty_75' <Predicate = (cmp177_pr & !icmp_ln67_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge146"   --->   Operation 576 'br' 'br_ln0' <Predicate = (cmp177_pr & icmp_ln67_1)> <Delay = 0.00>
ST_121 : Operation 577 [1/1] (2.47ns)   --->   "%cmp131130 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 577 'icmp' 'cmp131130' <Predicate = (icmp_ln67_1) | (!cmp177_pr)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 578 [1/1] (0.00ns)   --->   "%empty_80 = trunc i32 %xdim_read"   --->   Operation 578 'trunc' 'empty_80' <Predicate = (icmp_ln67_1) | (!cmp177_pr)> <Delay = 0.00>
ST_121 : Operation 579 [1/1] (1.58ns)   --->   "%br_ln73 = br void" [backward_fcc/backprop.cpp:73]   --->   Operation 579 'br' 'br_ln73' <Predicate = (icmp_ln67_1) | (!cmp177_pr)> <Delay = 1.58>

State 122 <SV = 70> <Delay = 6.91>
ST_122 : Operation 580 [1/2] (6.91ns)   --->   "%empty_75 = mul i31 %i_4, i31 %empty_72" [backward_fcc/backprop.cpp:67]   --->   Operation 580 'mul' 'empty_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 71> <Delay = 4.17>
ST_123 : Operation 581 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [backward_fcc/backprop.cpp:67]   --->   Operation 581 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %empty_74" [backward_fcc/backprop.cpp:69]   --->   Operation 582 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 583 [1/1] (4.17ns)   --->   "%mul_ln69 = mul i14 %zext_ln69, i14 100" [backward_fcc/backprop.cpp:69]   --->   Operation 583 'mul' 'mul_ln69' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_75, i1 0" [backward_fcc/backprop.cpp:67]   --->   Operation 584 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 585 [1/1] (2.55ns)   --->   "%empty_76 = add i32 %tmp_2, i32 %dw_read" [backward_fcc/backprop.cpp:67]   --->   Operation 585 'add' 'empty_76' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %cmp117137, void %._crit_edge141, void %.lr.ph140" [backward_fcc/backprop.cpp:68]   --->   Operation 586 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_76, i32 1, i32 31" [backward_fcc/backprop.cpp:68]   --->   Operation 587 'partselect' 'trunc_ln8' <Predicate = (cmp117137)> <Delay = 0.00>
ST_123 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i31 %trunc_ln8" [backward_fcc/backprop.cpp:68]   --->   Operation 588 'sext' 'sext_ln68' <Predicate = (cmp117137)> <Delay = 0.00>
ST_123 : Operation 589 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i16 %gmem, i32 %sext_ln68" [backward_fcc/backprop.cpp:68]   --->   Operation 589 'getelementptr' 'gmem_addr_10' <Predicate = (cmp117137)> <Delay = 0.00>

State 124 <SV = 72> <Delay = 7.30>
ST_124 : Operation 590 [1/1] (7.30ns)   --->   "%empty_77 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_10, i32 %xdim_read" [backward_fcc/backprop.cpp:68]   --->   Operation 590 'writereq' 'empty_77' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_124 : Operation 591 [1/1] (1.58ns)   --->   "%br_ln68 = br void" [backward_fcc/backprop.cpp:68]   --->   Operation 591 'br' 'br_ln68' <Predicate = true> <Delay = 1.58>

State 125 <SV = 73> <Delay = 5.06>
ST_125 : Operation 592 [1/1] (0.00ns)   --->   "%j_3 = phi i31 %add_ln68, void %.split20, i31 0, void %.lr.ph140" [backward_fcc/backprop.cpp:68]   --->   Operation 592 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 593 [1/1] (2.52ns)   --->   "%add_ln68 = add i31 %j_3, i31 1" [backward_fcc/backprop.cpp:68]   --->   Operation 593 'add' 'add_ln68' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 594 [1/1] (0.00ns)   --->   "%j_3_cast = zext i31 %j_3" [backward_fcc/backprop.cpp:68]   --->   Operation 594 'zext' 'j_3_cast' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 595 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 595 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 596 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_eq  i32 %j_3_cast, i32 %xdim_read" [backward_fcc/backprop.cpp:68]   --->   Operation 596 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 597 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 597 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split20, void %._crit_edge141.loopexit" [backward_fcc/backprop.cpp:68]   --->   Operation 598 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %j_3" [backward_fcc/backprop.cpp:69]   --->   Operation 599 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_125 : Operation 600 [1/1] (1.81ns)   --->   "%add_ln69 = add i14 %mul_ln69, i14 %trunc_ln69" [backward_fcc/backprop.cpp:69]   --->   Operation 600 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i14 %add_ln69" [backward_fcc/backprop.cpp:69]   --->   Operation 601 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_125 : Operation 602 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_3 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln69_1" [backward_fcc/backprop.cpp:69]   --->   Operation 602 'getelementptr' 'dwbuf_V_addr_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_125 : Operation 603 [2/2] (3.25ns)   --->   "%dwbuf_V_load_1 = load i14 %dwbuf_V_addr_3" [backward_fcc/backprop.cpp:69]   --->   Operation 603 'load' 'dwbuf_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 126 <SV = 74> <Delay = 3.25>
ST_126 : Operation 604 [1/2] (3.25ns)   --->   "%dwbuf_V_load_1 = load i14 %dwbuf_V_addr_3" [backward_fcc/backprop.cpp:69]   --->   Operation 604 'load' 'dwbuf_V_load_1' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 127 <SV = 75> <Delay = 7.30>
ST_127 : Operation 605 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [backward_fcc/backprop.cpp:68]   --->   Operation 605 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_127 : Operation 606 [1/1] (7.30ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_10, i16 %dwbuf_V_load_1, i2 3" [backward_fcc/backprop.cpp:69]   --->   Operation 606 'write' 'write_ln69' <Predicate = (!icmp_ln68)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 607 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 128 <SV = 74> <Delay = 7.30>
ST_128 : Operation 608 [5/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_10" [backward_fcc/backprop.cpp:67]   --->   Operation 608 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 75> <Delay = 7.30>
ST_129 : Operation 609 [4/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_10" [backward_fcc/backprop.cpp:67]   --->   Operation 609 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 76> <Delay = 7.30>
ST_130 : Operation 610 [3/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_10" [backward_fcc/backprop.cpp:67]   --->   Operation 610 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 77> <Delay = 7.30>
ST_131 : Operation 611 [2/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_10" [backward_fcc/backprop.cpp:67]   --->   Operation 611 'writeresp' 'empty_79' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 78> <Delay = 7.30>
ST_132 : Operation 612 [1/5] (7.30ns)   --->   "%empty_79 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_10" [backward_fcc/backprop.cpp:67]   --->   Operation 612 'writeresp' 'empty_79' <Predicate = (cmp117137)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_132 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge141" [backward_fcc/backprop.cpp:67]   --->   Operation 613 'br' 'br_ln67' <Predicate = (cmp117137)> <Delay = 0.00>
ST_132 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 614 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 133 <SV = 70> <Delay = 6.91>
ST_133 : Operation 615 [1/1] (0.00ns)   --->   "%i_5 = phi i31 %add_ln73, void %._crit_edge, i31 0, void %._crit_edge146" [backward_fcc/backprop.cpp:73]   --->   Operation 615 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 616 [1/1] (2.52ns)   --->   "%add_ln73 = add i31 %i_5, i31 1" [backward_fcc/backprop.cpp:73]   --->   Operation 616 'add' 'add_ln73' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i31 %i_5" [backward_fcc/backprop.cpp:73]   --->   Operation 617 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 618 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %zext_ln73, i32 %ydim_read" [backward_fcc/backprop.cpp:73]   --->   Operation 618 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 619 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 619 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split18, void %._crit_edge136.loopexit" [backward_fcc/backprop.cpp:73]   --->   Operation 620 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 621 [1/1] (0.00ns)   --->   "%empty_82 = trunc i31 %i_5" [backward_fcc/backprop.cpp:73]   --->   Operation 621 'trunc' 'empty_82' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_133 : Operation 622 [2/2] (6.91ns)   --->   "%empty_83 = mul i31 %i_5, i31 %empty_80" [backward_fcc/backprop.cpp:73]   --->   Operation 622 'mul' 'empty_83' <Predicate = (!icmp_ln73)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 623 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [backward_fcc/backprop.cpp:79]   --->   Operation 623 'ret' 'ret_ln79' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 134 <SV = 71> <Delay = 6.91>
ST_134 : Operation 624 [1/2] (6.91ns)   --->   "%empty_83 = mul i31 %i_5, i31 %empty_80" [backward_fcc/backprop.cpp:73]   --->   Operation 624 'mul' 'empty_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 72> <Delay = 4.17>
ST_135 : Operation 625 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [backward_fcc/backprop.cpp:73]   --->   Operation 625 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %empty_82" [backward_fcc/backprop.cpp:75]   --->   Operation 626 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 627 [1/1] (4.17ns)   --->   "%mul_ln75 = mul i14 %zext_ln75, i14 100" [backward_fcc/backprop.cpp:75]   --->   Operation 627 'mul' 'mul_ln75' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_83, i1 0" [backward_fcc/backprop.cpp:73]   --->   Operation 628 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 629 [1/1] (2.55ns)   --->   "%empty_84 = add i32 %tmp_3, i32 %w_read" [backward_fcc/backprop.cpp:73]   --->   Operation 629 'add' 'empty_84' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %cmp131130, void %._crit_edge, void %.lr.ph" [backward_fcc/backprop.cpp:74]   --->   Operation 630 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_84, i32 1, i32 31" [backward_fcc/backprop.cpp:74]   --->   Operation 631 'partselect' 'trunc_ln' <Predicate = (cmp131130)> <Delay = 0.00>
ST_135 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i31 %trunc_ln" [backward_fcc/backprop.cpp:74]   --->   Operation 632 'sext' 'sext_ln74' <Predicate = (cmp131130)> <Delay = 0.00>
ST_135 : Operation 633 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i16 %gmem, i32 %sext_ln74" [backward_fcc/backprop.cpp:74]   --->   Operation 633 'getelementptr' 'gmem_addr_11' <Predicate = (cmp131130)> <Delay = 0.00>

State 136 <SV = 73> <Delay = 7.30>
ST_136 : Operation 634 [1/1] (7.30ns)   --->   "%empty_85 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_11, i32 %xdim_read" [backward_fcc/backprop.cpp:74]   --->   Operation 634 'writereq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_136 : Operation 635 [1/1] (1.58ns)   --->   "%br_ln74 = br void" [backward_fcc/backprop.cpp:74]   --->   Operation 635 'br' 'br_ln74' <Predicate = true> <Delay = 1.58>

State 137 <SV = 74> <Delay = 5.06>
ST_137 : Operation 636 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln74, void %.split, i31 0, void %.lr.ph" [backward_fcc/backprop.cpp:74]   --->   Operation 636 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 637 [1/1] (2.52ns)   --->   "%add_ln74 = add i31 %j_4, i31 1" [backward_fcc/backprop.cpp:74]   --->   Operation 637 'add' 'add_ln74' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 638 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [backward_fcc/backprop.cpp:74]   --->   Operation 638 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 639 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 639 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 640 [1/1] (2.47ns)   --->   "%icmp_ln74 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [backward_fcc/backprop.cpp:74]   --->   Operation 640 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 641 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 641 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split, void %._crit_edge.loopexit" [backward_fcc/backprop.cpp:74]   --->   Operation 642 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i31 %j_4" [backward_fcc/backprop.cpp:75]   --->   Operation 643 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_137 : Operation 644 [1/1] (1.81ns)   --->   "%add_ln75 = add i14 %mul_ln75, i14 %trunc_ln75" [backward_fcc/backprop.cpp:75]   --->   Operation 644 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i14 %add_ln75" [backward_fcc/backprop.cpp:75]   --->   Operation 645 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_137 : Operation 646 [1/1] (0.00ns)   --->   "%wbuf_V_addr_3 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln75_1" [backward_fcc/backprop.cpp:75]   --->   Operation 646 'getelementptr' 'wbuf_V_addr_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_137 : Operation 647 [2/2] (3.25ns)   --->   "%wbuf_V_load_2 = load i14 %wbuf_V_addr_3" [backward_fcc/backprop.cpp:75]   --->   Operation 647 'load' 'wbuf_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 138 <SV = 75> <Delay = 3.25>
ST_138 : Operation 648 [1/2] (3.25ns)   --->   "%wbuf_V_load_2 = load i14 %wbuf_V_addr_3" [backward_fcc/backprop.cpp:75]   --->   Operation 648 'load' 'wbuf_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>

State 139 <SV = 76> <Delay = 7.30>
ST_139 : Operation 649 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [backward_fcc/backprop.cpp:74]   --->   Operation 649 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_139 : Operation 650 [1/1] (7.30ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_11, i16 %wbuf_V_load_2, i2 3" [backward_fcc/backprop.cpp:75]   --->   Operation 650 'write' 'write_ln75' <Predicate = (!icmp_ln74)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_139 : Operation 651 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 651 'br' 'br_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 140 <SV = 75> <Delay = 7.30>
ST_140 : Operation 652 [5/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_11" [backward_fcc/backprop.cpp:73]   --->   Operation 652 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 76> <Delay = 7.30>
ST_141 : Operation 653 [4/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_11" [backward_fcc/backprop.cpp:73]   --->   Operation 653 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 77> <Delay = 7.30>
ST_142 : Operation 654 [3/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_11" [backward_fcc/backprop.cpp:73]   --->   Operation 654 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 78> <Delay = 7.30>
ST_143 : Operation 655 [2/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_11" [backward_fcc/backprop.cpp:73]   --->   Operation 655 'writeresp' 'empty_87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 79> <Delay = 7.30>
ST_144 : Operation 656 [1/5] (7.30ns)   --->   "%empty_87 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_11" [backward_fcc/backprop.cpp:73]   --->   Operation 656 'writeresp' 'empty_87' <Predicate = (cmp131130)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_144 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge" [backward_fcc/backprop.cpp:73]   --->   Operation 657 'br' 'br_ln73' <Predicate = (cmp131130)> <Delay = 0.00>
ST_144 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 658 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdim' [33]  (1 ns)
	'icmp' operation ('icmp_ln32', backward_fcc/backprop.cpp:32) [47]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [52]  (0 ns)
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [53]  (7.3 ns)

 <State 9>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index228') with incoming values : ('empty_33') [56]  (0 ns)
	'add' operation ('empty_33') [57]  (3.49 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [63]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('xbuf_V_addr') [66]  (0 ns)
	'store' operation ('store_ln0') of variable 'gmem_addr_read' on array 'xbuf.V', backward_fcc/backprop.cpp:24 [67]  (3.25 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', backward_fcc/backprop.cpp:33) [74]  (2.47 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [79]  (0 ns)
	bus request on port 'gmem' [80]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [80]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [80]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [80]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [80]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [80]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [80]  (7.3 ns)

 <State 20>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index222') with incoming values : ('empty_36') [83]  (0 ns)
	'add' operation ('empty_36') [84]  (3.49 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [90]  (7.3 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dbbuf_V_addr') [93]  (0 ns)
	'store' operation ('store_ln0') of variable 'gmem_addr_1_read' on array 'dbbuf.V', backward_fcc/backprop.cpp:29 [94]  (3.25 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2') [103]  (0 ns)
	bus request on port 'gmem' [104]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [104]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [104]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [104]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [104]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [104]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [104]  (7.3 ns)

 <State 30>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index216') with incoming values : ('empty_39') [107]  (0 ns)
	'add' operation ('empty_39') [108]  (3.49 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [114]  (7.3 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dxbuf_V_addr') [117]  (0 ns)
	'store' operation ('store_ln0') of variable 'gmem_addr_2_read' on array 'dxbuf.V', backward_fcc/backprop.cpp:26 [118]  (3.25 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [127]  (0 ns)
	bus request on port 'gmem' [128]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [128]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [128]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [128]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [128]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [128]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [128]  (7.3 ns)

 <State 40>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index210') with incoming values : ('empty_42') [131]  (0 ns)
	'add' operation ('empty_42') [132]  (3.49 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [138]  (7.3 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dybuf_V_addr') [141]  (0 ns)
	'store' operation ('store_ln0') of variable 'gmem_addr_3_read' on array 'dybuf.V', backward_fcc/backprop.cpp:28 [142]  (3.25 ns)

 <State 43>: 4.06ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln37', backward_fcc/backprop.cpp:37) [147]  (2.47 ns)
	multiplexor before 'phi' operation ('cmp177_pr') [315]  (1.59 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:37) with incoming values : ('add_ln37', backward_fcc/backprop.cpp:37) [154]  (0 ns)
	'mul' operation ('empty_48', backward_fcc/backprop.cpp:37) [164]  (6.91 ns)

 <State 45>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_48', backward_fcc/backprop.cpp:37) [164]  (6.91 ns)

 <State 46>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln39', backward_fcc/backprop.cpp:39) [163]  (4.17 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:38) [172]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:38) [172]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:38) [172]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:38) [172]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:38) [172]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:38) [172]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:38) [172]  (7.3 ns)

 <State 54>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:38) with incoming values : ('add_ln38', backward_fcc/backprop.cpp:38) [175]  (0 ns)
	'add' operation ('add_ln38', backward_fcc/backprop.cpp:38) [176]  (2.52 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:39) [184]  (7.3 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', backward_fcc/backprop.cpp:39) [188]  (0 ns)
	'store' operation ('store_ln39', backward_fcc/backprop.cpp:39) of variable 'gmem_addr_4_read', backward_fcc/backprop.cpp:39 on array 'dwbuf.V', backward_fcc/backprop.cpp:27 [189]  (3.25 ns)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln49', backward_fcc/backprop.cpp:49) [242]  (6.91 ns)

 <State 59>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_54', backward_fcc/backprop.cpp:43) [208]  (6.91 ns)

 <State 60>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln45', backward_fcc/backprop.cpp:45) [207]  (4.17 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:44) [216]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:44) [216]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:44) [216]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:44) [216]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:44) [216]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:44) [216]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:44) [216]  (7.3 ns)

 <State 68>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:44) with incoming values : ('add_ln44', backward_fcc/backprop.cpp:44) [219]  (0 ns)
	'add' operation ('add_ln44', backward_fcc/backprop.cpp:44) [220]  (2.52 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:45) [228]  (7.3 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', backward_fcc/backprop.cpp:45) [232]  (0 ns)
	'store' operation ('store_ln45', backward_fcc/backprop.cpp:45) of variable 'gmem_addr_5_read', backward_fcc/backprop.cpp:45 on array 'wbuf.V', backward_fcc/backprop.cpp:25 [233]  (3.25 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln49', backward_fcc/backprop.cpp:49) [242]  (6.91 ns)

 <State 73>: 5.72ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:50) with incoming values : ('add_ln50', backward_fcc/backprop.cpp:50) [247]  (0 ns)
	'icmp' operation ('icmp_ln50', backward_fcc/backprop.cpp:50) [255]  (2.47 ns)
	'select' operation ('select_ln49', backward_fcc/backprop.cpp:49) [256]  (0.698 ns)
	'add' operation ('add_ln50', backward_fcc/backprop.cpp:50) [290]  (2.55 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dybuf_V_addr_1', backward_fcc/backprop.cpp:49) [263]  (0 ns)
	'load' operation ('dybuf_V_load', backward_fcc/backprop.cpp:49) on array 'dybuf.V', backward_fcc/backprop.cpp:28 [264]  (3.25 ns)

 <State 75>: 4.3ns
The critical path consists of the following:
	'load' operation ('dybuf_V_load', backward_fcc/backprop.cpp:49) on array 'dybuf.V', backward_fcc/backprop.cpp:28 [264]  (3.25 ns)
	'mul' operation of DSP[287] ('mul_ln1192') [286]  (1.05 ns)

 <State 76>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[271] ('add_ln1118') [271]  (2.1 ns)
	'getelementptr' operation ('wbuf_V_addr_1') [273]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', backward_fcc/backprop.cpp:25 [275]  (3.25 ns)

 <State 77>: 5.4ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', backward_fcc/backprop.cpp:25 [275]  (3.25 ns)
	'mul' operation of DSP[277] ('mul_ln1115') [277]  (2.15 ns)

 <State 78>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[287] ('ret.V') [287]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_1' on array 'dwbuf.V', backward_fcc/backprop.cpp:27 [289]  (3.25 ns)

 <State 79>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[277] ('mul_ln1115') [277]  (2.15 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[277] ('mul_ln1115') [277]  (0 ns)
	'store' operation ('store_ln51', backward_fcc/backprop.cpp:51) of variable 'trunc_ln5' on array 'dxbuf.V', backward_fcc/backprop.cpp:26 [280]  (3.25 ns)

 <State 81>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', backward_fcc/backprop.cpp:57) with incoming values : ('add_ln57', backward_fcc/backprop.cpp:57) [295]  (1.59 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:57) with incoming values : ('add_ln57', backward_fcc/backprop.cpp:57) [295]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr_1') [305]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', backward_fcc/backprop.cpp:29 [306]  (3.25 ns)

 <State 83>: 5.33ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', backward_fcc/backprop.cpp:29 [306]  (3.25 ns)
	'add' operation ('add_ln703') [309]  (2.08 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', backward_fcc/backprop.cpp:29 [310]  (3.25 ns)

 <State 85>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_6') [320]  (0 ns)
	bus request on port 'gmem' [321]  (7.3 ns)

 <State 86>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index204') with incoming values : ('empty_60') [324]  (0 ns)
	'add' operation ('empty_60') [325]  (3.49 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load_1') on array 'dbbuf.V', backward_fcc/backprop.cpp:29 [334]  (3.25 ns)

 <State 88>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [335]  (7.3 ns)

 <State 89>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:63) [338]  (7.3 ns)

 <State 90>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:63) [338]  (7.3 ns)

 <State 91>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:63) [338]  (7.3 ns)

 <State 92>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:63) [338]  (7.3 ns)

 <State 93>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:63) [338]  (7.3 ns)

 <State 94>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln63', backward_fcc/backprop.cpp:63) [341]  (6.91 ns)

 <State 95>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln63', backward_fcc/backprop.cpp:63) [343]  (2.47 ns)

 <State 96>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_7') [348]  (0 ns)
	bus request on port 'gmem' (backward_fcc/backprop.cpp:63) [349]  (7.3 ns)

 <State 97>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index198') with incoming values : ('empty_63') [352]  (0 ns)
	'add' operation ('empty_63') [353]  (3.49 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load') on array 'dwbuf.V', backward_fcc/backprop.cpp:27 [362]  (3.25 ns)

 <State 99>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [363]  (7.3 ns)

 <State 100>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [366]  (7.3 ns)

 <State 101>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [366]  (7.3 ns)

 <State 102>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [366]  (7.3 ns)

 <State 103>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [366]  (7.3 ns)

 <State 104>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' [366]  (7.3 ns)

 <State 105>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index192') with incoming values : ('empty_66') [373]  (0 ns)
	'add' operation ('empty_66') [374]  (3.49 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load_1') on array 'wbuf.V', backward_fcc/backprop.cpp:25 [383]  (3.25 ns)

 <State 107>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [384]  (7.3 ns)

 <State 108>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:65) [387]  (7.3 ns)

 <State 109>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:65) [387]  (7.3 ns)

 <State 110>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:65) [387]  (7.3 ns)

 <State 111>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:65) [387]  (7.3 ns)

 <State 112>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:65) [387]  (7.3 ns)

 <State 113>: 3.49ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_69') [398]  (0 ns)
	'add' operation ('empty_69') [399]  (3.49 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'load' operation ('dxbuf_V_load') on array 'dxbuf.V', backward_fcc/backprop.cpp:26 [408]  (3.25 ns)

 <State 115>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [409]  (7.3 ns)

 <State 116>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [412]  (7.3 ns)

 <State 117>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [412]  (7.3 ns)

 <State 118>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [412]  (7.3 ns)

 <State 119>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [412]  (7.3 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [412]  (7.3 ns)

 <State 121>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:67) with incoming values : ('add_ln67', backward_fcc/backprop.cpp:67) [423]  (0 ns)
	'mul' operation ('empty_75', backward_fcc/backprop.cpp:67) [433]  (6.91 ns)

 <State 122>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_75', backward_fcc/backprop.cpp:67) [433]  (6.91 ns)

 <State 123>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln69', backward_fcc/backprop.cpp:69) [432]  (4.17 ns)

 <State 124>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:68) [441]  (7.3 ns)

 <State 125>: 5.07ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:68) with incoming values : ('add_ln68', backward_fcc/backprop.cpp:68) [444]  (0 ns)
	'add' operation ('add_ln69', backward_fcc/backprop.cpp:69) [454]  (1.81 ns)
	'getelementptr' operation ('dwbuf_V_addr_3', backward_fcc/backprop.cpp:69) [456]  (0 ns)
	'load' operation ('dwbuf_V_load_1', backward_fcc/backprop.cpp:69) on array 'dwbuf.V', backward_fcc/backprop.cpp:27 [457]  (3.25 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load_1', backward_fcc/backprop.cpp:69) on array 'dwbuf.V', backward_fcc/backprop.cpp:27 [457]  (3.25 ns)

 <State 127>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (backward_fcc/backprop.cpp:69) [458]  (7.3 ns)

 <State 128>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [461]  (7.3 ns)

 <State 129>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [461]  (7.3 ns)

 <State 130>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [461]  (7.3 ns)

 <State 131>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [461]  (7.3 ns)

 <State 132>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:67) [461]  (7.3 ns)

 <State 133>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:73) with incoming values : ('add_ln73', backward_fcc/backprop.cpp:73) [472]  (0 ns)
	'mul' operation ('empty_83', backward_fcc/backprop.cpp:73) [483]  (6.91 ns)

 <State 134>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_83', backward_fcc/backprop.cpp:73) [483]  (6.91 ns)

 <State 135>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln75', backward_fcc/backprop.cpp:75) [482]  (4.17 ns)

 <State 136>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:74) [491]  (7.3 ns)

 <State 137>: 5.07ns
The critical path consists of the following:
	'phi' operation ('j', backward_fcc/backprop.cpp:74) with incoming values : ('add_ln74', backward_fcc/backprop.cpp:74) [494]  (0 ns)
	'add' operation ('add_ln75', backward_fcc/backprop.cpp:75) [504]  (1.81 ns)
	'getelementptr' operation ('wbuf_V_addr_3', backward_fcc/backprop.cpp:75) [506]  (0 ns)
	'load' operation ('wbuf_V_load_2', backward_fcc/backprop.cpp:75) on array 'wbuf.V', backward_fcc/backprop.cpp:25 [507]  (3.25 ns)

 <State 138>: 3.25ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load_2', backward_fcc/backprop.cpp:75) on array 'wbuf.V', backward_fcc/backprop.cpp:25 [507]  (3.25 ns)

 <State 139>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (backward_fcc/backprop.cpp:75) [508]  (7.3 ns)

 <State 140>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:73) [511]  (7.3 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:73) [511]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:73) [511]  (7.3 ns)

 <State 143>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:73) [511]  (7.3 ns)

 <State 144>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:73) [511]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
