{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574915342694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 23:29:02 2019 " "Processing started: Wed Nov 27 23:29:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574915343264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574915343265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(106) " "Verilog HDL Declaration information at part2.v(106): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(107) " "Verilog HDL Declaration information at part2.v(107): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" part2.v(263) " "Verilog HDL syntax error at part2.v(263) near text: \"input\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 263 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \";\" part2.v(264) " "Verilog HDL syntax error at part2.v(264) near text: \"output\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 264 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(265) " "Verilog HDL information at part2.v(265): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 265 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LeftScoreDetector part2.v(260) " "Ignored design unit \"LeftScoreDetector\" at part2.v(260) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 260 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" part2.v(288) " "Verilog HDL syntax error at part2.v(288) near text: \"input\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 288 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \";\" part2.v(289) " "Verilog HDL syntax error at part2.v(289) near text: \"output\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 289 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(290) " "Verilog HDL information at part2.v(290): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RightScoreDetector part2.v(285) " "Ignored design unit \"RightScoreDetector\" at part2.v(285) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 285 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PixelCounter part2.v(306) " "Ignored design unit \"PixelCounter\" at part2.v(306) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 306 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction part2.v(334) " "Verilog HDL syntax error at part2.v(334) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 334 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an identifier part2.v(411) " "Verilog HDL syntax error at part2.v(411) near text: \")\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 411 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S_DRAW_SQUARE part2.v(423) " "Verilog HDL Declaration error at part2.v(423): identifier \"S_DRAW_SQUARE\" is already declared in the present scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 423 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" part2.v(430) " "Verilog HDL syntax error at part2.v(430) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 430 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapathFSM part2.v(323) " "Ignored design unit \"datapathFSM\" at part2.v(323) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 323 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "squareFSM part2.v(475) " "Ignored design unit \"squareFSM\" at part2.v(475) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 475 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paddleFSM part2.v(494) " "Ignored design unit \"paddleFSM\" at part2.v(494) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 494 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "XCounter part2.v(522) " "Ignored design unit \"XCounter\" at part2.v(522) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 522 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YCounter part2.v(570) " "Ignored design unit \"YCounter\" at part2.v(570) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 570 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TimeCounter part2.v(603) " "Ignored design unit \"TimeCounter\" at part2.v(603) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 603 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FrequencyCounter part2.v(650) " "Ignored design unit \"FrequencyCounter\" at part2.v(650) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 650 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder part2.v(664) " "Ignored design unit \"hex_decoder\" at part2.v(664) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 664 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1574915352866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 19 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574915352876 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 23:29:12 2019 " "Processing ended: Wed Nov 27 23:29:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574915352876 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574915352876 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574915352876 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574915352876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574915342694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 23:29:02 2019 " "Processing started: Wed Nov 27 23:29:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574915342694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1574915343264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574915343265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574915352780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574915352780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(106) " "Verilog HDL Declaration information at part2.v(106): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(107) " "Verilog HDL Declaration information at part2.v(107): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" part2.v(263) " "Verilog HDL syntax error at part2.v(263) near text: \"input\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 263 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \";\" part2.v(264) " "Verilog HDL syntax error at part2.v(264) near text: \"output\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 264 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(265) " "Verilog HDL information at part2.v(265): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 265 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LeftScoreDetector part2.v(260) " "Ignored design unit \"LeftScoreDetector\" at part2.v(260) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 260 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" part2.v(288) " "Verilog HDL syntax error at part2.v(288) near text: \"input\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 288 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \";\" part2.v(289) " "Verilog HDL syntax error at part2.v(289) near text: \"output\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 289 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(290) " "Verilog HDL information at part2.v(290): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 290 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RightScoreDetector part2.v(285) " "Ignored design unit \"RightScoreDetector\" at part2.v(285) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 285 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PixelCounter part2.v(306) " "Ignored design unit \"PixelCounter\" at part2.v(306) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 306 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction part2.v(334) " "Verilog HDL syntax error at part2.v(334) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 334 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an identifier part2.v(411) " "Verilog HDL syntax error at part2.v(411) near text: \")\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 411 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "S_DRAW_SQUARE part2.v(423) " "Verilog HDL Declaration error at part2.v(423): identifier \"S_DRAW_SQUARE\" is already declared in the present scope" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 423 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" part2.v(430) " "Verilog HDL syntax error at part2.v(430) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 430 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapathFSM part2.v(323) " "Ignored design unit \"datapathFSM\" at part2.v(323) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 323 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "squareFSM part2.v(475) " "Ignored design unit \"squareFSM\" at part2.v(475) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 475 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paddleFSM part2.v(494) " "Ignored design unit \"paddleFSM\" at part2.v(494) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 494 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352850 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "XCounter part2.v(522) " "Ignored design unit \"XCounter\" at part2.v(522) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 522 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "YCounter part2.v(570) " "Ignored design unit \"YCounter\" at part2.v(570) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 570 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TimeCounter part2.v(603) " "Ignored design unit \"TimeCounter\" at part2.v(603) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 603 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FrequencyCounter part2.v(650) " "Ignored design unit \"FrequencyCounter\" at part2.v(650) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 650 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder part2.v(664) " "Ignored design unit \"hex_decoder\" at part2.v(664) due to previous errors" {  } { { "part2.v" "" { Text "D:/Docments/study/FinalProject/CSC258FinalProject/part2.v" 664 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574915352851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Docments/study/FinalProject/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1574915352866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 19 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574915352876 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 23:29:12 2019 " "Processing ended: Wed Nov 27 23:29:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574915352876 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574915352876 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574915352876 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574915352876 ""}
