{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671617783742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671617783758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 17:16:23 2022 " "Processing started: Wed Dec 21 17:16:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671617783758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617783758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trigs -c trigs " "Command: quartus_map --read_settings_files=on --write_settings_files=off trigs -c trigs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617783758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671617786962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671617786962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/firmware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/firmware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 firmware-rtl " "Found design unit 1: firmware-rtl" {  } { { "../soft/synthesis/firmware.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800457 ""} { "Info" "ISGN_ENTITY_NAME" "1 firmware " "Found entity 1: firmware" {  } { { "../soft/synthesis/firmware.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/firmware.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../soft/synthesis/submodules/altera_reset_controller.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../soft/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_irq_mapper " "Found entity 1: firmware_irq_mapper" {  } { { "../soft/synthesis/submodules/firmware_irq_mapper.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0 " "Found entity 1: firmware_mm_interconnect_0" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_avalon_st_adapter " "Found entity 1: firmware_mm_interconnect_0_avalon_st_adapter" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_mux_001 " "Found entity 1: firmware_mm_interconnect_0_rsp_mux_001" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../soft/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800946 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../soft/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617800946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617800946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_mux " "Found entity 1: firmware_mm_interconnect_0_rsp_mux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_demux_004 " "Found entity 1: firmware_mm_interconnect_0_rsp_demux_004" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_rsp_demux " "Found entity 1: firmware_mm_interconnect_0_rsp_demux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_mux_004 " "Found entity 1: firmware_mm_interconnect_0_cmd_mux_004" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_mux " "Found entity 1: firmware_mm_interconnect_0_cmd_mux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_demux_001 " "Found entity 1: firmware_mm_interconnect_0_cmd_demux_001" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_cmd_demux " "Found entity 1: firmware_mm_interconnect_0_cmd_demux" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../soft/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../soft/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801496 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../soft/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../soft/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../soft/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_006_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_006_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801685 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_006 " "Found entity 2: firmware_mm_interconnect_0_router_006" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_002_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_002_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801745 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_002 " "Found entity 2: firmware_mm_interconnect_0_router_002" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_001_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_001_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801809 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router_001 " "Found entity 2: firmware_mm_interconnect_0_router_001" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel firmware_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel firmware_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at firmware_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671617801862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_mm_interconnect_0_router_default_decode " "Found entity 1: firmware_mm_interconnect_0_router_default_decode" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801886 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_mm_interconnect_0_router " "Found entity 2: firmware_mm_interconnect_0_router" {  } { { "../soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../soft/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617801945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617801945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../soft/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../soft/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../soft/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_jtag_uart_0_sim_scfifo_w " "Found entity 1: firmware_jtag_uart_0_sim_scfifo_w" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802351 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_jtag_uart_0_scfifo_w " "Found entity 2: firmware_jtag_uart_0_scfifo_w" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802351 ""} { "Info" "ISGN_ENTITY_NAME" "3 firmware_jtag_uart_0_sim_scfifo_r " "Found entity 3: firmware_jtag_uart_0_sim_scfifo_r" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802351 ""} { "Info" "ISGN_ENTITY_NAME" "4 firmware_jtag_uart_0_scfifo_r " "Found entity 4: firmware_jtag_uart_0_scfifo_r" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802351 ""} { "Info" "ISGN_ENTITY_NAME" "5 firmware_jtag_uart_0 " "Found entity 5: firmware_jtag_uart_0" {  } { { "../soft/synthesis/submodules/firmware_jtag_uart_0.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/hwtan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/hwtan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwtan-bdf_type " "Found design unit 1: hwtan-bdf_type" {  } { { "../soft/synthesis/submodules/hwtan.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwtan.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802404 ""} { "Info" "ISGN_ENTITY_NAME" "1 hwtan " "Found entity 1: hwtan" {  } { { "../soft/synthesis/submodules/hwtan.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwtan.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/hwsin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/hwsin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwsin-bdf_type " "Found design unit 1: hwsin-bdf_type" {  } { { "../soft/synthesis/submodules/hwsin.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwsin.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802457 ""} { "Info" "ISGN_ENTITY_NAME" "1 hwsin " "Found entity 1: hwsin" {  } { { "../soft/synthesis/submodules/hwsin.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwsin.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_PIO " "Found entity 1: firmware_PIO" {  } { { "../soft/synthesis/submodules/firmware_PIO.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_PIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_MEMORY " "Found entity 1: firmware_MEMORY" {  } { { "../soft/synthesis/submodules/firmware_MEMORY.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_MEMORY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU " "Found entity 1: firmware_CPU" {  } { { "../soft/synthesis/submodules/firmware_CPU.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617802662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617802662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_ic_data_module " "Found entity 1: firmware_CPU_cpu_ic_data_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "2 firmware_CPU_cpu_ic_tag_module " "Found entity 2: firmware_CPU_cpu_ic_tag_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "3 firmware_CPU_cpu_bht_module " "Found entity 3: firmware_CPU_cpu_bht_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "4 firmware_CPU_cpu_register_bank_a_module " "Found entity 4: firmware_CPU_cpu_register_bank_a_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "5 firmware_CPU_cpu_register_bank_b_module " "Found entity 5: firmware_CPU_cpu_register_bank_b_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "6 firmware_CPU_cpu_dc_tag_module " "Found entity 6: firmware_CPU_cpu_dc_tag_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "7 firmware_CPU_cpu_dc_data_module " "Found entity 7: firmware_CPU_cpu_dc_data_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "8 firmware_CPU_cpu_dc_victim_module " "Found entity 8: firmware_CPU_cpu_dc_victim_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "9 firmware_CPU_cpu_nios2_oci_debug " "Found entity 9: firmware_CPU_cpu_nios2_oci_debug" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "10 firmware_CPU_cpu_nios2_oci_break " "Found entity 10: firmware_CPU_cpu_nios2_oci_break" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "11 firmware_CPU_cpu_nios2_oci_xbrk " "Found entity 11: firmware_CPU_cpu_nios2_oci_xbrk" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "12 firmware_CPU_cpu_nios2_oci_dbrk " "Found entity 12: firmware_CPU_cpu_nios2_oci_dbrk" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "13 firmware_CPU_cpu_nios2_oci_itrace " "Found entity 13: firmware_CPU_cpu_nios2_oci_itrace" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "14 firmware_CPU_cpu_nios2_oci_td_mode " "Found entity 14: firmware_CPU_cpu_nios2_oci_td_mode" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "15 firmware_CPU_cpu_nios2_oci_dtrace " "Found entity 15: firmware_CPU_cpu_nios2_oci_dtrace" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "16 firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: firmware_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "17 firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: firmware_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "18 firmware_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: firmware_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "19 firmware_CPU_cpu_nios2_oci_fifo " "Found entity 19: firmware_CPU_cpu_nios2_oci_fifo" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "20 firmware_CPU_cpu_nios2_oci_pib " "Found entity 20: firmware_CPU_cpu_nios2_oci_pib" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "21 firmware_CPU_cpu_nios2_oci_im " "Found entity 21: firmware_CPU_cpu_nios2_oci_im" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "22 firmware_CPU_cpu_nios2_performance_monitors " "Found entity 22: firmware_CPU_cpu_nios2_performance_monitors" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "23 firmware_CPU_cpu_nios2_avalon_reg " "Found entity 23: firmware_CPU_cpu_nios2_avalon_reg" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "24 firmware_CPU_cpu_ociram_sp_ram_module " "Found entity 24: firmware_CPU_cpu_ociram_sp_ram_module" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "25 firmware_CPU_cpu_nios2_ocimem " "Found entity 25: firmware_CPU_cpu_nios2_ocimem" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "26 firmware_CPU_cpu_nios2_oci " "Found entity 26: firmware_CPU_cpu_nios2_oci" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""} { "Info" "ISGN_ENTITY_NAME" "27 firmware_CPU_cpu " "Found entity 27: firmware_CPU_cpu" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617803830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_sysclk " "Found entity 1: firmware_CPU_cpu_debug_slave_sysclk" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_sysclk.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617803895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_tck " "Found entity 1: firmware_CPU_cpu_debug_slave_tck" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_tck.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617803972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617803972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_debug_slave_wrapper " "Found entity 1: firmware_CPU_cpu_debug_slave_wrapper" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_mult_cell " "Found entity 1: firmware_CPU_cpu_mult_cell" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/firmware_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 firmware_CPU_cpu_test_bench " "Found entity 1: firmware_CPU_cpu_test_bench" {  } { { "../soft/synthesis/submodules/firmware_CPU_cpu_test_bench.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/firmware_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my drive/fpgas/get_over_here/soft/synthesis/submodules/hwcos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /my drive/fpgas/get_over_here/soft/synthesis/submodules/hwcos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hwcos-bdf_type " "Found design unit 1: hwcos-bdf_type" {  } { { "../soft/synthesis/submodules/hwcos.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwcos.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804249 ""} { "Info" "ISGN_ENTITY_NAME" "1 hwcos " "Found entity 1: hwcos" {  } { { "../soft/synthesis/submodules/hwcos.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/soft/synthesis/submodules/hwcos.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanhw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tanhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tanhw-bdf_type " "Found design unit 1: tanhw-bdf_type" {  } { { "tanhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/tanhw.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804297 ""} { "Info" "ISGN_ENTITY_NAME" "1 tanhw " "Found entity 1: tanhw" {  } { { "tanhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/tanhw.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinhw.vhd 64 32 " "Found 64 design units, including 32 entities, in source file sinhw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinhw_altfp_sincos_cordic_atan_45b-RTL " "Found design unit 1: sinhw_altfp_sincos_cordic_atan_45b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sinhw_altfp_sincos_cordic_atan_l6b-RTL " "Found design unit 2: sinhw_altfp_sincos_cordic_atan_l6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sinhw_altfp_sincos_cordic_atan_m6b-RTL " "Found design unit 3: sinhw_altfp_sincos_cordic_atan_m6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sinhw_altfp_sincos_cordic_atan_n6b-RTL " "Found design unit 4: sinhw_altfp_sincos_cordic_atan_n6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sinhw_altfp_sincos_cordic_atan_o6b-RTL " "Found design unit 5: sinhw_altfp_sincos_cordic_atan_o6b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sinhw_altfp_sincos_cordic_atan_55b-RTL " "Found design unit 6: sinhw_altfp_sincos_cordic_atan_55b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sinhw_altfp_sincos_cordic_atan_65b-RTL " "Found design unit 7: sinhw_altfp_sincos_cordic_atan_65b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 sinhw_altfp_sincos_cordic_atan_75b-RTL " "Found design unit 8: sinhw_altfp_sincos_cordic_atan_75b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 sinhw_altfp_sincos_cordic_atan_85b-RTL " "Found design unit 9: sinhw_altfp_sincos_cordic_atan_85b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 395 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 sinhw_altfp_sincos_cordic_atan_95b-RTL " "Found design unit 10: sinhw_altfp_sincos_cordic_atan_95b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sinhw_altfp_sincos_cordic_atan_a5b-RTL " "Found design unit 11: sinhw_altfp_sincos_cordic_atan_a5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 sinhw_altfp_sincos_cordic_atan_b5b-RTL " "Found design unit 12: sinhw_altfp_sincos_cordic_atan_b5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 521 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 sinhw_altfp_sincos_cordic_atan_c5b-RTL " "Found design unit 13: sinhw_altfp_sincos_cordic_atan_c5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 563 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 sinhw_altfp_sincos_cordic_atan_d5b-RTL " "Found design unit 14: sinhw_altfp_sincos_cordic_atan_d5b-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 sinhw_altfp_sincos_cordic_start_709-RTL " "Found design unit 15: sinhw_altfp_sincos_cordic_start_709-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 650 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 sinhw_altfp_sincos_cordic_m_e5e-RTL " "Found design unit 16: sinhw_altfp_sincos_cordic_m_e5e-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 730 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 sinhw_altfp_sincos_srrt_koa-RTL " "Found design unit 17: sinhw_altfp_sincos_srrt_koa-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18895 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 sinhw_altpriority_encoder_3e8-RTL " "Found design unit 18: sinhw_altpriority_encoder_3e8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 sinhw_altpriority_encoder_3v7-RTL " "Found design unit 19: sinhw_altpriority_encoder_3v7-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18996 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 sinhw_altpriority_encoder_6v7-RTL " "Found design unit 20: sinhw_altpriority_encoder_6v7-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19016 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 sinhw_altpriority_encoder_6e8-RTL " "Found design unit 21: sinhw_altpriority_encoder_6e8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19078 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 sinhw_altpriority_encoder_bv7-RTL " "Found design unit 22: sinhw_altpriority_encoder_bv7-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 sinhw_altpriority_encoder_be8-RTL " "Found design unit 23: sinhw_altpriority_encoder_be8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19199 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 sinhw_altpriority_encoder_r08-RTL " "Found design unit 24: sinhw_altpriority_encoder_r08-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19258 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 sinhw_altpriority_encoder_rf8-RTL " "Found design unit 25: sinhw_altpriority_encoder_rf8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19326 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 sinhw_altpriority_encoder_qb6-RTL " "Found design unit 26: sinhw_altpriority_encoder_qb6-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19385 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 sinhw_altfp_sincos_range_b6c-RTL " "Found design unit 27: sinhw_altfp_sincos_range_b6c-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19455 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 sinhw_altpriority_encoder_q08-RTL " "Found design unit 28: sinhw_altpriority_encoder_q08-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 20960 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 sinhw_altpriority_encoder_qf8-RTL " "Found design unit 29: sinhw_altpriority_encoder_qf8-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21028 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 sinhw_altpriority_encoder_0c6-RTL " "Found design unit 30: sinhw_altpriority_encoder_0c6-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21087 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 sinhw_altfp_sincos_47e-RTL " "Found design unit 31: sinhw_altfp_sincos_47e-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 sinhw-RTL " "Found design unit 32: sinhw-RTL" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22385 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinhw_altfp_sincos_cordic_atan_45b " "Found entity 1: sinhw_altfp_sincos_cordic_atan_45b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "2 sinhw_altfp_sincos_cordic_atan_l6b " "Found entity 2: sinhw_altfp_sincos_cordic_atan_l6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "3 sinhw_altfp_sincos_cordic_atan_m6b " "Found entity 3: sinhw_altfp_sincos_cordic_atan_m6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "4 sinhw_altfp_sincos_cordic_atan_n6b " "Found entity 4: sinhw_altfp_sincos_cordic_atan_n6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "5 sinhw_altfp_sincos_cordic_atan_o6b " "Found entity 5: sinhw_altfp_sincos_cordic_atan_o6b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "6 sinhw_altfp_sincos_cordic_atan_55b " "Found entity 6: sinhw_altfp_sincos_cordic_atan_55b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "7 sinhw_altfp_sincos_cordic_atan_65b " "Found entity 7: sinhw_altfp_sincos_cordic_atan_65b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "8 sinhw_altfp_sincos_cordic_atan_75b " "Found entity 8: sinhw_altfp_sincos_cordic_atan_75b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "9 sinhw_altfp_sincos_cordic_atan_85b " "Found entity 9: sinhw_altfp_sincos_cordic_atan_85b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "10 sinhw_altfp_sincos_cordic_atan_95b " "Found entity 10: sinhw_altfp_sincos_cordic_atan_95b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "11 sinhw_altfp_sincos_cordic_atan_a5b " "Found entity 11: sinhw_altfp_sincos_cordic_atan_a5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "12 sinhw_altfp_sincos_cordic_atan_b5b " "Found entity 12: sinhw_altfp_sincos_cordic_atan_b5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "13 sinhw_altfp_sincos_cordic_atan_c5b " "Found entity 13: sinhw_altfp_sincos_cordic_atan_c5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "14 sinhw_altfp_sincos_cordic_atan_d5b " "Found entity 14: sinhw_altfp_sincos_cordic_atan_d5b" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "15 sinhw_altfp_sincos_cordic_start_709 " "Found entity 15: sinhw_altfp_sincos_cordic_start_709" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "16 sinhw_altfp_sincos_cordic_m_e5e " "Found entity 16: sinhw_altfp_sincos_cordic_m_e5e" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "17 sinhw_altfp_sincos_srrt_koa " "Found entity 17: sinhw_altfp_sincos_srrt_koa" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "18 sinhw_altpriority_encoder_3e8 " "Found entity 18: sinhw_altpriority_encoder_3e8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "19 sinhw_altpriority_encoder_3v7 " "Found entity 19: sinhw_altpriority_encoder_3v7" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 18988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "20 sinhw_altpriority_encoder_6v7 " "Found entity 20: sinhw_altpriority_encoder_6v7" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "21 sinhw_altpriority_encoder_6e8 " "Found entity 21: sinhw_altpriority_encoder_6e8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19069 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "22 sinhw_altpriority_encoder_bv7 " "Found entity 22: sinhw_altpriority_encoder_bv7" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "23 sinhw_altpriority_encoder_be8 " "Found entity 23: sinhw_altpriority_encoder_be8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "24 sinhw_altpriority_encoder_r08 " "Found entity 24: sinhw_altpriority_encoder_r08" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "25 sinhw_altpriority_encoder_rf8 " "Found entity 25: sinhw_altpriority_encoder_rf8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "26 sinhw_altpriority_encoder_qb6 " "Found entity 26: sinhw_altpriority_encoder_qb6" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "27 sinhw_altfp_sincos_range_b6c " "Found entity 27: sinhw_altfp_sincos_range_b6c" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 19443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "28 sinhw_altpriority_encoder_q08 " "Found entity 28: sinhw_altpriority_encoder_q08" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 20952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "29 sinhw_altpriority_encoder_qf8 " "Found entity 29: sinhw_altpriority_encoder_qf8" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "30 sinhw_altpriority_encoder_0c6 " "Found entity 30: sinhw_altpriority_encoder_0c6" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "31 sinhw_altfp_sincos_47e " "Found entity 31: sinhw_altfp_sincos_47e" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 21145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""} { "Info" "ISGN_ENTITY_NAME" "32 sinhw " "Found entity 32: sinhw" {  } { { "sinhw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/sinhw.vhd" 22375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avamap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_avamap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avamap-Structure " "Found design unit 1: reg32_avamap-Structure" {  } { { "reg32_avamap.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32_avamap.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804674 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avamap " "Found entity 1: reg32_avamap" {  } { { "reg32_avamap.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32_avamap.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804724 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdiv.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpdiv_altfp_div_pst_3ke-RTL " "Found design unit 1: fpdiv_altfp_div_pst_3ke-RTL" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpdiv_altfp_div_b6h-RTL " "Found design unit 2: fpdiv_altfp_div_b6h-RTL" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fpdiv-RTL " "Found design unit 3: fpdiv-RTL" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804826 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpdiv_altfp_div_pst_3ke " "Found entity 1: fpdiv_altfp_div_pst_3ke" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804826 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpdiv_altfp_div_b6h " "Found entity 2: fpdiv_altfp_div_b6h" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804826 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpdiv " "Found entity 3: fpdiv" {  } { { "fpdiv.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/fpdiv.vhd" 2842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617804826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617804826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coshw.vhd 64 32 " "Found 64 design units, including 32 entities, in source file coshw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coshw_altfp_sincos_cordic_atan_35b-RTL " "Found design unit 1: coshw_altfp_sincos_cordic_atan_35b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 coshw_altfp_sincos_cordic_atan_k6b-RTL " "Found design unit 2: coshw_altfp_sincos_cordic_atan_k6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 coshw_altfp_sincos_cordic_atan_l6b-RTL " "Found design unit 3: coshw_altfp_sincos_cordic_atan_l6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 coshw_altfp_sincos_cordic_atan_m6b-RTL " "Found design unit 4: coshw_altfp_sincos_cordic_atan_m6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 185 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 coshw_altfp_sincos_cordic_atan_n6b-RTL " "Found design unit 5: coshw_altfp_sincos_cordic_atan_n6b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 227 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 coshw_altfp_sincos_cordic_atan_45b-RTL " "Found design unit 6: coshw_altfp_sincos_cordic_atan_45b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 coshw_altfp_sincos_cordic_atan_55b-RTL " "Found design unit 7: coshw_altfp_sincos_cordic_atan_55b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 coshw_altfp_sincos_cordic_atan_65b-RTL " "Found design unit 8: coshw_altfp_sincos_cordic_atan_65b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 coshw_altfp_sincos_cordic_atan_75b-RTL " "Found design unit 9: coshw_altfp_sincos_cordic_atan_75b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 395 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 coshw_altfp_sincos_cordic_atan_85b-RTL " "Found design unit 10: coshw_altfp_sincos_cordic_atan_85b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 coshw_altfp_sincos_cordic_atan_95b-RTL " "Found design unit 11: coshw_altfp_sincos_cordic_atan_95b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 coshw_altfp_sincos_cordic_atan_a5b-RTL " "Found design unit 12: coshw_altfp_sincos_cordic_atan_a5b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 521 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 coshw_altfp_sincos_cordic_atan_b5b-RTL " "Found design unit 13: coshw_altfp_sincos_cordic_atan_b5b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 563 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 coshw_altfp_sincos_cordic_atan_c5b-RTL " "Found design unit 14: coshw_altfp_sincos_cordic_atan_c5b-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 605 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 coshw_altfp_sincos_cordic_start_509-RTL " "Found design unit 15: coshw_altfp_sincos_cordic_start_509-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 650 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 coshw_altfp_sincos_cordic_m_d5e-RTL " "Found design unit 16: coshw_altfp_sincos_cordic_m_d5e-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 730 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 coshw_altfp_sincos_srrt_koa-RTL " "Found design unit 17: coshw_altfp_sincos_srrt_koa-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17909 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 coshw_altpriority_encoder_3e8-RTL " "Found design unit 18: coshw_altpriority_encoder_3e8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17985 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 coshw_altpriority_encoder_3v7-RTL " "Found design unit 19: coshw_altpriority_encoder_3v7-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18010 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 coshw_altpriority_encoder_6v7-RTL " "Found design unit 20: coshw_altpriority_encoder_6v7-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18030 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 coshw_altpriority_encoder_6e8-RTL " "Found design unit 21: coshw_altpriority_encoder_6e8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18092 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 coshw_altpriority_encoder_bv7-RTL " "Found design unit 22: coshw_altpriority_encoder_bv7-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 coshw_altpriority_encoder_be8-RTL " "Found design unit 23: coshw_altpriority_encoder_be8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 coshw_altpriority_encoder_r08-RTL " "Found design unit 24: coshw_altpriority_encoder_r08-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 coshw_altpriority_encoder_rf8-RTL " "Found design unit 25: coshw_altpriority_encoder_rf8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18340 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 coshw_altpriority_encoder_qb6-RTL " "Found design unit 26: coshw_altpriority_encoder_qb6-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18399 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 coshw_altfp_sincos_range_b6c-RTL " "Found design unit 27: coshw_altfp_sincos_range_b6c-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18469 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 coshw_altpriority_encoder_q08-RTL " "Found design unit 28: coshw_altpriority_encoder_q08-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 coshw_altpriority_encoder_qf8-RTL " "Found design unit 29: coshw_altpriority_encoder_qf8-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20042 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 coshw_altpriority_encoder_0c6-RTL " "Found design unit 30: coshw_altpriority_encoder_0c6-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 coshw_altfp_sincos_u6e-RTL " "Found design unit 31: coshw_altfp_sincos_u6e-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 coshw-RTL " "Found design unit 32: coshw-RTL" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20819 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "1 coshw_altfp_sincos_cordic_atan_35b " "Found entity 1: coshw_altfp_sincos_cordic_atan_35b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "2 coshw_altfp_sincos_cordic_atan_k6b " "Found entity 2: coshw_altfp_sincos_cordic_atan_k6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "3 coshw_altfp_sincos_cordic_atan_l6b " "Found entity 3: coshw_altfp_sincos_cordic_atan_l6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "4 coshw_altfp_sincos_cordic_atan_m6b " "Found entity 4: coshw_altfp_sincos_cordic_atan_m6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "5 coshw_altfp_sincos_cordic_atan_n6b " "Found entity 5: coshw_altfp_sincos_cordic_atan_n6b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "6 coshw_altfp_sincos_cordic_atan_45b " "Found entity 6: coshw_altfp_sincos_cordic_atan_45b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "7 coshw_altfp_sincos_cordic_atan_55b " "Found entity 7: coshw_altfp_sincos_cordic_atan_55b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "8 coshw_altfp_sincos_cordic_atan_65b " "Found entity 8: coshw_altfp_sincos_cordic_atan_65b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "9 coshw_altfp_sincos_cordic_atan_75b " "Found entity 9: coshw_altfp_sincos_cordic_atan_75b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 387 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "10 coshw_altfp_sincos_cordic_atan_85b " "Found entity 10: coshw_altfp_sincos_cordic_atan_85b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "11 coshw_altfp_sincos_cordic_atan_95b " "Found entity 11: coshw_altfp_sincos_cordic_atan_95b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "12 coshw_altfp_sincos_cordic_atan_a5b " "Found entity 12: coshw_altfp_sincos_cordic_atan_a5b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "13 coshw_altfp_sincos_cordic_atan_b5b " "Found entity 13: coshw_altfp_sincos_cordic_atan_b5b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "14 coshw_altfp_sincos_cordic_atan_c5b " "Found entity 14: coshw_altfp_sincos_cordic_atan_c5b" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "15 coshw_altfp_sincos_cordic_start_509 " "Found entity 15: coshw_altfp_sincos_cordic_start_509" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "16 coshw_altfp_sincos_cordic_m_d5e " "Found entity 16: coshw_altfp_sincos_cordic_m_d5e" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "17 coshw_altfp_sincos_srrt_koa " "Found entity 17: coshw_altfp_sincos_srrt_koa" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "18 coshw_altpriority_encoder_3e8 " "Found entity 18: coshw_altpriority_encoder_3e8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 17976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "19 coshw_altpriority_encoder_3v7 " "Found entity 19: coshw_altpriority_encoder_3v7" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18002 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "20 coshw_altpriority_encoder_6v7 " "Found entity 20: coshw_altpriority_encoder_6v7" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "21 coshw_altpriority_encoder_6e8 " "Found entity 21: coshw_altpriority_encoder_6e8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18083 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "22 coshw_altpriority_encoder_bv7 " "Found entity 22: coshw_altpriority_encoder_bv7" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "23 coshw_altpriority_encoder_be8 " "Found entity 23: coshw_altpriority_encoder_be8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "24 coshw_altpriority_encoder_r08 " "Found entity 24: coshw_altpriority_encoder_r08" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "25 coshw_altpriority_encoder_rf8 " "Found entity 25: coshw_altpriority_encoder_rf8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "26 coshw_altpriority_encoder_qb6 " "Found entity 26: coshw_altpriority_encoder_qb6" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "27 coshw_altfp_sincos_range_b6c " "Found entity 27: coshw_altfp_sincos_range_b6c" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 18457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "28 coshw_altpriority_encoder_q08 " "Found entity 28: coshw_altpriority_encoder_q08" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 19966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "29 coshw_altpriority_encoder_qf8 " "Found entity 29: coshw_altpriority_encoder_qf8" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "30 coshw_altpriority_encoder_0c6 " "Found entity 30: coshw_altpriority_encoder_0c6" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "31 coshw_altfp_sincos_u6e " "Found entity 31: coshw_altfp_sincos_u6e" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""} { "Info" "ISGN_ENTITY_NAME" "32 coshw " "Found entity 32: coshw" {  } { { "coshw.vhd" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/coshw.vhd" 20809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617805126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigs.v 1 1 " "Found 1 design units, including 1 entities, in source file trigs.v" { { "Info" "ISGN_ENTITY_NAME" "1 avamap " "Found entity 1: avamap" {  } { { "trigs.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671617805208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617805208 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trigs.v(8) " "Verilog HDL Instantiation warning at trigs.v(8): instance has no name" {  } { { "trigs.v" "" { Text "G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1671617827890 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "trigs " "Top-level design entity \"trigs\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1671617828146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.map.smsg " "Generated suppressed messages file G:/My Drive/FPGAs/GET_OVER_HERE/hard/trigs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617828970 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671617833959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 21 17:17:13 2022 " "Processing ended: Wed Dec 21 17:17:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671617833959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671617833959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671617833959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617833959 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671617834767 ""}
