<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>QFreeRTOS: source/portable/IAR/AtmelSAM7S64/AT91SAM7S64.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">QFreeRTOS
   &#160;<span id="projectnumber">0.0.1</span>
   </div>
   <div id="projectbrief">Qt port of FreeRTOS (Simulation)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_a_t91_s_a_m7_s64_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AT91SAM7S64.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_a_t91_s_a_m7_s64_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//          ATMEL Microcontroller Software Support  -  ROUSSET  -</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//  The software is delivered &quot;AS IS&quot; without warranty or condition of any</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//  kind, either express, implied or statutory. This includes without</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//  limitation any warranty or condition with respect to merchantability or</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//  fitness for any particular purpose, or against the infringements of</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//  intellectual property rights of others.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// File Name           : AT91SAM7S64.h</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// Object              : AT91SAM7S64 definitions</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// Generated           : AT91 SW Application Group  07/16/2004 (07:43:08)</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// </span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// CVS Reference       : /AT91SAM7S64.pl/1.12/Mon Jul 12 13:02:30 2004//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// CVS Reference       : /SYSC_SAM7Sxx.pl/1.5/Mon Jul 12 16:22:12 2004//</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// CVS Reference       : /MC_SAM02.pl/1.3/Wed Mar 10 08:37:04 2004//</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// CVS Reference       : /UDP_1765B.pl/1.3/Fri Aug  2 14:45:38 2002//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// CVS Reference       : /AIC_1796B.pl/1.1.1.1/Fri Jun 28 09:36:48 2002//</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// CVS Reference       : /lib_pmc_SAM.h/1.6/Tue Apr 27 13:53:52 2004//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// CVS Reference       : /PIO_1725D.pl/1.1.1.1/Fri Jun 28 09:36:48 2002//</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// CVS Reference       : /DBGU_1754A.pl/1.4/Fri Jan 31 12:18:24 2003//</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// CVS Reference       : /US_1739C.pl/1.2/Mon Jul 12 17:26:24 2004//</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// CVS Reference       : /SPI2.pl/1.2/Fri Oct 17 08:13:40 2003//</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// CVS Reference       : /SSC_1762A.pl/1.2/Fri Nov  8 13:26:40 2002//</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// CVS Reference       : /lib_tc_1753b.h/1.1/Fri Jan 31 12:20:02 2003//</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// CVS Reference       : /TWI_1761B.pl/1.4/Fri Feb  7 10:30:08 2003//</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// CVS Reference       : /PDC_1734B.pl/1.2/Thu Nov 21 16:38:24 2002//</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// CVS Reference       : /ADC_SAM.pl/1.7/Fri Oct 17 08:12:38 2003//</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// CVS Reference       : /lib_PWM_SAM.h/1.3/Thu Jan 22 10:10:50 2004//</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// ----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef AT91SAM7S64_H</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define AT91SAM7S64_H</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">   35</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>;<span class="comment">// Hardware register definition</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR System Peripherals</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html">   40</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___s_y_s_c.html">_AT91S_SYSC</a> {</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a77f8b5e69412b83e2221384ac1b0036b">   41</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a77f8b5e69412b83e2221384ac1b0036b">SYSC_AIC_SMR</a>[32];  <span class="comment">// Source Mode Register</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8acac53213525a33b71d08d953ed17e3">   42</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a8acac53213525a33b71d08d953ed17e3">SYSC_AIC_SVR</a>[32];  <span class="comment">// Source Vector Register</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6268bf89a23b76facf3cacd7a756dd3f">   43</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a6268bf89a23b76facf3cacd7a756dd3f">SYSC_AIC_IVR</a>;  <span class="comment">// IRQ Vector Register</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a265c94a643d649b9e59c2b514bd2fd61">   44</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a265c94a643d649b9e59c2b514bd2fd61">SYSC_AIC_FVR</a>;  <span class="comment">// FIQ Vector Register</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aabbeeb9acff8761c8121aad3b8696b57">   45</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aabbeeb9acff8761c8121aad3b8696b57">SYSC_AIC_ISR</a>;  <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3e549510179e1537fbc0817dca167b6f">   46</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a3e549510179e1537fbc0817dca167b6f">SYSC_AIC_IPR</a>;  <span class="comment">// Interrupt Pending Register</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2a0f202036c714f7bf5f9bca1005e665">   47</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a2a0f202036c714f7bf5f9bca1005e665">SYSC_AIC_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a26a8dae9e6a2da4cbdf882fab84d4949">   48</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a26a8dae9e6a2da4cbdf882fab84d4949">SYSC_AIC_CISR</a>;     <span class="comment">// Core Interrupt Status Register</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ab0dcdb857dc101097cd12da428a2b5d9">   49</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ab0dcdb857dc101097cd12da428a2b5d9">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad73a0c505db0291f312241d6cd9e6531">   50</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ad73a0c505db0291f312241d6cd9e6531">SYSC_AIC_IECR</a>;     <span class="comment">// Interrupt Enable Command Register</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8b1b464479633855a98501a4adce4109">   51</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a8b1b464479633855a98501a4adce4109">SYSC_AIC_IDCR</a>;     <span class="comment">// Interrupt Disable Command Register</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7db2677210323a015f2fde0d5402d54b">   52</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a7db2677210323a015f2fde0d5402d54b">SYSC_AIC_ICCR</a>;     <span class="comment">// Interrupt Clear Command Register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a345ecf86e202566219d1bf6c404bd5c8">   53</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a345ecf86e202566219d1bf6c404bd5c8">SYSC_AIC_ISCR</a>;     <span class="comment">// Interrupt Set Command Register</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aa754395ec0a545829dd2c1b24524da2f">   54</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aa754395ec0a545829dd2c1b24524da2f">SYSC_AIC_EOICR</a>;    <span class="comment">// End of Interrupt Command Register</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aaeea27e0f5b34ba94b0d0246754cda8b">   55</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aaeea27e0f5b34ba94b0d0246754cda8b">SYSC_AIC_SPU</a>;  <span class="comment">// Spurious Vector Register</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a067b4a843701505ae16aed93be7f9dfc">   56</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a067b4a843701505ae16aed93be7f9dfc">SYSC_AIC_DCR</a>;  <span class="comment">// Debug Control Register (Protect)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac9ae5f4ffa0311ae93515a1b7fc23ef9">   57</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ac9ae5f4ffa0311ae93515a1b7fc23ef9">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5e031a68fb84b86cefebf48b7d6e2811">   58</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a5e031a68fb84b86cefebf48b7d6e2811">SYSC_AIC_FFER</a>;     <span class="comment">// Fast Forcing Enable Register</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac5f9b2e464f34e72ebd46474400671f7">   59</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ac5f9b2e464f34e72ebd46474400671f7">SYSC_AIC_FFDR</a>;     <span class="comment">// Fast Forcing Disable Register</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae5247d40c73f0a917e46d62113181bca">   60</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ae5247d40c73f0a917e46d62113181bca">SYSC_AIC_FFSR</a>;     <span class="comment">// Fast Forcing Status Register</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#af378e870e30dc3b20aeaad26c151477c">   61</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#af378e870e30dc3b20aeaad26c151477c">Reserved2</a>[45];     <span class="comment">// </span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a00abc9a57833509ddadb432ed0305cfa">   62</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a00abc9a57833509ddadb432ed0305cfa">SYSC_DBGU_CR</a>;  <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a48a5e4c333992b630285f454a0736195">   63</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a48a5e4c333992b630285f454a0736195">SYSC_DBGU_MR</a>;  <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a1288b3d531b90cd4f22f5d21f2eee5da">   64</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a1288b3d531b90cd4f22f5d21f2eee5da">SYSC_DBGU_IER</a>;     <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a08f87d05897cbb7dd4ef6e0c027136fd">   65</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a08f87d05897cbb7dd4ef6e0c027136fd">SYSC_DBGU_IDR</a>;     <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7e52fd28003dde25ddfd5923d0737a44">   66</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a7e52fd28003dde25ddfd5923d0737a44">SYSC_DBGU_IMR</a>;     <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6f94eb6d5895322585db6a440e9cafd1">   67</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a6f94eb6d5895322585db6a440e9cafd1">SYSC_DBGU_CSR</a>;     <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aaea5936752e552647e6ba865caf999f9">   68</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aaea5936752e552647e6ba865caf999f9">SYSC_DBGU_RHR</a>;     <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#adda6a8855403dbcfcd8ae84b33cf7959">   69</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#adda6a8855403dbcfcd8ae84b33cf7959">SYSC_DBGU_THR</a>;     <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4c051cb1d0fab9c7639756cc4bd07c54">   70</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a4c051cb1d0fab9c7639756cc4bd07c54">SYSC_DBGU_BRGR</a>;    <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a9cb9c3a165f6eb4ecd1a47d53e8aa819">   71</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a9cb9c3a165f6eb4ecd1a47d53e8aa819">Reserved3</a>[7];  <span class="comment">// </span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5854e5fcacf33a4682015d50ba87fc8a">   72</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a5854e5fcacf33a4682015d50ba87fc8a">SYSC_DBGU_C1R</a>;     <span class="comment">// Chip ID1 Register</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac7f7b13c99886a7ac33f57e7acb05144">   73</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ac7f7b13c99886a7ac33f57e7acb05144">SYSC_DBGU_C2R</a>;     <span class="comment">// Chip ID2 Register</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a02a5cd67157e001ed6e5c3236e5b88da">   74</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a02a5cd67157e001ed6e5c3236e5b88da">SYSC_DBGU_FNTR</a>;    <span class="comment">// Force NTRST Register</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6a0743ad575e87f64d5ba7506e91c447">   75</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a6a0743ad575e87f64d5ba7506e91c447">Reserved4</a>[45];     <span class="comment">// </span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aca4f41737d26a1d8e5c8363cd35665b9">   76</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aca4f41737d26a1d8e5c8363cd35665b9">SYSC_DBGU_RPR</a>;     <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a998ebea2f058ce7f0b5fa21de4a80ea3">   77</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a998ebea2f058ce7f0b5fa21de4a80ea3">SYSC_DBGU_RCR</a>;     <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2f397eefbe977914ea9122e5188c2d74">   78</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a2f397eefbe977914ea9122e5188c2d74">SYSC_DBGU_TPR</a>;     <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a12b06c0cfbace6e3f8be77a9783a4a45">   79</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a12b06c0cfbace6e3f8be77a9783a4a45">SYSC_DBGU_TCR</a>;     <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3ce517fdf628d2cac9556765dacc1376">   80</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a3ce517fdf628d2cac9556765dacc1376">SYSC_DBGU_RNPR</a>;    <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a9d4e37b74bb2967df3642f9d33fa4740">   81</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a9d4e37b74bb2967df3642f9d33fa4740">SYSC_DBGU_RNCR</a>;    <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#abfa65e4221e88812662d874e973d4c63">   82</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#abfa65e4221e88812662d874e973d4c63">SYSC_DBGU_TNPR</a>;    <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad56706f066df53d9e94181dae91a2c35">   83</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ad56706f066df53d9e94181dae91a2c35">SYSC_DBGU_TNCR</a>;    <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a1d9a5371f1fa32c8c8a7ad760ab8df8d">   84</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a1d9a5371f1fa32c8c8a7ad760ab8df8d">SYSC_DBGU_PTCR</a>;    <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a220d4d3b00199eda612c818e0a31a831">   85</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a220d4d3b00199eda612c818e0a31a831">SYSC_DBGU_PTSR</a>;    <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5dbad87444d764639715b812efdb6d0f">   86</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a5dbad87444d764639715b812efdb6d0f">Reserved5</a>[54];     <span class="comment">// </span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac0d93cc213d14fa58f5208b17a91c870">   87</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ac0d93cc213d14fa58f5208b17a91c870">SYSC_PIOA_PER</a>;     <span class="comment">// PIO Enable Register</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8fe98ad5e8e70e4b9722c94c8c7845d7">   88</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a8fe98ad5e8e70e4b9722c94c8c7845d7">SYSC_PIOA_PDR</a>;     <span class="comment">// PIO Disable Register</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a0f2da9b081acad0a45203082618d9237">   89</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a0f2da9b081acad0a45203082618d9237">SYSC_PIOA_PSR</a>;     <span class="comment">// PIO Status Register</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a0a8b58fd4e8fa9a87cf9ba1eec414955">   90</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a0a8b58fd4e8fa9a87cf9ba1eec414955">Reserved6</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3db872caff97a01a9bd7893195250bfe">   91</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a3db872caff97a01a9bd7893195250bfe">SYSC_PIOA_OER</a>;     <span class="comment">// Output Enable Register</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae7188adcbae36017e522f216c5523d9f">   92</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ae7188adcbae36017e522f216c5523d9f">SYSC_PIOA_ODR</a>;     <span class="comment">// Output Disable Registerr</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aeca14c5758e37845567d06defc2e7aec">   93</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aeca14c5758e37845567d06defc2e7aec">SYSC_PIOA_OSR</a>;     <span class="comment">// Output Status Register</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a13e908186455d7ffd22389cba24f842b">   94</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a13e908186455d7ffd22389cba24f842b">Reserved7</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a37226f5f8096f428c955ab0b91d77908">   95</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a37226f5f8096f428c955ab0b91d77908">SYSC_PIOA_IFER</a>;    <span class="comment">// Input Filter Enable Register</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a08646a81d084111d08695c1c8078ef39">   96</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a08646a81d084111d08695c1c8078ef39">SYSC_PIOA_IFDR</a>;    <span class="comment">// Input Filter Disable Register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6b73b89d6489e591fcc3b572cf0c9284">   97</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a6b73b89d6489e591fcc3b572cf0c9284">SYSC_PIOA_IFSR</a>;    <span class="comment">// Input Filter Status Register</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a32219a9e13177af2a8d346822b699fe3">   98</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a32219a9e13177af2a8d346822b699fe3">Reserved8</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a685edb3bb735a93e5316377a988f58ab">   99</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a685edb3bb735a93e5316377a988f58ab">SYSC_PIOA_SODR</a>;    <span class="comment">// Set Output Data Register</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2552affe95621ebd63fafc7a03cc11bc">  100</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a2552affe95621ebd63fafc7a03cc11bc">SYSC_PIOA_CODR</a>;    <span class="comment">// Clear Output Data Register</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a65f1af60a7c2a09dc58882e519ec0655">  101</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a65f1af60a7c2a09dc58882e519ec0655">SYSC_PIOA_ODSR</a>;    <span class="comment">// Output Data Status Register</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ab46ff909a6a18214fb8da9e2e5c3fc39">  102</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ab46ff909a6a18214fb8da9e2e5c3fc39">SYSC_PIOA_PDSR</a>;    <span class="comment">// Pin Data Status Register</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3452e9ad0a0382c664718ad4ad71f7fb">  103</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a3452e9ad0a0382c664718ad4ad71f7fb">SYSC_PIOA_IER</a>;     <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5fa3fec02b70bc1188199cd02f3e6026">  104</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a5fa3fec02b70bc1188199cd02f3e6026">SYSC_PIOA_IDR</a>;     <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a32f4b586912749156ea79ed1480e9004">  105</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a32f4b586912749156ea79ed1480e9004">SYSC_PIOA_IMR</a>;     <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a17ecfaddb3e25982471069682b0b08ae">  106</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a17ecfaddb3e25982471069682b0b08ae">SYSC_PIOA_ISR</a>;     <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a0d01897c5b8885abf38beea5be1ac31f">  107</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a0d01897c5b8885abf38beea5be1ac31f">SYSC_PIOA_MDER</a>;    <span class="comment">// Multi-driver Enable Register</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5566a9904faf6d7a256d91f712f89886">  108</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a5566a9904faf6d7a256d91f712f89886">SYSC_PIOA_MDDR</a>;    <span class="comment">// Multi-driver Disable Register</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7d665c963fd38dbaf2f5494cb31f9538">  109</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a7d665c963fd38dbaf2f5494cb31f9538">SYSC_PIOA_MDSR</a>;    <span class="comment">// Multi-driver Status Register</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae980c66d43886a2d01cf98533ae0a528">  110</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ae980c66d43886a2d01cf98533ae0a528">Reserved9</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5fb6b08180cdc5fcb29cf7c81f60564f">  111</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a5fb6b08180cdc5fcb29cf7c81f60564f">SYSC_PIOA_PPUDR</a>;   <span class="comment">// Pull-up Disable Register</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#acfeaea7a034a8dbfffba7b9070d4e2a3">  112</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#acfeaea7a034a8dbfffba7b9070d4e2a3">SYSC_PIOA_PPUER</a>;   <span class="comment">// Pull-up Enable Register</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad1fef521068196987a30b2ac7cd30fc5">  113</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ad1fef521068196987a30b2ac7cd30fc5">SYSC_PIOA_PPUSR</a>;   <span class="comment">// Pad Pull-up Status Register</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a96aec7862b154ba02045258bc760103f">  114</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a96aec7862b154ba02045258bc760103f">Reserved10</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a56529b6c34b83129c05727342a38e1a8">  115</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a56529b6c34b83129c05727342a38e1a8">SYSC_PIOA_ASR</a>;     <span class="comment">// Select A Register</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7f1ba7fc56e3fd364f4202b52cbf1b16">  116</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a7f1ba7fc56e3fd364f4202b52cbf1b16">SYSC_PIOA_BSR</a>;     <span class="comment">// Select B Register</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a5afd4ceafe882908d381d7f6b59980e6">  117</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a5afd4ceafe882908d381d7f6b59980e6">SYSC_PIOA_ABSR</a>;    <span class="comment">// AB Select Status Register</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ad33bb2b046530d10cc5e0c47a2cda0f2">  118</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ad33bb2b046530d10cc5e0c47a2cda0f2">Reserved11</a>[9];     <span class="comment">// </span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aba466403547cf044df7857fc91106552">  119</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aba466403547cf044df7857fc91106552">SYSC_PIOA_OWER</a>;    <span class="comment">// Output Write Enable Register</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a901133e2417fc0bb2fa10c8b5e94bf4c">  120</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a901133e2417fc0bb2fa10c8b5e94bf4c">SYSC_PIOA_OWDR</a>;    <span class="comment">// Output Write Disable Register</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3b361be2231b3d7a5036b362ba3e01f2">  121</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a3b361be2231b3d7a5036b362ba3e01f2">SYSC_PIOA_OWSR</a>;    <span class="comment">// Output Write Status Register</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a250a5cec9c60af9e190026a2e33c634e">  122</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a250a5cec9c60af9e190026a2e33c634e">Reserved12</a>[469];   <span class="comment">// </span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aed8bc9c0548c5dbcb7e23c9263cdb357">  123</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aed8bc9c0548c5dbcb7e23c9263cdb357">SYSC_PMC_SCER</a>;     <span class="comment">// System Clock Enable Register</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac23a7212a76ad27ac45c044825e4c793">  124</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ac23a7212a76ad27ac45c044825e4c793">SYSC_PMC_SCDR</a>;     <span class="comment">// System Clock Disable Register</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a47978d4f87563459163c957aa9de5077">  125</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a47978d4f87563459163c957aa9de5077">SYSC_PMC_SCSR</a>;     <span class="comment">// System Clock Status Register</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4ffde2f556f971b6409f8b7cd2f06125">  126</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a4ffde2f556f971b6409f8b7cd2f06125">Reserved13</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a08fb1e616c89dac09061b84b07b49cd4">  127</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a08fb1e616c89dac09061b84b07b49cd4">SYSC_PMC_PCER</a>;     <span class="comment">// Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4a479a6a0279d0a82a2b4011da223122">  128</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a4a479a6a0279d0a82a2b4011da223122">SYSC_PMC_PCDR</a>;     <span class="comment">// Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a53850e84e11d3ca0f70622fab96693f6">  129</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a53850e84e11d3ca0f70622fab96693f6">SYSC_PMC_PCSR</a>;     <span class="comment">// Peripheral Clock Status Register</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a50fb88d51eb5b7849463953f7b891cda">  130</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a50fb88d51eb5b7849463953f7b891cda">Reserved14</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8269be8ee7b68f659a74900ee9b07673">  131</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a8269be8ee7b68f659a74900ee9b07673">SYSC_PMC_MOR</a>;  <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#af6b8ea03a5ac5f1450aa6d9a128e5bd8">  132</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#af6b8ea03a5ac5f1450aa6d9a128e5bd8">SYSC_PMC_MCFR</a>;     <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a02bcd70d97365e4c3c60ef4fa7b82fe7">  133</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a02bcd70d97365e4c3c60ef4fa7b82fe7">Reserved15</a>[1];     <span class="comment">// </span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aadb486bb8c7cc5725a728ec3df5b992e">  134</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aadb486bb8c7cc5725a728ec3df5b992e">SYSC_PMC_PLLR</a>;     <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ac3e3e3878b160198cf5e4b715d486ae9">  135</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ac3e3e3878b160198cf5e4b715d486ae9">SYSC_PMC_MCKR</a>;     <span class="comment">// Master Clock Register</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a65a93e4542b7123872c239511385d584">  136</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a65a93e4542b7123872c239511385d584">Reserved16</a>[3];     <span class="comment">// </span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4525b726d43371fca33702173514a39a">  137</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a4525b726d43371fca33702173514a39a">SYSC_PMC_PCKR</a>[8];  <span class="comment">// Programmable Clock Register</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2fa15bf0fb87a96161a4d5a4147f719d">  138</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a2fa15bf0fb87a96161a4d5a4147f719d">SYSC_PMC_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a118d80057e9ac84dd0a74af7837d20a8">  139</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a118d80057e9ac84dd0a74af7837d20a8">SYSC_PMC_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a3f542699cf89fd43a3ff5d0214960a76">  140</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a3f542699cf89fd43a3ff5d0214960a76">SYSC_PMC_SR</a>;   <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a4bfd3c735517f18c5c633fdc440e3ca7">  141</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a4bfd3c735517f18c5c633fdc440e3ca7">SYSC_PMC_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a92aa1ef8bd1950c328d87bcc551c1e1b">  142</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a92aa1ef8bd1950c328d87bcc551c1e1b">Reserved17</a>[36];    <span class="comment">// </span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a87e2faa4216a1bc13d6532fbe31c9289">  143</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a87e2faa4216a1bc13d6532fbe31c9289">SYSC_RSTC_RCR</a>;     <span class="comment">// Reset Control Register</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6292b8600ce2f8f03d8a1967dd632127">  144</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a6292b8600ce2f8f03d8a1967dd632127">SYSC_RSTC_RSR</a>;     <span class="comment">// Reset Status Register</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#abc34860dacdaf23f0186c027c67b41bb">  145</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#abc34860dacdaf23f0186c027c67b41bb">SYSC_RSTC_RMR</a>;     <span class="comment">// Reset Mode Register</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a23b0d556a79e472f796b080c27c16df0">  146</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a23b0d556a79e472f796b080c27c16df0">Reserved18</a>[5];     <span class="comment">// </span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#abf22f9be34fa44f95ab22ca38b6137e0">  147</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#abf22f9be34fa44f95ab22ca38b6137e0">SYSC_RTTC_RTMR</a>;    <span class="comment">// Real-time Mode Register</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a1b9a4407510cae07dda57f36c7333afe">  148</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a1b9a4407510cae07dda57f36c7333afe">SYSC_RTTC_RTAR</a>;    <span class="comment">// Real-time Alarm Register</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a19d2d39e98c2180757ebcdff87113f8f">  149</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a19d2d39e98c2180757ebcdff87113f8f">SYSC_RTTC_RTVR</a>;    <span class="comment">// Real-time Value Register</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a60fa89e9164e870682a6fc4f7d633a46">  150</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a60fa89e9164e870682a6fc4f7d633a46">SYSC_RTTC_RTSR</a>;    <span class="comment">// Real-time Status Register</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a2588c75e7b27dabb435013594d2c40b1">  151</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a2588c75e7b27dabb435013594d2c40b1">SYSC_PITC_PIMR</a>;    <span class="comment">// Period Interval Mode Register</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#ae0e5f9f558394389d4ff646410e9a47f">  152</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#ae0e5f9f558394389d4ff646410e9a47f">SYSC_PITC_PISR</a>;    <span class="comment">// Period Interval Status Register</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a07b13244ff9da10603af70a9253ea4b9">  153</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a07b13244ff9da10603af70a9253ea4b9">SYSC_PITC_PIVR</a>;    <span class="comment">// Period Interval Value Register</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a8dfa8fe447ffd7badd4227189827077e">  154</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a8dfa8fe447ffd7badd4227189827077e">SYSC_PITC_PIIR</a>;    <span class="comment">// Period Interval Image Register</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a7a88574b0306d38f677c5b29d2c9e23a">  155</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a7a88574b0306d38f677c5b29d2c9e23a">SYSC_WDTC_WDCR</a>;    <span class="comment">// Watchdog Control Register</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a6190b064c905e147026c98b859cf6c64">  156</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a6190b064c905e147026c98b859cf6c64">SYSC_WDTC_WDMR</a>;    <span class="comment">// Watchdog Mode Register</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a600572df75f9ef864fa7423c95e45637">  157</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a600572df75f9ef864fa7423c95e45637">SYSC_WDTC_WDSR</a>;    <span class="comment">// Watchdog Status Register</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#aefa06e801cf98953c4cd792bdfe6ed01">  158</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#aefa06e801cf98953c4cd792bdfe6ed01">Reserved19</a>[5];     <span class="comment">// </span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_y_s_c.html#a9ead60ad03c43bd5a84bf25ea6fbdd9b">  159</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_y_s_c.html#a9ead60ad03c43bd5a84bf25ea6fbdd9b">SYSC_SYSC_VRPM</a>;    <span class="comment">// Voltage Regulator Power Mode Register</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a0346349ceee4faa8a9ae99169f017e4c">AT91S_SYSC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a93b7813ecc59b9390c6c851b3d5229aa">AT91PS_SYSC</a>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// -------- VRPM : (SYSC Offset: 0xd60) Voltage Regulator Power Mode Register -------- </span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a316d7f165ecafe586b49c63986f5666b">  163</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PSTDBY     ((unsigned int) 0x1 &lt;&lt;  0) // (SYSC) Voltage Regulator Power Mode</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a> {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a8f67e50f87c9ec1296d138c8823956a9">AIC_SMR</a>[32];   <span class="comment">// Source Mode Register</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#aab87ea86f3a65a32f8d4c788cc8c56ae">AIC_SVR</a>[32];   <span class="comment">// Source Vector Register</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#af105953c155379836fce666eef37501b">AIC_IVR</a>;   <span class="comment">// IRQ Vector Register</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#accca387631438422260c8a8652800eed">AIC_FVR</a>;   <span class="comment">// FIQ Vector Register</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a3634430d76ed81bcbd9f0b04f9c0907e">AIC_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a9ae6e5e104c8f5a405a1792e5126236a">AIC_IPR</a>;   <span class="comment">// Interrupt Pending Register</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a2eecd9e74afeac555e7b90c3594bc910">AIC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ac1e7c71a265c9818fe96b59796aaed7e">AIC_CISR</a>;  <span class="comment">// Core Interrupt Status Register</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ac37f1ca270fc1c2ba4857b5f9c763176">AIC_IECR</a>;  <span class="comment">// Interrupt Enable Command Register</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a179b0425e4194dd6a0a2a44dfabc7d67">AIC_IDCR</a>;  <span class="comment">// Interrupt Disable Command Register</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a8e7dbf14bb5c166df24bb1d014f1a5d0">AIC_ICCR</a>;  <span class="comment">// Interrupt Clear Command Register</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a2784932bec9494dde08e3d63e821da50">AIC_ISCR</a>;  <span class="comment">// Interrupt Set Command Register</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#adbed024b2ed1aa309d77ed69db0cbcc9">AIC_EOICR</a>;     <span class="comment">// End of Interrupt Command Register</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a0e99c4c50663bf1ea7142e40d8e911e2">AIC_SPU</a>;   <span class="comment">// Spurious Vector Register</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ad50d494de6fc6381f1f98ca95019f2a4">AIC_DCR</a>;   <span class="comment">// Debug Control Register (Protect)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ad0b62db4d5490f3f3868fc10e36d300c">AIC_FFER</a>;  <span class="comment">// Fast Forcing Enable Register</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#af9790a9208a6ae1554938439df1872d3">AIC_FFDR</a>;  <span class="comment">// Fast Forcing Disable Register</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_i_c.html#ac3170bea6bdb66db30d2c0aea2d6e262">AIC_FFSR</a>;  <span class="comment">// Fast Forcing Status Register</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#ac48ce68be7072d9626d8f4d608791ab3">AT91S_AIC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- </span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">  192</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_PRIOR       ((unsigned int) 0x7 &lt;&lt;  0) // (AIC) Priority Level</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae5bbc658808876a515e3c1978738f3d0">  193</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_LOWEST               ((unsigned int) 0x0) // (AIC) Lowest priority level</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">  194</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_HIGHEST              ((unsigned int) 0x7) // (AIC) Highest priority level</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae85e6441c17346d01b4b4e50d9a43408">  195</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SRCTYPE     ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) Interrupt Source Type</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec6df35ab981e1107105444555ecfd1b">  196</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE  ((unsigned int) 0x0 &lt;&lt;  5) // (AIC) Internal Sources Code Label Level Sensitive</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a969b0de913c2247525b98cd9d64aebaf">  197</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED   ((unsigned int) 0x1 &lt;&lt;  5) // (AIC) Internal Sources Code Label Edge triggered</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4b8488f6ae8166cb466f172189d021c">  198</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL       ((unsigned int) 0x2 &lt;&lt;  5) // (AIC) External Sources Code Label High-level Sensitive</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c0734dd769738bf00c052011dcc3eff">  199</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE    ((unsigned int) 0x3 &lt;&lt;  5) // (AIC) External Sources Code Label Positive Edge triggered</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- </span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">  201</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NFIQ        ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) NFIQ Status</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">  202</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NIRQ        ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) NIRQ Status</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- </span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">  204</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_PROT    ((unsigned int) 0x1 &lt;&lt;  0) // (AIC) Protection Mode</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">  205</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_GMSK    ((unsigned int) 0x1 &lt;&lt;  1) // (AIC) General Mask</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Debug Unit</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a> {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ac0ec2f327fe14ffd3d8713273ac9a297">DBGU_CR</a>;   <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a6a42e275e70b1489101ce27630a163d3">DBGU_MR</a>;   <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a505e9f99d4497c2731ec97c61e75987b">DBGU_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#af059becb6730b21339608a53635c78f5">DBGU_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a1a30016762e6cf6a1c2d7558b1092f3e">DBGU_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#abb7191eb0dbf277a2c112a49d6100b6b">DBGU_CSR</a>;  <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ab09ba0a9de6924c76075026b2cd29b15">DBGU_RHR</a>;  <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ac541e251a8f6e42eddba11eea5c837b9">DBGU_THR</a>;  <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#adc2d66a9b251e35fc29fc3989c3de30a">DBGU_BRGR</a>;     <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">Reserved0</a>[7];  <span class="comment">// </span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct___a_t91_s___d_b_g_u.html#ac5a349b08f7830477c11cca565161146">  221</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ac5a349b08f7830477c11cca565161146">DBGU_C1R</a>;  <span class="comment">// Chip ID1 Register</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct___a_t91_s___d_b_g_u.html#a0b85c99b47dc2bf348f020bdc726c046">  222</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a0b85c99b47dc2bf348f020bdc726c046">DBGU_C2R</a>;  <span class="comment">// Chip ID2 Register</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#af47c62ec1e5884b7025e2b1a8b8125df">DBGU_FNTR</a>;     <span class="comment">// Force NTRST Register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">Reserved1</a>[45];     <span class="comment">// </span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ad79ffe9f844d99dcc31a940d2fb9ff25">DBGU_RPR</a>;  <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#adba4b0507a486caa59858b4b69400df1">DBGU_RCR</a>;  <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#aa3a4bff1437b454b5d2959b1ec71baf1">DBGU_TPR</a>;  <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#ad0fcc417d3131cc8e55ab3a5745372c2">DBGU_TCR</a>;  <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a470321e5ff042078e3f69f257aaa0b9d">DBGU_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a16ea309864909b0a86967dd5b24fce65">DBGU_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#acf86f053da2376a57fc17ed5d8d218af">DBGU_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a0878db17a3bd20ab9998e3abafe13f2a">DBGU_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a1edfe16bbff4bebd75ec891cd83ae074">DBGU_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___d_b_g_u.html#a05b94f8432b0a50446e30b4e3529f677">DBGU_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#afb741b669428fcdd7eb009ef78a29cea">AT91S_DBGU</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- </span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8f930447864be8dfd2e2301aadbcf33a">  238</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTRX        ((unsigned int) 0x1 &lt;&lt;  2) // (DBGU) Reset Receiver</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a317d8138a2551b50d0d8416441925d66">  239</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTTX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) Reset Transmitter</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">  240</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXEN         ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) Receiver Enable</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46c4a2d61496daf9a1146afa4d766b63">  241</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXDIS        ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Receiver Disable</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">  242</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEN         ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Transmitter Enable</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3ec68a2522316c5c2489efd6431b822b">  243</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXDIS        ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Transmitter Disable</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- </span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">  245</a></span>&#160;<span class="preprocessor">#define AT91C_US_PAR          ((unsigned int) 0x7 &lt;&lt;  9) // (DBGU) Parity type</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3f0e65596c98c22768b44e1d640071e">  246</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_EVEN                 ((unsigned int) 0x0 &lt;&lt;  9) // (DBGU) Even Parity</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa4208c99f58575fc74238129af7f44e5">  247</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_ODD                  ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) Odd Parity</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a18630918fdd31d05d09c40a75e5ef233">  248</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_SPACE                ((unsigned int) 0x2 &lt;&lt;  9) // (DBGU) Parity forced to 0 (Space)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa062988aba8a352fad7dfd83af003d89">  249</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MARK                 ((unsigned int) 0x3 &lt;&lt;  9) // (DBGU) Parity forced to 1 (Mark)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">  250</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_NONE                 ((unsigned int) 0x4 &lt;&lt;  9) // (DBGU) No Parity</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">  251</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MULTI_DROP           ((unsigned int) 0x6 &lt;&lt;  9) // (DBGU) Multi-drop mode</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a53c28c925fd757be79bb9f07be5cf951">  252</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHMODE       ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Channel Mode</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9bb3535a326183eea44b04c542e81b26">  253</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_NORMAL               ((unsigned int) 0x0 &lt;&lt; 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa3f9014539cdbee5b9b7a49e76228bcd">  254</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_AUTO                 ((unsigned int) 0x1 &lt;&lt; 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf57968a551f0ae6b8a5a3c610dab8cf">  255</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_LOCAL                ((unsigned int) 0x2 &lt;&lt; 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a42454b5036bef343924a88d4896e077c">  256</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_REMOTE               ((unsigned int) 0x3 &lt;&lt; 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4ad704e305a3a759d6d6c83c3bb8e9b1">  258</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXRDY        ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) RXRDY Interrupt</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">  259</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXRDY        ((unsigned int) 0x1 &lt;&lt;  1) // (DBGU) TXRDY Interrupt</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4cfc945f1d236225602678af7b8ac28">  260</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDRX        ((unsigned int) 0x1 &lt;&lt;  3) // (DBGU) End of Receive Transfer Interrupt</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeae8155664bea7c98d86610eddc4aafc">  261</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDTX        ((unsigned int) 0x1 &lt;&lt;  4) // (DBGU) End of Transmit Interrupt</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aea21ef19c312358353fbb5f992160e57">  262</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVRE         ((unsigned int) 0x1 &lt;&lt;  5) // (DBGU) Overrun Interrupt</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a45d31aa2c0bb45828974f29764d4341f">  263</a></span>&#160;<span class="preprocessor">#define AT91C_US_FRAME        ((unsigned int) 0x1 &lt;&lt;  6) // (DBGU) Framing Error Interrupt</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9b44e3508f60906033f7755c9a2eda84">  264</a></span>&#160;<span class="preprocessor">#define AT91C_US_PARE         ((unsigned int) 0x1 &lt;&lt;  7) // (DBGU) Parity Error Interrupt</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a962f85c7a326db03806303c2cf573c49">  265</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEMPTY      ((unsigned int) 0x1 &lt;&lt;  9) // (DBGU) TXEMPTY Interrupt</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2113a040ce814c3a8b410e183944ab6a">  266</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXBUFE       ((unsigned int) 0x1 &lt;&lt; 11) // (DBGU) TXBUFE Interrupt</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9c23b11a183452c100e58adf7d444b7a">  267</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBUFF       ((unsigned int) 0x1 &lt;&lt; 12) // (DBGU) RXBUFF Interrupt</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeb863fc3b5ecd99a75f9037642091a31">  268</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_TX      ((unsigned int) 0x1 &lt;&lt; 30) // (DBGU) COMM_TX Interrupt</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a64a07ed22258d3551524e5e3758e64a5">  269</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_RX      ((unsigned int) 0x1 &lt;&lt; 31) // (DBGU) COMM_RX Interrupt</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- </span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- </span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">  274</a></span>&#160;<span class="preprocessor">#define AT91C_US_FORCE_NTRST  ((unsigned int) 0x1 &lt;&lt;  0) // (DBGU) Force NTRST in JTAG</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Peripheral Data Controller</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a> {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a96c8c767475f69faf5c83cbac1690102">PDC_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#ad1688f602dd1c369fc1604c51cc05c2f">PDC_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a15d473588119af649205c986be0e6639">PDC_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a9e2a379cc2a8a64b215de556a0ba8b2e">PDC_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a6454ec358a78c11a66179bb97832f2d3">PDC_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#ad63bbe1f7711aa4b34853bbbe75d6104">PDC_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a21220f0508a5ec5c7737a82afa89dc35">PDC_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a4b2288712d4b7e04c414ad20d302915d">PDC_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#af54cc3edd8cf870f581ca7f598e2e9ba">PDC_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_d_c.html#a534356e87aed2a4f5c6e1c4370f4afcf">PDC_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#ae76bc1b0ba64d5834a828d4cc3c87a7e">AT91S_PDC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- </span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">  293</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTEN       ((unsigned int) 0x1 &lt;&lt;  0) // (PDC) Receiver Transfer Enable</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af14c4afb41616b6f1e8191197bd18fc6">  294</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (PDC) Receiver Transfer Disable</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab2d3ab6a873b8cd209236fe95f051310">  295</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTEN       ((unsigned int) 0x1 &lt;&lt;  8) // (PDC) Transmitter Transfer Enable</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab2f2dd1bf21078d144719621c4dbc153">  296</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTDIS      ((unsigned int) 0x1 &lt;&lt;  9) // (PDC) Transmitter Transfer Disable</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- </span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a> {</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a6219ff0520bc90a0c1eef988bd253d48">PIO_PER</a>;   <span class="comment">// PIO Enable Register</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a1562c48486ffd8abe50d80ae6c37ec8f">PIO_PDR</a>;   <span class="comment">// PIO Disable Register</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a05c0cb31a5592c29fc2e499463be3184">PIO_PSR</a>;   <span class="comment">// PIO Status Register</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ad98a2d712fd626ab4e7f4a03a67b92a3">PIO_OER</a>;   <span class="comment">// Output Enable Register</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7994c9c78ecec3f0793d60c6e7701d5d">PIO_ODR</a>;   <span class="comment">// Output Disable Registerr</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a104b2e81a10a1fc02b327bf9ec570d23">PIO_OSR</a>;   <span class="comment">// Output Status Register</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7e7a1da05d277f207aed36d54ffb9544">PIO_IFER</a>;  <span class="comment">// Input Filter Enable Register</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a6158e1b4b35b79e063382033b525df3b">PIO_IFDR</a>;  <span class="comment">// Input Filter Disable Register</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a241cdd368da6045fa14092073701c610">PIO_IFSR</a>;  <span class="comment">// Input Filter Status Register</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">Reserved2</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a466a95b5a494e3c46e3d865a683b20fe">PIO_SODR</a>;  <span class="comment">// Set Output Data Register</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a01eedcf923063bcd8c2f74bf0aa4c367">PIO_CODR</a>;  <span class="comment">// Clear Output Data Register</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a5a38f6f03d5b58b98d47b3e0ee25f3fb">PIO_ODSR</a>;  <span class="comment">// Output Data Status Register</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a488891d3a2370ac9f45a4ff17284d9fc">PIO_PDSR</a>;  <span class="comment">// Pin Data Status Register</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#aeacd9bc65de675dbc7d3984474d46301">PIO_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a6febd34d27031597d839f39419bc7b24">PIO_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#aa3a9b49a233df3fc828073e041f36049">PIO_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a2f6a6590e2a939e442401432b516b4c6">PIO_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ae02885f3daa5b89ae8c6c35758d11964">PIO_MDER</a>;  <span class="comment">// Multi-driver Enable Register</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7ab27adf16a2d8f50153ff4f2888f9a8">PIO_MDDR</a>;  <span class="comment">// Multi-driver Disable Register</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a7cab27126174a8db628307dd96c3ee0e">PIO_MDSR</a>;  <span class="comment">// Multi-driver Status Register</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">Reserved3</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a13486a9a19a3b6bea5e1b48eddb00e66">PIO_PPUDR</a>;     <span class="comment">// Pull-up Disable Register</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a79beafff21463b90ed761353a33e6b32">PIO_PPUER</a>;     <span class="comment">// Pull-up Enable Register</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a69c2f363f47de55fe0e8c63ab24e323c">PIO_PPUSR</a>;     <span class="comment">// Pad Pull-up Status Register</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">Reserved4</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a533565afac018362cb6d559881ff0f13">PIO_ASR</a>;   <span class="comment">// Select A Register</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a64dfd9798a49e4d95a3f032bd285579f">PIO_BSR</a>;   <span class="comment">// Select B Register</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#af640c29856ea42d101514823cb819efa">PIO_ABSR</a>;  <span class="comment">// AB Select Status Register</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">Reserved5</a>[9];  <span class="comment">// </span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#ac5ccf9a9b596512f34e6c324b406e071">PIO_OWER</a>;  <span class="comment">// Output Write Enable Register</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a8cbcb365dc730062e8d25307c54305f5">PIO_OWDR</a>;  <span class="comment">// Output Write Disable Register</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_o.html#a0354e307d02d69c83141ba4a3b099d79">PIO_OWSR</a>;  <span class="comment">// Output Write Status Register</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a0ff43a9a4b5932898ae74344356520ca">AT91S_PIO</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Clock Generator Controler</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a> {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">CKGR_MOR</a>;  <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">CKGR_MCFR</a>;     <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">CKGR_PLLR</a>;     <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a73a8f1bdca5556e7f2750664cf0a635f">AT91S_CKGR</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc58240679a941a11db833389e9cdb5f">  352</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOSCEN     ((unsigned int) 0x1 &lt;&lt;  0) // (CKGR) Main Oscillator Enable</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af521ca4b677587a598023e5dc56719a1">  353</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCBYPASS  ((unsigned int) 0x1 &lt;&lt;  1) // (CKGR) Main Oscillator Bypass</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abf711498b5e24df6624a87d941bff78c">  354</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCOUNT    ((unsigned int) 0xFF &lt;&lt;  8) // (CKGR) Main Oscillator Start-up Time</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- </span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">  356</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINF      ((unsigned int) 0xFFFF &lt;&lt;  0) // (CKGR) Main Clock Frequency</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">  357</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINRDY    ((unsigned int) 0x1 &lt;&lt; 16) // (CKGR) Main Clock Ready</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- </span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">  359</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_DIV        ((unsigned int) 0xFF &lt;&lt;  0) // (CKGR) Divider Selected</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">  360</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_0                    ((unsigned int) 0x0) // (CKGR) Divider output is 0</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ba9b034b178a5883462c0b68560a88c">  361</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_BYPASS               ((unsigned int) 0x1) // (CKGR) Divider is bypassed</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68d6a08acab31c911b17fed60dc292dd">  362</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLCOUNT   ((unsigned int) 0x3F &lt;&lt;  8) // (CKGR) PLL Counter</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">  363</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OUT        ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) PLL Output Frequency Range</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab50e86021e3b3e0aa815f578311f2c06">  364</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_0                    ((unsigned int) 0x0 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3a0dfa809b22314f0fb54c16713e863">  365</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_1                    ((unsigned int) 0x1 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">  366</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_2                    ((unsigned int) 0x2 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae3e674d92ca57aa4825df959b3ce8163">  367</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_3                    ((unsigned int) 0x3 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44b46e50ecc26bbccde8938378a86a9f">  368</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MUL        ((unsigned int) 0x7FF &lt;&lt; 16) // (CKGR) PLL Multiplier</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae3b998ed6bb1e0da958109b31389aed0">  369</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_USBDIV     ((unsigned int) 0x3 &lt;&lt; 28) // (CKGR) Divider for USB Clocks</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">  370</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_0                    ((unsigned int) 0x0 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46951fbe3aba6bb30149956400061658">  371</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_1                    ((unsigned int) 0x1 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 2</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeee2e43a6c21910e5460bacacff9fc08">  372</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_2                    ((unsigned int) 0x2 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 4</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Power Management Controler</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a> {</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a8b9d2ec1773c1ab2ba294d722fc44c00">PMC_SCER</a>;  <span class="comment">// System Clock Enable Register</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a528dd78ce6aa4cc56026e2dc7380282d">PMC_SCDR</a>;  <span class="comment">// System Clock Disable Register</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#ab55c9303c8ea02641dc24182c544139e">PMC_SCSR</a>;  <span class="comment">// System Clock Status Register</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#abfc7e835740e173465ff67a5957cd371">PMC_PCER</a>;  <span class="comment">// Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a2c995bed4a6b1c2fbae4abbc51e63dae">PMC_PCDR</a>;  <span class="comment">// Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a3ba02e62e84225fae0f948a38753c027">PMC_PCSR</a>;  <span class="comment">// Peripheral Clock Status Register</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a60d9f7a2b18f12ca66bfc5591d871720">PMC_MOR</a>;   <span class="comment">// Main Oscillator Register</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a581053b5c3a5d9b4527f82ee1437dfc8">PMC_MCFR</a>;  <span class="comment">// Main Clock  Frequency Register</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">Reserved2</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a5e9f5310c24be113b680a6bd890d5813">PMC_PLLR</a>;  <span class="comment">// PLL Register</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a7172b8a93b54c122f4e7ca6c6aa6520c">PMC_MCKR</a>;  <span class="comment">// Master Clock Register</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">Reserved3</a>[3];  <span class="comment">// </span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a9e309fb0bce267b80a4ebecc83246523">PMC_PCKR</a>[8];   <span class="comment">// Programmable Clock Register</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a5be217ac50dbfcfb9c812e1755db216b">PMC_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#ae6dfa86a226b1526fe2ff35ebf29aae4">PMC_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#a3818bbc0ea23c8beef3797db1be2d36e">PMC_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_m_c.html#afb4ef7a28b15f03474fdf8e69a8968c0">PMC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a1b230461c8a754bc724e910c144440a8">AT91S_PMC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- </span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">  400</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK         ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) Processor Clock</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">  401</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_UDP         ((unsigned int) 0x1 &lt;&lt;  7) // (PMC) USB Device Port Clock</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4134e46a5c50b17e112c5641d0d46dff">  402</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0        ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa4e39ed61c203c605be7ed47c73213fe">  403</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1        ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">  404</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2        ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">  405</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK3        ((unsigned int) 0x1 &lt;&lt; 11) // (PMC) Programmable Clock Output</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- </span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- </span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- </span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- </span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- </span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- </span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaa04778b864187f4ef69c232d5624c08">  412</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_CSS         ((unsigned int) 0x3 &lt;&lt;  0) // (PMC) Programmable Clock Selection</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab296199ccb1353e23d03f34b8278e2e0">  413</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_SLOW_CLK             ((unsigned int) 0x0) // (PMC) Slow Clock is selected</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">  414</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_MAIN_CLK             ((unsigned int) 0x1) // (PMC) Main Clock is selected</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a240341dbb684bff674083a308408fb96">  415</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_PLL_CLK              ((unsigned int) 0x3) // (PMC) Clock from PLL is selected</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5008f2f510effd06886208cf385e03d5">  416</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PRES        ((unsigned int) 0x7 &lt;&lt;  2) // (PMC) Programmable Clock Prescaler</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af93c30b1c33911e107f7d80ec3bd447b">  417</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK                  ((unsigned int) 0x0 &lt;&lt;  2) // (PMC) Selected clock</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a771237f361ba9230f118bbf90f008a5a">  418</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_2                ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) Selected clock divided by 2</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">  419</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_4                ((unsigned int) 0x2 &lt;&lt;  2) // (PMC) Selected clock divided by 4</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">  420</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_8                ((unsigned int) 0x3 &lt;&lt;  2) // (PMC) Selected clock divided by 8</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a600afc9944b0a01f4a750da8962c5316">  421</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_16               ((unsigned int) 0x4 &lt;&lt;  2) // (PMC) Selected clock divided by 16</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">  422</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_32               ((unsigned int) 0x5 &lt;&lt;  2) // (PMC) Selected clock divided by 32</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">  423</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_64               ((unsigned int) 0x6 &lt;&lt;  2) // (PMC) Selected clock divided by 64</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- </span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab701153e8fa354983de157cfadedd7a2">  426</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOSCS       ((unsigned int) 0x1 &lt;&lt;  0) // (PMC) MOSC Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">  427</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_LOCK        ((unsigned int) 0x1 &lt;&lt;  2) // (PMC) PLL Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">  428</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKRDY      ((unsigned int) 0x1 &lt;&lt;  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">  429</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0RDY     ((unsigned int) 0x1 &lt;&lt;  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9eaab47529d85c7eea6e644e216ea944">  430</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1RDY     ((unsigned int) 0x1 &lt;&lt;  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">  431</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2RDY     ((unsigned int) 0x1 &lt;&lt; 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">  432</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK3RDY     ((unsigned int) 0x1 &lt;&lt; 11) // (PMC) PCK3_RDY Status/Enable/Disable/Mask</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- </span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Reset Controller Interface</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a> {</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_s_t_c.html#a43683180657ab3ca1fe46b233b8cbf52">RSTC_RCR</a>;  <span class="comment">// Reset Control Register</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_s_t_c.html#af5f89e2cc25c4435f046ef4b53d3f298">RSTC_RSR</a>;  <span class="comment">// Reset Status Register</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_s_t_c.html#a94062b99900bea54ab1e8d7bb1295416">RSTC_RMR</a>;  <span class="comment">// Reset Mode Register</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a3b5fc249e9601790f59fe4fdfac04e16">AT91S_RSTC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">// -------- SYSC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae92a75e79ca9d32aa871808b5117f216">  447</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PROCRST    ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) Processor Reset</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af460edba42d84faf4addded88e1f91d5">  448</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ICERST     ((unsigned int) 0x1 &lt;&lt;  1) // (RSTC) ICE Interface Reset</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac6d30cdc730d7e99794e2b5880c1bd95">  449</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PERRST     ((unsigned int) 0x1 &lt;&lt;  2) // (RSTC) Peripheral Reset</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c53dfe0e54a73f66095dd0e9e20b9a8">  450</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_EXTRST     ((unsigned int) 0x1 &lt;&lt;  3) // (RSTC) External Reset</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2cd43eec0066301f0bd81a824e238e16">  451</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_KEY        ((unsigned int) 0xFF &lt;&lt; 24) // (RSTC) Password</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">// -------- SYSC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9de295cacb4fb1311c534eaa28ba932d">  453</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_URSTS      ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Status</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4cf84e4b5025323834815c6af69589d1">  454</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_BODSTS     ((unsigned int) 0x1 &lt;&lt;  1) // (RSTC) Brown-out Detection Status</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6f1d502e7e6d510d571bc631270e5691">  455</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RSTTYP     ((unsigned int) 0x7 &lt;&lt;  8) // (RSTC) Reset Type</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae24ba449f6f080ce8ba4572f9499e746">  456</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_POWERUP              ((unsigned int) 0x0 &lt;&lt;  8) // (RSTC) Power-up Reset. VDDCORE rising.</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa172ededaa6a7045f6da5ac1854caafb">  457</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_WATCHDOG             ((unsigned int) 0x2 &lt;&lt;  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae06cd38e83397ffc202f002878ed80fd">  458</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_SOFTWARE             ((unsigned int) 0x3 &lt;&lt;  8) // (RSTC) Software Reset. Processor reset required by the software.</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebb53266af6b7da9d27153b36bdf9667">  459</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_USER                 ((unsigned int) 0x4 &lt;&lt;  8) // (RSTC) User Reset. NRST pin detected low.</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab95964a351706aeff0c44d1093c770ea">  460</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_BROWNOUT             ((unsigned int) 0x5 &lt;&lt;  8) // (RSTC) Brown-out Reset.</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a972e82dc3b1d1fb2601f30b9e834eb0a">  461</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_NRSTL      ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) NRST pin level</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af1a28d44e5ef827fe017d6976e5a9d64">  462</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_SRCMP      ((unsigned int) 0x1 &lt;&lt; 17) // (RSTC) Software Reset Command in Progress.</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">// -------- SYSC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- </span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33b25235dbf64fb4f8e2409201cf2e46">  464</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_URSTEN     ((unsigned int) 0x1 &lt;&lt;  0) // (RSTC) User Reset Enable</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a78588dd34f41778f84ebb9ea30350d9e">  465</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_URSTIEN    ((unsigned int) 0x1 &lt;&lt;  4) // (RSTC) User Reset Interrupt Enable</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2fbf84a242ad1f50263601b408cfd93e">  466</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ERSTL      ((unsigned int) 0xF &lt;&lt;  8) // (RSTC) User Reset Enable</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab3f851314a3f066c2eb423455abfcdbf">  467</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_BODIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RSTC) Brown-out Detection Interrupt Enable</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a> {</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#af7214be994c52cf0ae55e15e2ab9c9e2">RTTC_RTMR</a>;     <span class="comment">// Real-time Mode Register</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#ae75f833e12a6db82f882777c08a20870">RTTC_RTAR</a>;     <span class="comment">// Real-time Alarm Register</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#a6939d12b84e3913d9d8bfeee281ea08f">RTTC_RTVR</a>;     <span class="comment">// Real-time Value Register</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___r_t_t_c.html#a482110506eb725a2c144619e0bb0547d">RTTC_RTSR</a>;     <span class="comment">// Real-time Status Register</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a39cf231d5f3ab8c23337e37c617c4467">AT91S_RTTC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a>;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">// -------- SYSC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- </span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a190e0cb59f973b8ef047c8493abb4974">  480</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTPRES     ((unsigned int) 0xFFFF &lt;&lt;  0) // (RTTC) Real-time Timer Prescaler Value</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a8f6c12b0740a44746bc7c617c743ac">  481</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ALMIEN     ((unsigned int) 0x1 &lt;&lt; 16) // (RTTC) Alarm Interrupt Enable</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac18fa639ee327be460bb48dd4d72ecc3">  482</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTTINCIEN  ((unsigned int) 0x1 &lt;&lt; 17) // (RTTC) Real Time Timer Increment Interrupt Enable</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3f12eac5cffd80c6db7c1fc7cb46667e">  483</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTTRST     ((unsigned int) 0x1 &lt;&lt; 18) // (RTTC) Real Time Timer Restart</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// -------- SYSC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- </span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4dbbde91aaca7741798c993cc14a7a54">  485</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ALMV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Alarm Value</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// -------- SYSC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- </span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4bae70824b49d1f717c34bf379d23012">  487</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_CRTV       ((unsigned int) 0x0 &lt;&lt;  0) // (RTTC) Current Real-time Value</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// -------- SYSC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- </span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a008c3696564bd6332badc508a094d8bf">  489</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ALMS       ((unsigned int) 0x1 &lt;&lt;  0) // (RTTC) Real-time Alarm Status</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac23fbe9eefa9cc826f204774cb1fc020">  490</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTTINC     ((unsigned int) 0x1 &lt;&lt;  1) // (RTTC) Real-time Timer Increment</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a> {</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#ac8ca0d9ea40b6b1ae1da6b768f57f20e">PITC_PIMR</a>;     <span class="comment">// Period Interval Mode Register</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#a9818f43a89fa0c9107c9d1f7f7a1dda5">PITC_PISR</a>;     <span class="comment">// Period Interval Status Register</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#ad411b434088b85244317aed969575a84">PITC_PIVR</a>;     <span class="comment">// Period Interval Value Register</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_i_t_c.html#ac663de20d192b5d2c7032bf2e1b663cb">PITC_PIIR</a>;     <span class="comment">// Period Interval Image Register</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a18e9b0b4c9a04b201a2fe8ff1a50840b">AT91S_PITC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a>;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// -------- SYSC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- </span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a69e7887c78a2edbbd3743dcf3b346791">  503</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PIV        ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Periodic Interval Value</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab76084bf566c4b4a6be29426be54cba3">  504</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PITEN      ((unsigned int) 0x1 &lt;&lt; 24) // (PITC) Periodic Interval Timer Enabled</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6a283ed55960b4fc8378aa11940dc777">  505</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PITIEN     ((unsigned int) 0x1 &lt;&lt; 25) // (PITC) Periodic Interval Timer Interrupt Enable</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// -------- SYSC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- </span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a04758f16cf039f5aa63792e615cad4c7">  507</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PITS       ((unsigned int) 0x1 &lt;&lt;  0) // (PITC) Periodic Interval Timer Status</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">// -------- SYSC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- </span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb8f1699a476892a4464eb770d3a3334">  509</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_CPIV       ((unsigned int) 0xFFFFF &lt;&lt;  0) // (PITC) Current Periodic Interval Value</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44bf79ac0363719a6b67962d4110e757">  510</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PICNT      ((unsigned int) 0xFFF &lt;&lt; 20) // (PITC) Periodic Interval Counter</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">// -------- SYSC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- </span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a> {</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___w_d_t_c.html#a83fe4eae922b8dd5b96b3e2609d0027b">WDTC_WDCR</a>;     <span class="comment">// Watchdog Control Register</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___w_d_t_c.html#afb49315d8e3b7aa048339a1f9d78145e">WDTC_WDMR</a>;     <span class="comment">// Watchdog Mode Register</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___w_d_t_c.html#a2ecb6e3d2e39dbb08f6e797d337522c4">WDTC_WDSR</a>;     <span class="comment">// Watchdog Status Register</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a4695fe425ffd8cad1f64aa1776ee4cd5">AT91S_WDTC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a>;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">// -------- SYSC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- </span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade61500845371c307f806184e24d866b">  523</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDRSTT     ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Restart</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// -------- SYSC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- </span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acab4245ac213114e641ca8bed3ba0adc">  525</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDV        ((unsigned int) 0xFFF &lt;&lt;  0) // (WDTC) Watchdog Timer Restart</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a335326211343bd2bdd408dee3c0b38ff">  526</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDFIEN     ((unsigned int) 0x1 &lt;&lt; 12) // (WDTC) Watchdog Fault Interrupt Enable</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68828f5188343cace7be780425c570b3">  527</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDRSTEN    ((unsigned int) 0x1 &lt;&lt; 13) // (WDTC) Watchdog Reset Enable</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4888d85f4f3e50987328ff15d7d93021">  528</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDRPROC    ((unsigned int) 0x1 &lt;&lt; 14) // (WDTC) Watchdog Timer Restart</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0fe48885aae8eab852de7e7117099212">  529</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDDIS      ((unsigned int) 0x1 &lt;&lt; 15) // (WDTC) Watchdog Disable</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e968e3731126f9408ac6a4bf55c4e98">  530</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDD        ((unsigned int) 0xFFF &lt;&lt; 16) // (WDTC) Watchdog Delta Value</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0726eaa27f863c5f1233d1c9974182d7">  531</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDDBGHLT   ((unsigned int) 0x1 &lt;&lt; 28) // (WDTC) Watchdog Debug Halt</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aafd78d049fff9b245452476333a65fb8">  532</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDIDLEHLT  ((unsigned int) 0x1 &lt;&lt; 29) // (WDTC) Watchdog Idle Halt</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// -------- SYSC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- </span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a9da3d37a95ced9c3c715c58a01f128">  534</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDUNF      ((unsigned int) 0x1 &lt;&lt;  0) // (WDTC) Watchdog Underflow</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaeeb0a6867b559246795b13fa400a063">  535</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDERR      ((unsigned int) 0x1 &lt;&lt;  1) // (WDTC) Watchdog Error</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Memory Controller Interface</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___m_c.html">_AT91S_MC</a> {</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#a57612900eca5edeaf8ac6abf329b377b">MC_RCR</a>;    <span class="comment">// MC Remap Control Register</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#ab47579897e838e5bbfb891e81da1652c">MC_ASR</a>;    <span class="comment">// MC Abort Status Register</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#af933b6454cfd253ef5432fdd3101d70f">MC_AASR</a>;   <span class="comment">// MC Abort Address Status Register</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">Reserved0</a>[21];     <span class="comment">// </span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#a9552be45c7dbc7f54aa406c6b77ee7e5">MC_FMR</a>;    <span class="comment">// MC Flash Mode Register</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#ae7a860b146a2962b83c31ed2750da583">MC_FCR</a>;    <span class="comment">// MC Flash Command Register</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___m_c.html#ab2884bb7b1cbca9125cde189992a6ea7">MC_FSR</a>;    <span class="comment">// MC Flash Status Register</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a65d8bc07b873894ee565051c8b24b3ec">AT91S_MC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">  551</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCB          ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Remap Command Bit</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- </span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">  553</a></span>&#160;<span class="preprocessor">#define AT91C_MC_UNDADD       ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Undefined Addess Abort Status</span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">  554</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MISADD       ((unsigned int) 0x1 &lt;&lt;  1) // (MC) Misaligned Addess Abort Status</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">  555</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTSZ        ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Abort Size Status</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44e3602d58de4b878889737e353b61be">  556</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_BYTE                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) Byte</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a13bdc3d578896c79a5bb02840317f9">  557</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_HWORD                ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Half-word</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">  558</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_WORD                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) Word</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a722eba792397e6b4914393b1568bed7b">  559</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTTYP       ((unsigned int) 0x3 &lt;&lt; 10) // (MC) Abort Type Status</span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">  560</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAR                ((unsigned int) 0x0 &lt;&lt; 10) // (MC) Data Read</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a25c9e10a822050804bfb5447bba9ea98">  561</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAW                ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Data Write</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">  562</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_FETCH                ((unsigned int) 0x2 &lt;&lt; 10) // (MC) Code Fetch</span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">  563</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST0         ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Master 0 Abort Source</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">  564</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST1         ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Master 1 Abort Source</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">  565</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST0       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Saved Master 0 Abort Source</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb9e13156e6ec0b2118e258087f267be">  566</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST1       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Saved Master 1 Abort Source</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- </span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">  568</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FRDY         ((unsigned int) 0x1 &lt;&lt;  0) // (MC) Flash Ready</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">  569</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKE        ((unsigned int) 0x1 &lt;&lt;  2) // (MC) Lock Error</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51003d4a42a14b09c31e40b112a3444e">  570</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PROGE        ((unsigned int) 0x1 &lt;&lt;  3) // (MC) Programming Error</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfb9c2131577637928888eba5e37feb9">  571</a></span>&#160;<span class="preprocessor">#define AT91C_MC_NEBP         ((unsigned int) 0x1 &lt;&lt;  7) // (MC) No Erase Before Programming</span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abde1149723253a6b754a0e046a0743f2">  572</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FWS          ((unsigned int) 0x3 &lt;&lt;  8) // (MC) Flash Wait State</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24a24f5e0887516b01745b784bb79acc">  573</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_0FWS                 ((unsigned int) 0x0 &lt;&lt;  8) // (MC) 1 cycle for Read, 2 for Write operations</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c9b74e35c152de5a755a13a05e51349">  574</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_1FWS                 ((unsigned int) 0x1 &lt;&lt;  8) // (MC) 2 cycles for Read, 3 for Write operations</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a686bdaa960fa1c91cb3451b639aac253">  575</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_2FWS                 ((unsigned int) 0x2 &lt;&lt;  8) // (MC) 3 cycles for Read, 4 for Write operations</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62e144d03d7512ddc936e3075294bfc0">  576</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_3FWS                 ((unsigned int) 0x3 &lt;&lt;  8) // (MC) 4 cycles for Read, 4 for Write operations</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">  577</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMCN         ((unsigned int) 0xFF &lt;&lt; 16) // (MC) Flash Microsecond Cycle Number</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- </span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa08db9089e589641ed9288d46c9614a">  579</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCMD         ((unsigned int) 0xF &lt;&lt;  0) // (MC) Flash Command</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">  580</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_START_PROG           ((unsigned int) 0x1) // (MC) Starts the programming of th epage specified by PAGEN.</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab77d58f4a72dbf03af6402d0b62147e">  581</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_LOCK                 ((unsigned int) 0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a60f398760749191c1d45abb7aa62862f">  582</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_PROG_AND_LOCK        ((unsigned int) 0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab3859711589ff3e72f9f9f9404b32c6">  583</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_UNLOCK               ((unsigned int) 0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3ef6511577c1f4d0027df47cb46b87ea">  584</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_ERASE_ALL            ((unsigned int) 0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#addf2b98be37e34298229d5bd71708381">  585</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_GP_NVM           ((unsigned int) 0xB) // (MC) Set General Purpose NVM bits.</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a597031dde990b28e55feb8784e9c2869">  586</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_CLR_GP_NVM           ((unsigned int) 0xD) // (MC) Clear General Purpose NVM bits.</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0aa353f7ff15e472ebaa3495db64d9d1">  587</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_SECURITY         ((unsigned int) 0xF) // (MC) Set Security Bit.</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae5daf68a2f229a51d570dc384b20e984">  588</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PAGEN        ((unsigned int) 0x3FF &lt;&lt;  8) // (MC) Page Number</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1cbd8e060f370881e5513905b9a4400d">  589</a></span>&#160;<span class="preprocessor">#define AT91C_MC_KEY          ((unsigned int) 0xFF &lt;&lt; 24) // (MC) Writing Protect Key</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- </span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">  591</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SECURITY     ((unsigned int) 0x1 &lt;&lt;  4) // (MC) Security Bit Status</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a77973b31e0de8f783117d9e81624bd1d">  592</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM0       ((unsigned int) 0x1 &lt;&lt;  8) // (MC) Sector 0 Lock Status</span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">  593</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM1       ((unsigned int) 0x1 &lt;&lt;  9) // (MC) Sector 1 Lock Status</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a364c37442845f55309a2bd2a570fa65b">  594</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM2       ((unsigned int) 0x1 &lt;&lt; 10) // (MC) Sector 2 Lock Status</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3dbf487d59f269f85f06e9517e892820">  595</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM3       ((unsigned int) 0x1 &lt;&lt; 11) // (MC) Sector 3 Lock Status</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afcc44ce3e43904353c35801da8f07b4c">  596</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM4       ((unsigned int) 0x1 &lt;&lt; 12) // (MC) Sector 4 Lock Status</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a870f46762932a34cec683ea772e16939">  597</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM5       ((unsigned int) 0x1 &lt;&lt; 13) // (MC) Sector 5 Lock Status</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">  598</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM6       ((unsigned int) 0x1 &lt;&lt; 14) // (MC) Sector 6 Lock Status</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">  599</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM7       ((unsigned int) 0x1 &lt;&lt; 15) // (MC) Sector 7 Lock Status</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">  600</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS0       ((unsigned int) 0x1 &lt;&lt; 16) // (MC) Sector 0 Lock Status</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6be750933740d336b55dd8d8e467a003">  601</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS1       ((unsigned int) 0x1 &lt;&lt; 17) // (MC) Sector 1 Lock Status</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">  602</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS2       ((unsigned int) 0x1 &lt;&lt; 18) // (MC) Sector 2 Lock Status</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1616435849d9c56515fe93afa5921e99">  603</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS3       ((unsigned int) 0x1 &lt;&lt; 19) // (MC) Sector 3 Lock Status</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">  604</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS4       ((unsigned int) 0x1 &lt;&lt; 20) // (MC) Sector 4 Lock Status</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a30747aaee928ce37676044fc054ef2d2">  605</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS5       ((unsigned int) 0x1 &lt;&lt; 21) // (MC) Sector 5 Lock Status</span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af08178928b1c222b5c8f77118545a981">  606</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS6       ((unsigned int) 0x1 &lt;&lt; 22) // (MC) Sector 6 Lock Status</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae99cc78f64afd20d980185980bafc47d">  607</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS7       ((unsigned int) 0x1 &lt;&lt; 23) // (MC) Sector 7 Lock Status</span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">  608</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS8       ((unsigned int) 0x1 &lt;&lt; 24) // (MC) Sector 8 Lock Status</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a138a49a023ee1e8d4d5769d09813bb62">  609</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS9       ((unsigned int) 0x1 &lt;&lt; 25) // (MC) Sector 9 Lock Status</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">  610</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS10      ((unsigned int) 0x1 &lt;&lt; 26) // (MC) Sector 10 Lock Status</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8e6480d4c2ceb227a2478985322b115c">  611</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS11      ((unsigned int) 0x1 &lt;&lt; 27) // (MC) Sector 11 Lock Status</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">  612</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS12      ((unsigned int) 0x1 &lt;&lt; 28) // (MC) Sector 12 Lock Status</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a031625681fe68f737d2c94af5a7764d5">  613</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS13      ((unsigned int) 0x1 &lt;&lt; 29) // (MC) Sector 13 Lock Status</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a436c78823744781881884f699db34304">  614</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS14      ((unsigned int) 0x1 &lt;&lt; 30) // (MC) Sector 14 Lock Status</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab49990c4303faa7aa6c0165a602b3931">  615</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS15      ((unsigned int) 0x1 &lt;&lt; 31) // (MC) Sector 15 Lock Status</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a> {</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a5d6553c05d0a9468b53a3521e9dc2d03">SPI_CR</a>;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a53c8dfe2e423e8032df8655ea1c55ae3">SPI_MR</a>;    <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a2e4e0521afa48de31a6c6ab7b395a1b4">SPI_RDR</a>;   <span class="comment">// Receive Data Register</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a11135c353bb5ac7311dbd52934205d6c">SPI_TDR</a>;   <span class="comment">// Transmit Data Register</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a88f90286651b43730ca1e186224dd921">SPI_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a789ac88d795620768b33e76cea5d7c15">SPI_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a8b1413ef206fd57fcd3dbedaeebbb0a5">SPI_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#aa276a1765641b516aafb1cd399aaca7f">SPI_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">Reserved0</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#abbf4500576969ea8013cca841d0b1979">SPI_CSR</a>[4];    <span class="comment">// Chip Select Register</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">Reserved1</a>[48];     <span class="comment">// </span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a4a254f51f4a9ba0d9950b98e21477a96">SPI_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a6227f4ced23603141013b0a810c097fc">SPI_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a742551597beffa41c6c784fded134ca6">SPI_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#aa8d667698c1d6f505056fe740af05e81">SPI_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#afeca3684d605f359cd9e9ea9b1e546a5">SPI_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a64a6454a4fb96b9495b0d8ecbc9b944b">SPI_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#ac31966a9399c2d126b9b0caa2708eeb5">SPI_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a24be51d019e6c3acfaddc5c6d9b168fb">SPI_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a3a8924d153f0984fde5c27c4203bab08">SPI_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_p_i.html#a185ef5c1beda2534149dbfd1861597e0">SPI_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a6f8ffad1297565030f16fa75b0adeaf8">AT91S_SPI</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- </span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af8b6cf825aa844af2db7ad732771d676">  645</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIEN       ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) SPI Enable</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acc6bb7762dad073f7f4b19abf04a389a">  646</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIDIS      ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) SPI Disable</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62264b14022d2ed854bd8a9961f121fc">  647</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) SPI Software reset</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">  648</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LASTXFER    ((unsigned int) 0x1 &lt;&lt; 24) // (SPI) SPI Last Transfer</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a479f6b3128f737b47531279618b667f7">  650</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MSTR        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Master/Slave Mode</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">  651</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PS          ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Peripheral Select</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">  652</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_FIXED                ((unsigned int) 0x0 &lt;&lt;  1) // (SPI) Fixed Peripheral Select</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae633f0edacf72f6ed9a09979289183fc">  653</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_VARIABLE             ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Variable Peripheral Select</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a421746a552f05b77817e1ebcc8ded96c">  654</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCSDEC      ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Chip Select Decode</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">  655</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_FDIV        ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Clock Selection</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a42cacded2971792f4ba8c9909b658351">  656</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODFDIS     ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) Mode Fault Detection</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">  657</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LLB         ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) Clock Selection</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">  658</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCS         ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2377012e46cf5b1981b40333c43004fa">  659</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCS      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Chip Selects</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- </span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">  661</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Receive Data</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab2be5161c5a993475193d9b570e90077">  662</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- </span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">  664</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TD          ((unsigned int) 0xFFFF &lt;&lt;  0) // (SPI) Transmit Data</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8f92018227b7c2e18c163e0c650d566e">  665</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TPCS        ((unsigned int) 0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22e75b78402111d55c7eb78cf540c096">  667</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RDRF        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Receive Data Register Full</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a56ad596122900367194c9701a4100cc6">  668</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TDRE        ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Transmit Data Register Empty</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0e07aa9c32da2093dca301108785c77">  669</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODF        ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Mode Fault Error</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">  670</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_OVRES       ((unsigned int) 0x1 &lt;&lt;  3) // (SPI) Overrun Error Status</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab58d70225915de985a5253431b6cfbfd">  671</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDRX       ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) End of Receiver Transfer</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89af683d676b67f1ad69fb6412954e4b">  672</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDTX       ((unsigned int) 0x1 &lt;&lt;  5) // (SPI) End of Receiver Transfer</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a142e654f86c8bfdf000b7023643f8e88">  673</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  6) // (SPI) RXBUFF Interrupt</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">  674</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  7) // (SPI) TXBUFE Interrupt</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ace9aa7a013275f15f98be885f53d38ea">  675</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NSSR        ((unsigned int) 0x1 &lt;&lt;  8) // (SPI) NSSR Interrupt</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad71ab9171309a50418dce0384ae107e3">  676</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  9) // (SPI) TXEMPTY Interrupt</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeb37401a277a158bc56530c48cfc939a">  677</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIENS      ((unsigned int) 0x1 &lt;&lt; 16) // (SPI) Enable Status</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">  682</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CPOL        ((unsigned int) 0x1 &lt;&lt;  0) // (SPI) Clock Polarity</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a328473b3283187759952d9d202244b7c">  683</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NCPHA       ((unsigned int) 0x1 &lt;&lt;  1) // (SPI) Clock Phase</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">  684</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CSAAT       ((unsigned int) 0x1 &lt;&lt;  2) // (SPI) Chip Select Active After Transfer</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3a905093a22aecf9818ecefe9a67f51a">  685</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_BITS        ((unsigned int) 0xF &lt;&lt;  4) // (SPI) Bits Per Transfer</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">  686</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_8                    ((unsigned int) 0x0 &lt;&lt;  4) // (SPI) 8 Bits Per transfer</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac28697cac7288825cf48fcd73eedddf0">  687</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_9                    ((unsigned int) 0x1 &lt;&lt;  4) // (SPI) 9 Bits Per transfer</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a402baea61bde4ca4b266f37c09793e6a">  688</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_10                   ((unsigned int) 0x2 &lt;&lt;  4) // (SPI) 10 Bits Per transfer</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae80f2a00ab34077c868b21a587f0c68e">  689</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_11                   ((unsigned int) 0x3 &lt;&lt;  4) // (SPI) 11 Bits Per transfer</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a846425a366188702bcf98d17ade90c4b">  690</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_12                   ((unsigned int) 0x4 &lt;&lt;  4) // (SPI) 12 Bits Per transfer</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1b82d14749d1d1f796054638d0d98480">  691</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_13                   ((unsigned int) 0x5 &lt;&lt;  4) // (SPI) 13 Bits Per transfer</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a281cda5d012229e61615478d10b1d9bf">  692</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_14                   ((unsigned int) 0x6 &lt;&lt;  4) // (SPI) 14 Bits Per transfer</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">  693</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_15                   ((unsigned int) 0x7 &lt;&lt;  4) // (SPI) 15 Bits Per transfer</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae82c536038593b7a5952476e94067017">  694</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_16                   ((unsigned int) 0x8 &lt;&lt;  4) // (SPI) 16 Bits Per transfer</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55d464c3b90c13b2d133360ddcd06f51">  695</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SCBR        ((unsigned int) 0xFF &lt;&lt;  8) // (SPI) Serial Clock Baud Rate</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">  696</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBS       ((unsigned int) 0xFF &lt;&lt; 16) // (SPI) Serial Clock Baud Rate</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62eb4fc41727d04cfa69f31536e060e8">  697</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCT      ((unsigned int) 0xFF &lt;&lt; 24) // (SPI) Delay Between Consecutive Transfers</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a> {</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a95a238b8829c398afbd6a1c51331a091">ADC_CR</a>;    <span class="comment">// ADC Control Register</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a8803317070c9bb96c65a5cc06e3580c8">ADC_MR</a>;    <span class="comment">// ADC Mode Register</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#acb154ebb26915055b93b17753a749ef5">ADC_CHER</a>;  <span class="comment">// ADC Channel Enable Register</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ae5d473e8c1718c585434a25dd7205467">ADC_CHDR</a>;  <span class="comment">// ADC Channel Disable Register</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ab518314d82502388d3b769b90cc82c4c">ADC_CHSR</a>;  <span class="comment">// ADC Channel Status Register</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a077be6e0bd684a4641e5957f9d830c6c">ADC_SR</a>;    <span class="comment">// ADC Status Register</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a4ec4d1ca9ff924989681cdec750b4faa">ADC_LCDR</a>;  <span class="comment">// ADC Last Converted Data Register</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#aa4c5df84e8740458cb75b9e3a9a1b940">ADC_IER</a>;   <span class="comment">// ADC Interrupt Enable Register</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#aded288e78b8df1bdaede6ee57ade500f">ADC_IDR</a>;   <span class="comment">// ADC Interrupt Disable Register</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a078502d40816a815a5ab187fde36e01c">ADC_IMR</a>;   <span class="comment">// ADC Interrupt Mask Register</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a56c3fc5401c20caa33b8867bb76a76fb">ADC_CDR0</a>;  <span class="comment">// ADC Channel Data Register 0</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a68bf1240bbc08d5c8e5b354ac9f3ce92">ADC_CDR1</a>;  <span class="comment">// ADC Channel Data Register 1</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a8e7a307ada80aa6887291e6258f3839e">ADC_CDR2</a>;  <span class="comment">// ADC Channel Data Register 2</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a9d16864b10a8c71969210422267ad3c2">ADC_CDR3</a>;  <span class="comment">// ADC Channel Data Register 3</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#acfb652ac5cbe0f70318c8385c356bd07">ADC_CDR4</a>;  <span class="comment">// ADC Channel Data Register 4</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a8b70f2c612795d4cf0abbe9763a42e37">ADC_CDR5</a>;  <span class="comment">// ADC Channel Data Register 5</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a81cf6b337251116be599db48b81a1a4c">ADC_CDR6</a>;  <span class="comment">// ADC Channel Data Register 6</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a0ae8440dd5fa9dc164a08c6f6a87dfe1">ADC_CDR7</a>;  <span class="comment">// ADC Channel Data Register 7</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">Reserved1</a>[44];     <span class="comment">// </span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a98ed6f2924809ca6f340468ef36dda5d">ADC_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ac90607b693a9ce03af30fdbc2972a88c">ADC_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a7e81136413c472bc2088bf420a93b78a">ADC_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a4f8589fa410270966d794445e8f9cadc">ADC_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ac9d67009c3cbb850141d171621d3b600">ADC_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a884f8f1e85e9a4b2999bcb83eb7fbace">ADC_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#acf23d1b957d39bbaf573a1b8872ab3c4">ADC_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a6e526083c78d36b5a992e12994a7e1d7">ADC_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#ac1d716874308d0bf09bbcfc8874236f2">ADC_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___a_d_c.html#a6918d3f219e1b6b583706c8f3a4924dd">ADC_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a5532b0195b9c88de30a74b7d38c072ac">AT91S_ADC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- </span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a972700edcba18d5ec76efb303adbad79">  736</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SWRST       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Software Reset</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad799c86acf8342e36503ba1c25b073c7">  737</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_START       ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Start Conversion</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- </span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afbadae557258fc5fdebd433c7c82e317">  739</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGEN       ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Trigger Enable</span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad0fa67049a0c2e2c6d94fada1229174d">  740</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_DIS                  ((unsigned int) 0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software</span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8">  741</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_EN                   ((unsigned int) 0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.</span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4972cf053a99608bcb9f985e45094b2d">  742</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGSEL      ((unsigned int) 0x7 &lt;&lt;  1) // (ADC) Trigger Selection</span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac4efeaf92a198ed16e966f3de3540eb">  743</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA0                ((unsigned int) 0x0 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO0</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae8f35e26ac80db8962debf00d4870a84">  744</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA1                ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO1</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551">  745</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA2                ((unsigned int) 0x2 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO2</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd">  746</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA3                ((unsigned int) 0x3 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO3</span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac78de193960c2adf54b775005c366b29">  747</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA4                ((unsigned int) 0x4 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO4</span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac93c487076e168b665e0ad89487e49ed">  748</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA5                ((unsigned int) 0x5 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO5</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad1db4a714e44fdc0a4be538acdba7d02">  749</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_EXT                  ((unsigned int) 0x6 &lt;&lt;  1) // (ADC) Selected TRGSEL = External Trigger</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88d155341c5779a0f08c51132d3375f7">  750</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LOWRES      ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Resolution.</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec8651275d453528e1272c588802ec58">  751</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_10_BIT               ((unsigned int) 0x0 &lt;&lt;  4) // (ADC) 10-bit resolution</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0">  752</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_8_BIT                ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) 8-bit resolution</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ada99816b2e9355e47ef51f9b5215c335">  753</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SLEEP       ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2247eb3f048503b4180c764282469c7e">  754</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_NORMAL_MODE          ((unsigned int) 0x0 &lt;&lt;  5) // (ADC) Normal Mode</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7">  755</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_MODE                 ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a666903aab4d6d173d6a2be5cbee5a91a">  756</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PRESCAL     ((unsigned int) 0x3F &lt;&lt;  8) // (ADC) Prescaler rate selection</span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad7ac5ddb52d3901392845a7785966639">  757</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_STARTUP     ((unsigned int) 0x1F &lt;&lt; 16) // (ADC) Startup Time</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9aa84fa92b822b39846338d8cccf74f7">  758</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SHTIM       ((unsigned int) 0xF &lt;&lt; 24) // (ADC) Sample &amp; Hold Time</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">// --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- </span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c">  760</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH0         ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) Channel 0</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8cd6e3c8054b870d298bb5699c7316ff">  761</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH1         ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) Channel 1</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad0995795a79ac1c1f1b74815f8e2293">  762</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH2         ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) Channel 2</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab6e8f5691d393361fbacaafd8c89582e">  763</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH3         ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) Channel 3</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a97e16ace28251722c584b4280b622957">  764</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH4         ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) Channel 4</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a50f38360d62a234b31d0366fbdc34c76">  765</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH5         ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) Channel 5</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1ce42d0cb7097148f687114a2ea0d397">  766</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH6         ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) Channel 6</span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1">  767</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH7         ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) Channel 7</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- </span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">// --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- </span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- </span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa316fae8475ce0c9a6682f044562f3d7">  771</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC0        ((unsigned int) 0x1 &lt;&lt;  0) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a">  772</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC1        ((unsigned int) 0x1 &lt;&lt;  1) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab4b40c319eaa030e00013e12a3bfa75a">  773</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC2        ((unsigned int) 0x1 &lt;&lt;  2) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac567e555318a720b4d557849d2f6d700">  774</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC3        ((unsigned int) 0x1 &lt;&lt;  3) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e">  775</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC4        ((unsigned int) 0x1 &lt;&lt;  4) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59">  776</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC5        ((unsigned int) 0x1 &lt;&lt;  5) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a36015c395ec0657baa15f9207018c936">  777</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC6        ((unsigned int) 0x1 &lt;&lt;  6) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16">  778</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC7        ((unsigned int) 0x1 &lt;&lt;  7) // (ADC) End of Conversion</span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a349c689ac20864d4080a649ad30a22be">  779</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE0       ((unsigned int) 0x1 &lt;&lt;  8) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2e45ab30402efac24e53687833b5b78d">  780</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE1       ((unsigned int) 0x1 &lt;&lt;  9) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a37198e39621f67c6606d1d23864989ff">  781</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE2       ((unsigned int) 0x1 &lt;&lt; 10) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88a63d788292588a66defcc65baae042">  782</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE3       ((unsigned int) 0x1 &lt;&lt; 11) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a12cba051215d62f2a0938ba87186f124">  783</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE4       ((unsigned int) 0x1 &lt;&lt; 12) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a857886e4f5ef6de9eebab40a7f72ea86">  784</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE5       ((unsigned int) 0x1 &lt;&lt; 13) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afe011a0b0ae4ff2821778c4f97274164">  785</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE6       ((unsigned int) 0x1 &lt;&lt; 14) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb">  786</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE7       ((unsigned int) 0x1 &lt;&lt; 15) // (ADC) Overrun Error</span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7df72b64904d8a4b55898f8f57759127">  787</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DRDY        ((unsigned int) 0x1 &lt;&lt; 16) // (ADC) Data Ready</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427">  788</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_GOVRE       ((unsigned int) 0x1 &lt;&lt; 17) // (ADC) General Overrun</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0">  789</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_ENDRX       ((unsigned int) 0x1 &lt;&lt; 18) // (ADC) End of Receiver Transfer</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7793a830769075a3a15746803fb5027e">  790</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RXBUFF      ((unsigned int) 0x1 &lt;&lt; 19) // (ADC) RXBUFF Interrupt</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- </span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1e83e24d50f62c20b423dd07075ae595">  792</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LDATA       ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Last Data Converted</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b5076a2aef46ea672a417316f410a96">  797</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DATA        ((unsigned int) 0x3FF &lt;&lt;  0) // (ADC) Converted Data</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- </span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- </span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- </span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- </span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- </span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- </span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- </span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a> {</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abfb70171b2d8f15f25b4b9887caea0a0">SSC_CR</a>;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a084f2cf43aa620b87b685b910eee8929">SSC_CMR</a>;   <span class="comment">// Clock Mode Register</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a0262163f3902b4e068d4137a90c1b878">SSC_RCMR</a>;  <span class="comment">// Receive Clock ModeRegister</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a3bc511afac6093bd26666794525358f5">SSC_RFMR</a>;  <span class="comment">// Receive Frame Mode Register</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a8608ee56b7f18cd5bb79a8d9602160e9">SSC_TCMR</a>;  <span class="comment">// Transmit Clock Mode Register</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a4852182cb23d8db3fbf8fa7d383e18b9">SSC_TFMR</a>;  <span class="comment">// Transmit Frame Mode Register</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abe176fa97e45c5f35c56e54e0da6940e">SSC_RHR</a>;   <span class="comment">// Receive Holding Register</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abd2c7373808eb04fd2a42031cd2ba7b0">SSC_THR</a>;   <span class="comment">// Transmit Holding Register</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">Reserved1</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a42d7a08c174cf147cc72f02967b9f36a">SSC_RSHR</a>;  <span class="comment">// Receive Sync Holding Register</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a844c3de9ee8f891c0ce899f946951983">SSC_TSHR</a>;  <span class="comment">// Transmit Sync Holding Register</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_s_c.html#a0e8abda9d782cc153ffc02654f44a41d">  822</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a0e8abda9d782cc153ffc02654f44a41d">SSC_RC0R</a>;  <span class="comment">// Receive Compare 0 Register</span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct___a_t91_s___s_s_c.html#a9c5dbe4c05f739d73ed41cf825e82c59">  823</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a9c5dbe4c05f739d73ed41cf825e82c59">SSC_RC1R</a>;  <span class="comment">// Receive Compare 1 Register</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#adab843be18d0a626a6c55569320d599e">SSC_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abee63348ab1a4e1eb883c5b3e0ff3faf">SSC_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#ace0b95ad9d5233e4b47fca37a8fe8129">SSC_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a92c067973135b5e0cf87b9a0298aa646">SSC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">Reserved2</a>[44];     <span class="comment">// </span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#abcd06245f70e735d7f12b6961da0b2c9">SSC_RPR</a>;   <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#ab5623db2ac6e5edf1c82e331748598eb">SSC_RCR</a>;   <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a66224add5cbd13520d0b5d0a38fc5c04">SSC_TPR</a>;   <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a603c194be20d1f98b58c360e1862fac5">SSC_TCR</a>;   <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a629aa8862a55688737cfafeba65ec9d6">SSC_RNPR</a>;  <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#afcd769f5306ec28650c7e78c9283c31b">SSC_RNCR</a>;  <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a2db894b14cb959349cf55c85588c65d0">SSC_TNPR</a>;  <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#a8e15b21510e220cee70bf2138c1e7698">SSC_TNCR</a>;  <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#adb1cb5a5c2111563773cb2d223338d3d">SSC_PTCR</a>;  <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___s_s_c.html#aca86ac6667736a8d56eccb63699eea6b">SSC_PTSR</a>;  <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a5f5906b2353858357fa0d4375aa7a358">AT91S_SSC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a>;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- </span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">  842</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXEN        ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Receive Enable</span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa071e5024c302d4051cb47cacaa48b70">  843</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Receive Disable</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">  844</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEN        ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit Enable</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a98635a33b6c91953eb908c3bdb772ed3">  845</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXDIS       ((unsigned int) 0x1 &lt;&lt;  9) // (SSC) Transmit Disable</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9633270e3ed0b135ee575e473af59923">  846</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SWRST       ((unsigned int) 0x1 &lt;&lt; 15) // (SSC) Software Reset</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- </span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9e6b3d5f9d5231a49474899822f082b5">  848</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKS         ((unsigned int) 0x3 &lt;&lt;  0) // (SSC) Receive/Transmit Clock Selection</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3b0d5267e547d14533fe6ab39735b71">  849</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_DIV                  ((unsigned int) 0x0) // (SSC) Divided Clock</span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a91f865117049de686415648540bfbd17">  850</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_TK                   ((unsigned int) 0x1) // (SSC) TK Clock signal</span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7abfd3e00e922c8d2c484aac620b5879">  851</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_RK                   ((unsigned int) 0x2) // (SSC) RK pin</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24072139b3dd18a7a36aa249794aa226">  852</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKO         ((unsigned int) 0x7 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode Selection</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">  853</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_NONE                 ((unsigned int) 0x0 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7aa0a9a799502b274da42f61ba8f8ff8">  854</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_CONTINOUS            ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">  855</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_DATA_TX              ((unsigned int) 0x2 &lt;&lt;  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output</span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ccc913719c9e584d1c8a67f988696fb">  856</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKI         ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive/Transmit Clock Inversion</span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7353d8790675efb05280d5585c3523a4">  857</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKG         ((unsigned int) 0x3 &lt;&lt;  6) // (SSC) Receive/Transmit Clock Gating Selection</span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad6c8ee4da1192f516eb19e651b371e95">  858</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKG_NONE                 ((unsigned int) 0x0 &lt;&lt;  6) // (SSC) Receive/Transmit Clock Gating: None, continuous clock</span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a87c9a8c39f58a1248a6236970e250535">  859</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKG_LOW                  ((unsigned int) 0x1 &lt;&lt;  6) // (SSC) Receive/Transmit Clock enabled only if RF Low</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8661d504a3f41e7d2b449056f309a870">  860</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKG_HIGH                 ((unsigned int) 0x2 &lt;&lt;  6) // (SSC) Receive/Transmit Clock enabled only if RF High</span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">  861</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_START       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Receive/Transmit Start Selection</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6d01e790e729a53955ce1fe9c5d77a6b">  862</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_CONTINOUS            ((unsigned int) 0x0 &lt;&lt;  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a90707e309129adcae1a4ef93e66b4667">  863</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_TX                   ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Transmit/Receive start</span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a047db59e34c88b4624217e34e45f3786">  864</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LOW_RF               ((unsigned int) 0x2 &lt;&lt;  8) // (SSC) Detection of a low level on RF input</span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af6987f76f45123f2eb48b4a22287407a">  865</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_HIGH_RF              ((unsigned int) 0x3 &lt;&lt;  8) // (SSC) Detection of a high level on RF input</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">  866</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_FALL_RF              ((unsigned int) 0x4 &lt;&lt;  8) // (SSC) Detection of a falling edge on RF input</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeca4c3425f3a4b2da6dc816387833236">  867</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_RISE_RF              ((unsigned int) 0x5 &lt;&lt;  8) // (SSC) Detection of a rising edge on RF input</span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">  868</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LEVEL_RF             ((unsigned int) 0x6 &lt;&lt;  8) // (SSC) Detection of any level change on RF input</span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">  869</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_EDGE_RF              ((unsigned int) 0x7 &lt;&lt;  8) // (SSC) Detection of any edge on RF input</span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">  870</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_0                    ((unsigned int) 0x8 &lt;&lt;  8) // (SSC) Compare 0</span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5569537b412903515f8f6b574b397985">  871</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STOP        ((unsigned int) 0x1 &lt;&lt; 12) // (SSC) Receive Stop Selection</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae897a18834e6b5310681703fc3c43255">  872</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STTOUT      ((unsigned int) 0x1 &lt;&lt; 15) // (SSC) Receive/Transmit Start Output Selection</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a4c629d363ed4f14b05873023f65242">  873</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STTDLY      ((unsigned int) 0xFF &lt;&lt; 16) // (SSC) Receive/Transmit Start Delay</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">  874</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PERIOD      ((unsigned int) 0xFF &lt;&lt; 24) // (SSC) Receive/Transmit Period Divider Selection</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">  876</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATLEN      ((unsigned int) 0x1F &lt;&lt;  0) // (SSC) Data Length</span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a041f3a41034bc6b75137170b81747d0c">  877</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_LOOP        ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Loop Mode</span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a934f2e5cc17964df08cf48c89913bfbe">  878</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_MSBF        ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Most Significant Bit First</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acc9a2e81348cda02f7ebd988a44a2453">  879</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATNB       ((unsigned int) 0xF &lt;&lt;  8) // (SSC) Data Number per Frame</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6583880582b7d73e3f014e218b83e844">  880</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSLEN       ((unsigned int) 0xF &lt;&lt; 16) // (SSC) Receive/Transmit Frame Sync length</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebae2d8d8c6dfda036da6c983c553a24">  881</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSOS        ((unsigned int) 0x7 &lt;&lt; 20) // (SSC) Receive/Transmit Frame Sync Output Selection</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ed0c5f75224acc7fc446a37bab08047">  882</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a27e019b859556184fb783c6efd30b8b1">  883</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NEGATIVE             ((unsigned int) 0x1 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">  884</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_POSITIVE             ((unsigned int) 0x2 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae16b1194e6d76a21e5842a168ce60c67">  885</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_LOW                  ((unsigned int) 0x3 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a010d88ba3e69717538818da4e93da453">  886</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_HIGH                 ((unsigned int) 0x4 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer</span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">  887</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_TOGGLE               ((unsigned int) 0x5 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb16b227b07b73970fc7643a8e2c2677">  888</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSEDGE      ((unsigned int) 0x1 &lt;&lt; 24) // (SSC) Frame Sync Edge Detection</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- </span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">  891</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATDEF      ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Data Default Value</span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">  892</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSDEN       ((unsigned int) 0x1 &lt;&lt; 23) // (SSC) Frame Sync Data Enable</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- </span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">  894</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXRDY       ((unsigned int) 0x1 &lt;&lt;  0) // (SSC) Transmit Ready</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e83e20c81520ec24b1f2d58a623410b">  895</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEMPTY     ((unsigned int) 0x1 &lt;&lt;  1) // (SSC) Transmit Empty</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a94576c033a97680baef94a239ff51457">  896</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDTX       ((unsigned int) 0x1 &lt;&lt;  2) // (SSC) End Of Transmission</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">  897</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXBUFE      ((unsigned int) 0x1 &lt;&lt;  3) // (SSC) Transmit Buffer Empty</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0943564de8f25d715a60277a1138ef85">  898</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXRDY       ((unsigned int) 0x1 &lt;&lt;  4) // (SSC) Receive Ready</span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a97cb0b39454b8384237dbd20a3d280d7">  899</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_OVRUN       ((unsigned int) 0x1 &lt;&lt;  5) // (SSC) Receive Overrun</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">  900</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDRX       ((unsigned int) 0x1 &lt;&lt;  6) // (SSC) End of Reception</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89870caf2f23d997e01a5b7f61b09261">  901</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXBUFF      ((unsigned int) 0x1 &lt;&lt;  7) // (SSC) Receive Buffer Full</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af12d779a3a97b54a9dcb8c08a0b8bc71">  902</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CP0         ((unsigned int) 0x1 &lt;&lt;  8) // (SSC) Compare 0</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a47ebd15a43cbe3848b93b5eb63c5fb6b">  903</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CP1         ((unsigned int) 0x1 &lt;&lt;  9) // (SSC) Compare 1</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a00b33f71ce89a3d1482901b72a4b020f">  904</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXSYN       ((unsigned int) 0x1 &lt;&lt; 10) // (SSC) Transmit Sync</span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">  905</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXSYN       ((unsigned int) 0x1 &lt;&lt; 11) // (SSC) Receive Sync</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab5ed21f902c53a28156aef969036856c">  906</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXENA       ((unsigned int) 0x1 &lt;&lt; 16) // (SSC) Transmit Enable</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">  907</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXENA       ((unsigned int) 0x1 &lt;&lt; 17) // (SSC) Receive Enable</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Usart</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a> {</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a02c84ac26acfbb9621cde9e11e70b3e1">US_CR</a>;     <span class="comment">// Control Register</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a091b71f9f606a54b115910aed19d5416">US_MR</a>;     <span class="comment">// Mode Register</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a32f11fc267293f03d51a7f7e9435f9f7">US_IER</a>;    <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#acdccf0e5fc2b85fa777ac58a968139b7">US_IDR</a>;    <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ad9c73a10ef0097e1f414c55091b77b10">US_IMR</a>;    <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ad6d83c447c95577160767aeea0f1a404">US_CSR</a>;    <span class="comment">// Channel Status Register</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a08ea9921359c45c640b6911fda1dddfb">US_RHR</a>;    <span class="comment">// Receiver Holding Register</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a8db8959953584eac2c327f2e35bacc73">US_THR</a>;    <span class="comment">// Transmitter Holding Register</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adc6949ccb9b40260d28130e73a6dabcc">US_BRGR</a>;   <span class="comment">// Baud Rate Generator Register</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#af0fcbe1b1fb83dedd5311cdcb45138cc">US_RTOR</a>;   <span class="comment">// Receiver Time-out Register</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a9d0df3b329e992ee3dbd3ace22421087">US_TTGR</a>;   <span class="comment">// Transmitter Time-guard Register</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">Reserved0</a>[5];  <span class="comment">// </span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adef923bfc125bf851683efb2f8ac6ba7">US_FIDI</a>;   <span class="comment">// FI_DI_Ratio Register</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a95a4a7f55207ab606cced3b0eb15a48a">US_NER</a>;    <span class="comment">// Nb Errors Register</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="struct___a_t91_s___u_s_a_r_t.html#a948037d8bdad25fe7ec434b48842f290">  930</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a948037d8bdad25fe7ec434b48842f290">US_XXR</a>;    <span class="comment">// XON_XOFF Register</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adb169c39500af9792d94e66c63d185ca">US_IF</a>;     <span class="comment">// IRDA_FILTER Register</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">Reserved1</a>[44];     <span class="comment">// </span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adc2655f55dd059852f17b597e49bbdaa">US_RPR</a>;    <span class="comment">// Receive Pointer Register</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ad7d236e9821cefe1ae1f4a8e1487fd58">US_RCR</a>;    <span class="comment">// Receive Counter Register</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ae6acf8c7e0d504bdaad16b8e35e0ead1">US_TPR</a>;    <span class="comment">// Transmit Pointer Register</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#adc377bfc6dcfc1869ffde8e6e5f6da9d">US_TCR</a>;    <span class="comment">// Transmit Counter Register</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#afaf616d3586cc1555536b1ffa8194736">US_RNPR</a>;   <span class="comment">// Receive Next Pointer Register</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a42d728c427681538acf8c24de982d4bd">US_RNCR</a>;   <span class="comment">// Receive Next Counter Register</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a8f2f0740757a4297aaa4b9f617677526">US_TNPR</a>;   <span class="comment">// Transmit Next Pointer Register</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#ac561ac4ef04fa503459b5b7a4b393fa9">US_TNCR</a>;   <span class="comment">// Transmit Next Counter Register</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a34f5675243d34c85da1c4e870f0654aa">US_PTCR</a>;   <span class="comment">// PDC Transfer Control Register</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_s_a_r_t.html#a55b19ad696b4ded0785eb1409da2b4c2">US_PTSR</a>;   <span class="comment">// PDC Transfer Status Register</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a0c6dd3e35e09fffcd2ba0e655688ce6d">AT91S_USART</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a>;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad6068f29012e7e34052e5fe9e4a22249">  946</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTSTA       ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Reset Status Bits</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a667a687bad11763e128d9d03f7872462">  947</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTBRK       ((unsigned int) 0x1 &lt;&lt;  9) // (USART) Start Break</span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">  948</a></span>&#160;<span class="preprocessor">#define AT91C_US_STPBRK       ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Stop Break</span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">  949</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTTO        ((unsigned int) 0x1 &lt;&lt; 11) // (USART) Start Time-out</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">  950</a></span>&#160;<span class="preprocessor">#define AT91C_US_SENDA        ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Send Address</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">  951</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTIT        ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Reset Iterations</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">  952</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTNACK      ((unsigned int) 0x1 &lt;&lt; 14) // (USART) Reset Non Acknowledge</span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83f36ddece1b0f57d3c165b281c2a457">  953</a></span>&#160;<span class="preprocessor">#define AT91C_US_RETTO        ((unsigned int) 0x1 &lt;&lt; 15) // (USART) Rearm Time-out</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa8ff739ad732697c1e4b776f38d343ef">  954</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTREN        ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Data Terminal ready Enable</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">  955</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTRDIS       ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Terminal ready Disable</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa2f776efe032418af98b643ffb3f8e3">  956</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSEN        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Request to Send enable</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a211282d443fd0b66b9aeb52269bf8a19">  957</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSDIS       ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Request to Send Disable</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">  959</a></span>&#160;<span class="preprocessor">#define AT91C_US_USMODE       ((unsigned int) 0xF &lt;&lt;  0) // (USART) Usart mode</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">  960</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_NORMAL               ((unsigned int) 0x0) // (USART) Normal</span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a08841e157236369a9878ee21539c937a">  961</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_RS485                ((unsigned int) 0x1) // (USART) RS485</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">  962</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_HWHSH                ((unsigned int) 0x2) // (USART) Hardware Handshaking</span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">  963</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_MODEM                ((unsigned int) 0x3) // (USART) Modem</span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a485a64212cf24e677c95d32e0bf77bf4">  964</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_0            ((unsigned int) 0x4) // (USART) ISO7816 protocol: T = 0</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a426462a8b108ad93aeee66c233ef7cfe">  965</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_1            ((unsigned int) 0x6) // (USART) ISO7816 protocol: T = 1</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac312d738280e765e9889e11981230bec">  966</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_IRDA                 ((unsigned int) 0x8) // (USART) IrDA</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">  967</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_SWHSH                ((unsigned int) 0xC) // (USART) Software Handshaking</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab954e9525e22961efd5283060bf8c26e">  968</a></span>&#160;<span class="preprocessor">#define AT91C_US_CLKS         ((unsigned int) 0x3 &lt;&lt;  4) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a96988c1c28f85099e88679fdc389b02f">  969</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_CLOCK                ((unsigned int) 0x0 &lt;&lt;  4) // (USART) Clock</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">  970</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_FDIV1                ((unsigned int) 0x1 &lt;&lt;  4) // (USART) fdiv1</span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d4ac43a530645d31920ab7a0e97656d">  971</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_SLOW                 ((unsigned int) 0x2 &lt;&lt;  4) // (USART) slow_clock (ARM)</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a739f61b8aac76af08dc42b3af9505abd">  972</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_EXT                  ((unsigned int) 0x3 &lt;&lt;  4) // (USART) External (SCK)</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">  973</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHRL         ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a330e29f7f16295c2b25853dad22c87f7">  974</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_5_BITS               ((unsigned int) 0x0 &lt;&lt;  6) // (USART) Character Length: 5 bits</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">  975</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_6_BITS               ((unsigned int) 0x1 &lt;&lt;  6) // (USART) Character Length: 6 bits</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">  976</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_7_BITS               ((unsigned int) 0x2 &lt;&lt;  6) // (USART) Character Length: 7 bits</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">  977</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_8_BITS               ((unsigned int) 0x3 &lt;&lt;  6) // (USART) Character Length: 8 bits</span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6742d5c71293dcf214b58d02f5204ed5">  978</a></span>&#160;<span class="preprocessor">#define AT91C_US_SYNC         ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Synchronous Mode Select</span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">  979</a></span>&#160;<span class="preprocessor">#define AT91C_US_NBSTOP       ((unsigned int) 0x3 &lt;&lt; 12) // (USART) Number of Stop bits</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6197043098a1d7254e57377a20a6d1d">  980</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_1_BIT                ((unsigned int) 0x0 &lt;&lt; 12) // (USART) 1 stop bit</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab8436d580c1da51295b1a12ab1475b4">  981</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_15_BIT               ((unsigned int) 0x1 &lt;&lt; 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af7368a739bd3b1d9eb2376ec66b549da">  982</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_2_BIT                ((unsigned int) 0x2 &lt;&lt; 12) // (USART) 2 stop bits</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a931e762d6ef61bb5a32327f5c9cec346">  983</a></span>&#160;<span class="preprocessor">#define AT91C_US_MSBF         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Bit Order</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af">  984</a></span>&#160;<span class="preprocessor">#define AT91C_US_MODE9        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) 9-bit Character length</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">  985</a></span>&#160;<span class="preprocessor">#define AT91C_US_CKLO         ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Clock Output Select</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a257c98ad8375c37549893754d71d847d">  986</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVER         ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Over Sampling Mode</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad19157e5761a347dc97cf7f7fb99db41">  987</a></span>&#160;<span class="preprocessor">#define AT91C_US_INACK        ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Inhibit Non Acknowledge</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578">  988</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSNACK       ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Disable Successive NACK</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3f33466540b1af26616115483dadc50a">  989</a></span>&#160;<span class="preprocessor">#define AT91C_US_MAX_ITER     ((unsigned int) 0x1 &lt;&lt; 24) // (USART) Number of Repetitions</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80">  990</a></span>&#160;<span class="preprocessor">#define AT91C_US_FILTER       ((unsigned int) 0x1 &lt;&lt; 28) // (USART) Receive Line Filter</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9">  992</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBRK        ((unsigned int) 0x1 &lt;&lt;  2) // (USART) Break Received/End of Break</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5f33b22453ba10500116bee8cd01bb11">  993</a></span>&#160;<span class="preprocessor">#define AT91C_US_TIMEOUT      ((unsigned int) 0x1 &lt;&lt;  8) // (USART) Receiver Time-out</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55202f99005121a026698260e1fcc7a2">  994</a></span>&#160;<span class="preprocessor">#define AT91C_US_ITERATION    ((unsigned int) 0x1 &lt;&lt; 10) // (USART) Max number of Repetitions Reached</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b583db472780465fd7c12d56869e836">  995</a></span>&#160;<span class="preprocessor">#define AT91C_US_NACK         ((unsigned int) 0x1 &lt;&lt; 13) // (USART) Non Acknowledge</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02">  996</a></span>&#160;<span class="preprocessor">#define AT91C_US_RIIC         ((unsigned int) 0x1 &lt;&lt; 16) // (USART) Ring INdicator Input Change Flag</span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a500e29def8da7d0b281cf72e32d8e26b">  997</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSRIC        ((unsigned int) 0x1 &lt;&lt; 17) // (USART) Data Set Ready Input Change Flag</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af59df6b9a33fefc9b38335560957ed38">  998</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCDIC        ((unsigned int) 0x1 &lt;&lt; 18) // (USART) Data Carrier Flag</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1db34685cd82e7afb8a05927f7ad35aa">  999</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTSIC        ((unsigned int) 0x1 &lt;&lt; 19) // (USART) Clear To Send Input Change Flag</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a78aad73d3d671a4b4835ab8de978e454"> 1003</a></span>&#160;<span class="preprocessor">#define AT91C_US_RI           ((unsigned int) 0x1 &lt;&lt; 20) // (USART) Image of RI Input</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa175adb7c1f19272e1f480ce6010928f"> 1004</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSR          ((unsigned int) 0x1 &lt;&lt; 21) // (USART) Image of DSR Input</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b"> 1005</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCD          ((unsigned int) 0x1 &lt;&lt; 22) // (USART) Image of DCD Input</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a868e34a72467f269d9f054922b08b669"> 1006</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTS          ((unsigned int) 0x1 &lt;&lt; 23) // (USART) Image of CTS Input</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Two-wire Interface</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a> {</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a68ae373546de5c57bbe5b31f8a99bb83">TWI_CR</a>;    <span class="comment">// Control Register</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a6db63eb6f9c1504221a2d53fcfc14fa2">TWI_MMR</a>;   <span class="comment">// Master Mode Register</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="struct___a_t91_s___t_w_i.html#aaa6b822f5ed3b6ab7ffb95d25d40cd4f"> 1014</a></span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#aaa6b822f5ed3b6ab7ffb95d25d40cd4f">TWI_SMR</a>;   <span class="comment">// Slave Mode Register</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a3f3a383a5af5c0482890f65bb5cc53ce">TWI_IADR</a>;  <span class="comment">// Internal Address Register</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a7823e072ae96b5ab5e6c924c0be71365">TWI_CWGR</a>;  <span class="comment">// Clock Waveform Generator Register</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">Reserved0</a>[3];  <span class="comment">// </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#aea550a0b52e5da6d7a3ad259dbf90e01">TWI_SR</a>;    <span class="comment">// Status Register</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#adc26e9e1b308d02d99ee0fd5fdb152ac">TWI_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#af1e2f7a6c985a44db454a38df40ee4ff">TWI_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#ae39a01eba4ba3b48c33db3e14b0a6981">TWI_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#a7e189cd0e1220582b9e1b3ae34a1e887">TWI_RHR</a>;   <span class="comment">// Receive Holding Register</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_w_i.html#aac667223a3075b6c0656477f524d8552">TWI_THR</a>;   <span class="comment">// Transmit Holding Register</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#aafade005f3672d0d3d26cd1871b0cac3">AT91S_TWI</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a>;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a65d3781517ef6df35e4858dc60370c6d"> 1027</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_START       ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Send a START Condition</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19"> 1028</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_STOP        ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Send a STOP Condition</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57e54d515cf6271cb8c3370cb6f2decb"> 1029</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSEN        ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) TWI Master Transfer Enabled</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9164ccbd0f08ec84953f634aff3b4c54"> 1030</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSDIS       ((unsigned int) 0x1 &lt;&lt;  3) // (TWI) TWI Master Transfer Disabled</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afe66acdbf666e8e581d9007f5a803bdc"> 1031</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVEN        ((unsigned int) 0x1 &lt;&lt;  4) // (TWI) TWI Slave Transfer Enabled</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19a1bc51faa9156071e5a5c54e8d5de4"> 1032</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVDIS       ((unsigned int) 0x1 &lt;&lt;  5) // (TWI) TWI Slave Transfer Disabled</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a062994c3d4283286adf67c183dbee328"> 1033</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SWRST       ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Software Reset</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment">// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f25cd146fba43daf62840aea54c34aa"> 1035</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADRSZ      ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Internal Device Address Size</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4c065357c9430fa52f135d653b243ee3"> 1036</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_NO                   ((unsigned int) 0x0 &lt;&lt;  8) // (TWI) No internal device address</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f"> 1037</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_1_BYTE               ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) One-byte internal device address</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a690289c1337ae72208f79d00d11f51f2"> 1038</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_2_BYTE               ((unsigned int) 0x2 &lt;&lt;  8) // (TWI) Two-byte internal device address</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8"> 1039</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_3_BYTE               ((unsigned int) 0x3 &lt;&lt;  8) // (TWI) Three-byte internal device address</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb131e2f68f4b950a176ac7e436d2378"> 1040</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MREAD       ((unsigned int) 0x1 &lt;&lt; 12) // (TWI) Master Read Direction</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3d4421d7e164c2e7be47890f9701d2f"> 1041</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_DADR        ((unsigned int) 0x7F &lt;&lt; 16) // (TWI) Device Address</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">// -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -------- </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7f512215c92bc5ea854cc51c9a170ab5"> 1043</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SADR        ((unsigned int) 0x7F &lt;&lt; 16) // (TWI) Slave Device Address</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ca43517fea8374f62e0e9e356dcf851"> 1045</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CLDIV       ((unsigned int) 0xFF &lt;&lt;  0) // (TWI) Clock Low Divider</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1bd7d67abfe3f76283cc892ec6de333d"> 1046</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CHDIV       ((unsigned int) 0xFF &lt;&lt;  8) // (TWI) Clock High Divider</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7825a75dd307f7fe4d31996276f8fa0d"> 1047</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CKDIV       ((unsigned int) 0x7 &lt;&lt; 16) // (TWI) Clock Divider</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aae36af808d245102ba025846f22ab6d5"> 1049</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (TWI) Transmission Completed</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5dc8759ecbd21842df75d82d1694c1a7"> 1050</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RXRDY       ((unsigned int) 0x1 &lt;&lt;  1) // (TWI) Receive holding register ReaDY</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a09539cd95a16cd31c083baa11a9131e2"> 1051</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXRDY       ((unsigned int) 0x1 &lt;&lt;  2) // (TWI) Transmit holding register ReaDY</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae93315290da18381b1030123a51087ca"> 1052</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVREAD      ((unsigned int) 0x1 &lt;&lt;  3) // (TWI) Slave Read</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a08ac87f4e38a81b686c5d8f53a85e80f"> 1053</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVACC       ((unsigned int) 0x1 &lt;&lt;  4) // (TWI) Slave Access</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46c0ca13fe9aa5a2beb31f3784cd325b"> 1054</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_GCACC       ((unsigned int) 0x1 &lt;&lt;  5) // (TWI) General Call Access</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a209a95835a9ac055170b6d99d4d9d2b5"> 1055</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_OVRE        ((unsigned int) 0x1 &lt;&lt;  6) // (TWI) Overrun Error</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9d6fc48c612316cd17f298dea509a72c"> 1056</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_UNRE        ((unsigned int) 0x1 &lt;&lt;  7) // (TWI) Underrun Error</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a83fcbf48dfd5911539f04053f5945583"> 1057</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_NACK        ((unsigned int) 0x1 &lt;&lt;  8) // (TWI) Not Acknowledged</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2870c21ac9a6659cbcc36008299f0aa7"> 1058</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_ARBLST      ((unsigned int) 0x1 &lt;&lt;  9) // (TWI) Arbitration Lost</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___t_c.html">_AT91S_TC</a> {</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#aa6bd25995b743fce28cad60014bcc19d">TC_CCR</a>;    <span class="comment">// Channel Control Register</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a8f785d881b6e0a859187ca8cfb3f1b9c">TC_CMR</a>;    <span class="comment">// Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">Reserved0</a>[2];  <span class="comment">// </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#ac5fda5dfb1c8d684760677f9531e4707">TC_CV</a>;     <span class="comment">// Counter Value</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a1a5a8c31c01b731a58c17dbd315c693a">TC_RA</a>;     <span class="comment">// Register A</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a0ae10f9a6d3695b17618f62d254c2f20">TC_RB</a>;     <span class="comment">// Register B</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#adf8a3862cc1c6e10f09b682e36dcac2a">TC_RC</a>;     <span class="comment">// Register C</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a530883d094b52082a5d1fdd12e143eb2">TC_SR</a>;     <span class="comment">// Status Register</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a208e358e5e40be90d09f42cf90683b19">TC_IER</a>;    <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a72c562420749d9b31f6b6eb9e76af529">TC_IDR</a>;    <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c.html#a275722ebb6d9b4d171f09cc1399fdd19">TC_IMR</a>;    <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a44892794b398f4ebc5ac9b02e9469d4b">AT91S_TC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a>;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340"> 1081</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKEN        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Clock Enable Command</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abeeab439eaca14b7c407eacef297ac5e"> 1082</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKDIS       ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Counter Clock Disable Command</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad3ebce8686d4e5263febf879c0e0d638"> 1083</a></span>&#160;<span class="preprocessor">#define AT91C_TC_SWTRG        ((unsigned int) 0x1 &lt;&lt;  2) // (TC) Software Trigger Command</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6483dbb6cc585943611cf305469e07f9"> 1085</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKS         ((unsigned int) 0x7 &lt;&lt;  0) // (TC) Clock Selection</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#affc3992c4020b0d514d3840a334062d0"> 1086</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK     ((unsigned int) 0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a00cafb235b9e46d8227a0bdf82177100"> 1087</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK     ((unsigned int) 0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae67ad47df485c375b6e4b4ac96373cdf"> 1088</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK     ((unsigned int) 0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b"> 1089</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK     ((unsigned int) 0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae913df889d5b850a30412b8dcbbedfeb"> 1090</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK     ((unsigned int) 0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aefe111e881861fbd88303435f6d01f3a"> 1091</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC0                  ((unsigned int) 0x5) // (TC) Clock selected: XC0</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a70ce543268d24ca798bb1ab7b170064f"> 1092</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC1                  ((unsigned int) 0x6) // (TC) Clock selected: XC1</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3b0eb0fa02aec444b85c9726cb315de5"> 1093</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC2                  ((unsigned int) 0x7) // (TC) Clock selected: XC2</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0089b84d52894b0a2c2f26fc33a6c139"> 1094</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKI         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) Clock Invert</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6808cd396d1645ea2893c8abb9a368cb"> 1095</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BURST        ((unsigned int) 0x3 &lt;&lt;  4) // (TC) Burst Signal Selection</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b"> 1096</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_NONE                 ((unsigned int) 0x0 &lt;&lt;  4) // (TC) The clock is not gated by an external signal</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af914fc7a0c776ca5ae40385fb8042f6f"> 1097</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC0                  ((unsigned int) 0x1 &lt;&lt;  4) // (TC) XC0 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3841762ae0e6b373423472d8bb9db465"> 1098</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC1                  ((unsigned int) 0x2 &lt;&lt;  4) // (TC) XC1 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a85951d6105537748b91ceb7ce5d48da3"> 1099</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC2                  ((unsigned int) 0x3 &lt;&lt;  4) // (TC) XC2 is ANDed with the selected clock</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a958ba9ee9e460fdfbfdf661587323e41"> 1100</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RC Compare</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88951f5e910ef65911f3e97298b66f31"> 1101</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBSTOP      ((unsigned int) 0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RB Loading</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a18e926912e73855038269a644ed60ffa"> 1102</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disabled with RB Loading</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2bf8ba07ce3032eedaf229a707575e37"> 1103</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCDIS       ((unsigned int) 0x1 &lt;&lt;  7) // (TC) Counter Clock Disable with RC Compare</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68ebad65fed07cd1e1317c5b601a89b9"> 1104</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Trigger Edge Selection</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0"> 1105</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2cb60e148de13a65de2686684d540c8b"> 1106</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aebc67c7d7de20b43d18d959199854699"> 1107</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7b486fb760a554cbd7b8ad6638aa180"> 1108</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07"> 1109</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVTEDG      ((unsigned int) 0x3 &lt;&lt;  8) // (TC) External Event Edge Selection</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b"> 1110</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_NONE                 ((unsigned int) 0x0 &lt;&lt;  8) // (TC) Edge: None</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802"> 1111</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_RISING               ((unsigned int) 0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af97fed24c44737498c063fe693fa1dd9"> 1112</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_FALLING              ((unsigned int) 0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a12d4c419ced277d5c99d2714809fea0a"> 1113</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_BOTH                 ((unsigned int) 0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a109e3bad371a947b453ea9b8019d4b89"> 1114</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ABETRG       ((unsigned int) 0x1 &lt;&lt; 10) // (TC) TIOA or TIOB External Trigger Selection</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa250a015ab6c84619aee58f529a492cb"> 1115</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVT         ((unsigned int) 0x3 &lt;&lt; 10) // (TC) External Event  Selection</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a74b3f32f0fb222e5690c4e9f58bc6d49"> 1116</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 10) // (TC) Signal selected as external event: TIOB TIOB direction: input</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa54df570206c6cd6ae110229e858e8b"> 1117</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_RISING               ((unsigned int) 0x1 &lt;&lt; 10) // (TC) Signal selected as external event: XC0 TIOB direction: output</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d8daf7ea6bddeaf58ff486c2bf4ee84"> 1118</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_FALLING              ((unsigned int) 0x2 &lt;&lt; 10) // (TC) Signal selected as external event: XC1 TIOB direction: output</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a104324d01706c618985539ef0db58872"> 1119</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_BOTH                 ((unsigned int) 0x3 &lt;&lt; 10) // (TC) Signal selected as external event: XC2 TIOB direction: output</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeff65a55d0db8bc5948bee36246a8904"> 1120</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ENETRG       ((unsigned int) 0x1 &lt;&lt; 12) // (TC) External Event Trigger enable</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3f3128540dbb6c12b7952d44935352b5"> 1121</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVESEL      ((unsigned int) 0x3 &lt;&lt; 13) // (TC) Waveform  Selection</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2f4d598eb12d993086ca756a7f9ca56e"> 1122</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP                   ((unsigned int) 0x0 &lt;&lt; 13) // (TC) UP mode without atomatic trigger on RC Compare</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d"> 1123</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN               ((unsigned int) 0x1 &lt;&lt; 13) // (TC) UPDOWN mode without automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf016a588c98b762058406d6d58048f1"> 1124</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP_AUTO              ((unsigned int) 0x2 &lt;&lt; 13) // (TC) UP mode with automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae4d957303bbc72d1eed8bf39f942006a"> 1125</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN_AUTO          ((unsigned int) 0x3 &lt;&lt; 13) // (TC) UPDOWN mode with automatic trigger on RC Compare</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4995d161e9dc47d7d9e8e98e3a892961"> 1126</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCTRG       ((unsigned int) 0x1 &lt;&lt; 14) // (TC) RC Compare Trigger Enable</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3e2eca76c15de93c68e811bf025b6ff"> 1127</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVE         ((unsigned int) 0x1 &lt;&lt; 15) // (TC) </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8"> 1128</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Loading Selection</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a596fb9ecade42a3db6beae556f90ea96"> 1129</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Edge: None</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aae8bb1383fd86487a5ba3af321d95da2"> 1130</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_RISING               ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Edge: rising edge of TIOA</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae504975b21d0c1b0b174ccb423398d5d"> 1131</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_FALLING              ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Edge: falling edge of TIOA</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf"> 1132</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_BOTH                 ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Edge: each edge of TIOA</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac7d8f5ab48c28bf05547b7efa308093d"> 1133</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPA         ((unsigned int) 0x3 &lt;&lt; 16) // (TC) RA Compare Effect on TIOA</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a32405bd05c5a85e211a67c91ba8db852"> 1134</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_NONE                 ((unsigned int) 0x0 &lt;&lt; 16) // (TC) Effect: none</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae2a44957573af617d94a9e439b598599"> 1135</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_SET                  ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Effect: set</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab09baf7ae19fa26f334ac67b66850ed6"> 1136</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_CLEAR                ((unsigned int) 0x2 &lt;&lt; 16) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab7e9adab8492f93acfc31583e7d62a82"> 1137</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 16) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade0fdc20bb509e044542f700b69494db"> 1138</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRB         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RB Loading Selection</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a62180255114397ab05fc6ade783c1267"> 1139</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Edge: None</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac03dec55b3dce937a45a61b2f2759be3"> 1140</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_RISING               ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Edge: rising edge of TIOA</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8c417c02eecc238b30f71653ac2857ab"> 1141</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_FALLING              ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Edge: falling edge of TIOA</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a79b715c44ae1f3af977d97f7712580ca"> 1142</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_BOTH                 ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Edge: each edge of TIOA</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a58c554f329dc6ec253b8650d045ecfb2"> 1143</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPC         ((unsigned int) 0x3 &lt;&lt; 18) // (TC) RC Compare Effect on TIOA</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33da7c9f44471adb1467799470632c3d"> 1144</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 18) // (TC) Effect: none</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a30b75955de1a85aaf2aabda5138f05be"> 1145</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_SET                  ((unsigned int) 0x1 &lt;&lt; 18) // (TC) Effect: set</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a08782f417baf5ca5868383add7597754"> 1146</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 18) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4"> 1147</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 18) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88d040c0af65609a06c9a37cfd8ce20c"> 1148</a></span>&#160;<span class="preprocessor">#define AT91C_TC_AEEVT        ((unsigned int) 0x3 &lt;&lt; 20) // (TC) External Event Effect on TIOA</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71ad254bf8c0a85104590762ae7774fc"> 1149</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 20) // (TC) Effect: none</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9a0fa7a18086b7ecac4af0001b946a06"> 1150</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 20) // (TC) Effect: set</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af326a9074408bd03701119693b5e5b68"> 1151</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 20) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9"> 1152</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 20) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7b745aa903b20634e602c496fcad07bc"> 1153</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ASWTRG       ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Software Trigger Effect on TIOA</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3"> 1154</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 22) // (TC) Effect: none</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9aeb9be4fc92cf7ade10ded35713633e"> 1155</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 22) // (TC) Effect: set</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a"> 1156</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 22) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adc3d78a23ffd039e749bc135f8d7d70a"> 1157</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 22) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c755adb2f13698bd70e538fd9b28e52"> 1158</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPB         ((unsigned int) 0x3 &lt;&lt; 24) // (TC) RB Compare Effect on TIOB</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0c9ee09167f9188281015230db928d7"> 1159</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_NONE                 ((unsigned int) 0x0 &lt;&lt; 24) // (TC) Effect: none</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4bf198d58f9b804c9d596a7d324fa255"> 1160</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_SET                  ((unsigned int) 0x1 &lt;&lt; 24) // (TC) Effect: set</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb0ce065d061ea136ae69bc2de789de9"> 1161</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_CLEAR                ((unsigned int) 0x2 &lt;&lt; 24) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a96df3690abd95de683721739eb9afe9a"> 1162</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 24) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9"> 1163</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPC         ((unsigned int) 0x3 &lt;&lt; 26) // (TC) RC Compare Effect on TIOB</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac65d5a735b123e292ad5452ce2c91892"> 1164</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_NONE                 ((unsigned int) 0x0 &lt;&lt; 26) // (TC) Effect: none</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af2db25a89fc99361e1c334a5647abe37"> 1165</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_SET                  ((unsigned int) 0x1 &lt;&lt; 26) // (TC) Effect: set</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c"> 1166</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_CLEAR                ((unsigned int) 0x2 &lt;&lt; 26) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0275fb8cf32b14b8f2cddc361748a20a"> 1167</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 26) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb"> 1168</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BEEVT        ((unsigned int) 0x3 &lt;&lt; 28) // (TC) External Event Effect on TIOB</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861"> 1169</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_NONE                 ((unsigned int) 0x0 &lt;&lt; 28) // (TC) Effect: none</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a762fa401e52f3601c9466a01d54e701e"> 1170</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_SET                  ((unsigned int) 0x1 &lt;&lt; 28) // (TC) Effect: set</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a09d1c605501f937ffda26aeb184e3008"> 1171</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_CLEAR                ((unsigned int) 0x2 &lt;&lt; 28) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a82acd57eafa731f22bdff2018eefaec5"> 1172</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 28) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188"> 1173</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BSWTRG       ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Software Trigger Effect on TIOB</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71490d4b2d6b8d5cdc246d71d696a360"> 1174</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_NONE                 ((unsigned int) 0x0 &lt;&lt; 30) // (TC) Effect: none</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7d77e5117003e11e0c312ed33f142d5e"> 1175</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_SET                  ((unsigned int) 0x1 &lt;&lt; 30) // (TC) Effect: set</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a90da673f257cf292b7437a123d88058f"> 1176</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_CLEAR                ((unsigned int) 0x2 &lt;&lt; 30) // (TC) Effect: clear</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3"> 1177</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_TOGGLE               ((unsigned int) 0x3 &lt;&lt; 30) // (TC) Effect: toggle</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a430dd419d79af2f49e86d63c5978169c"> 1179</a></span>&#160;<span class="preprocessor">#define AT91C_TC_COVFS        ((unsigned int) 0x1 &lt;&lt;  0) // (TC) Counter Overflow</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a519a22eec8b5c618c2c51130106a8f81"> 1180</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LOVRS        ((unsigned int) 0x1 &lt;&lt;  1) // (TC) Load Overrun</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac984dfb06785b4644e897331facbf791"> 1181</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPAS         ((unsigned int) 0x1 &lt;&lt;  2) // (TC) RA Compare</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9aab3e7ad396ec65293da7ed525b147c"> 1182</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPBS         ((unsigned int) 0x1 &lt;&lt;  3) // (TC) RB Compare</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a58852a9496be093ae1bc2a0fa8895024"> 1183</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCS         ((unsigned int) 0x1 &lt;&lt;  4) // (TC) RC Compare</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc"> 1184</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRAS        ((unsigned int) 0x1 &lt;&lt;  5) // (TC) RA Loading</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361"> 1185</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRBS        ((unsigned int) 0x1 &lt;&lt;  6) // (TC) RB Loading</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaaac907e8372575fa52e28dd604820ed"> 1186</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRCS        ((unsigned int) 0x1 &lt;&lt;  7) // (TC) External Trigger</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af0d5bb0907975e95e87656bebcc275c7"> 1187</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGS        ((unsigned int) 0x1 &lt;&lt; 16) // (TC) Clock Enabling</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afcd600600083ddc63c832ee4e0236b44"> 1188</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOA        ((unsigned int) 0x1 &lt;&lt; 17) // (TC) TIOA Mirror</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a77e62550ab18d593d893a15f04c48b11"> 1189</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOB        ((unsigned int) 0x1 &lt;&lt; 18) // (TC) TIOA Mirror</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Interface</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a> {</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <a class="code" href="struct___a_t91_s___t_c.html">AT91S_TC</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a40f09d0bd80e0c6cda2435c363e9adf4">TCB_TC0</a>;   <span class="comment">// TC Channel 0</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">Reserved0</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <a class="code" href="struct___a_t91_s___t_c.html">AT91S_TC</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a81f675759b06d83bf2be86add42a53b2">TCB_TC1</a>;   <span class="comment">// TC Channel 1</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">Reserved1</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <a class="code" href="struct___a_t91_s___t_c.html">AT91S_TC</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#af0a41cf819ea1e66f830d075116177db">TCB_TC2</a>;   <span class="comment">// TC Channel 2</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">Reserved2</a>[4];  <span class="comment">// </span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#a835cbeb765a56023288cb97dc1fe0b9b">TCB_BCR</a>;   <span class="comment">// TC Block Control Register</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___t_c_b.html#ac235985e8fa3bbf38093a7153c621d66">TCB_BMR</a>;   <span class="comment">// TC Block Mode Register</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#ab16273b4e274ca3505da629619abdd0f">AT91S_TCB</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a>;</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a107c19a568a5dec4983418a84564ef4b"> 1209</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_SYNC        ((unsigned int) 0x1 &lt;&lt;  0) // (TCB) Synchro Command</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- </span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae15ae07551e91230ddf723731d003945"> 1211</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC0XC0S     ((unsigned int) 0x1 &lt;&lt;  0) // (TCB) External Clock Signal 0 Selection</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae698f28e6c2299165b7b69ad7f2f077b"> 1212</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TCLK0                ((unsigned int) 0x0) // (TCB) TCLK0 connected to XC0</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2a3d3630ca284f2cef9836838e499597"> 1213</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_NONE                 ((unsigned int) 0x1) // (TCB) None signal connected to XC0</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac6a33f8a77717cff071fa978eb40a02"> 1214</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA1                ((unsigned int) 0x2) // (TCB) TIOA1 connected to XC0</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71"> 1215</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA2                ((unsigned int) 0x3) // (TCB) TIOA2 connected to XC0</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab841b88704c17e5e42b597dc4127c2f9"> 1216</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC1XC1S     ((unsigned int) 0x1 &lt;&lt;  2) // (TCB) External Clock Signal 1 Selection</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a27b0840e23ff09778d0208757359fc8d"> 1217</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TCLK1                ((unsigned int) 0x0 &lt;&lt;  2) // (TCB) TCLK1 connected to XC1</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a72487486b4357d1f250cab673364653d"> 1218</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_NONE                 ((unsigned int) 0x1 &lt;&lt;  2) // (TCB) None signal connected to XC1</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b119a2dcd261e236d36e69945f03d51"> 1219</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  2) // (TCB) TIOA0 connected to XC1</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41"> 1220</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA2                ((unsigned int) 0x3 &lt;&lt;  2) // (TCB) TIOA2 connected to XC1</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afef7e2ad858ff351031a50dc5761b7cb"> 1221</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC2XC2S     ((unsigned int) 0x1 &lt;&lt;  4) // (TCB) External Clock Signal 2 Selection</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22a2ef64cb698fa796657a4a2568dc2b"> 1222</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TCLK2                ((unsigned int) 0x0 &lt;&lt;  4) // (TCB) TCLK2 connected to XC2</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a48647ce84e818212bf1c7bab2c271129"> 1223</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_NONE                 ((unsigned int) 0x1 &lt;&lt;  4) // (TCB) None signal connected to XC2</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b"> 1224</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA0                ((unsigned int) 0x2 &lt;&lt;  4) // (TCB) TIOA0 connected to XC2</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#accc33dcfb2b2272a7227edf4a829202b"> 1225</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA2                ((unsigned int) 0x3 &lt;&lt;  4) // (TCB) TIOA2 connected to XC2</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a> {</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#adbb97a3f0b481aadf70b44eb09dab317">PWMC_CMR</a>;  <span class="comment">// Channel Mode Register</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#a26e04d9e84c8a4e470e63ba4166ef707">PWMC_CDTYR</a>;    <span class="comment">// Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#a9bd363b91bbf1fad7c2205b403f4bda0">PWMC_CPRDR</a>;    <span class="comment">// Channel Period Register</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#ae1a9fb05c89fe1a67b8a519ac04cff88">PWMC_CCNTR</a>;    <span class="comment">// Channel Counter Register</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#abb4f81af917724b30274a8c08918ea32">PWMC_CUPDR</a>;    <span class="comment">// Channel Update Register</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html#ada98ecbec7cd83bce1e5ec85c25a463d">PWMC_Reserved</a>[3];  <span class="comment">// Reserved</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#a356b75d8c24799cef2b668df80364eac">AT91S_PWMC_CH</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a>;</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a92111764b223a0bf7305ec4693a80584"> 1240</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRE       ((unsigned int) 0xF &lt;&lt;  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5016eb27e1ccdbcc0957873d46ec017a"> 1241</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCK                  ((unsigned int) 0x0) // (PWMC_CH) </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22"> 1242</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKA                 ((unsigned int) 0xB) // (PWMC_CH) </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70"> 1243</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKB                 ((unsigned int) 0xC) // (PWMC_CH) </span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5343cdc8e24a06313c79c396e5e05007"> 1244</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CALG       ((unsigned int) 0x1 &lt;&lt;  8) // (PWMC_CH) Channel Alignment</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a980337fe08cff463cf4b907afbf94b5b"> 1245</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPOL       ((unsigned int) 0x1 &lt;&lt;  9) // (PWMC_CH) Channel Polarity</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a52d089832ea954b3970fe3fa613871a4"> 1246</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPD        ((unsigned int) 0x1 &lt;&lt; 10) // (PWMC_CH) Channel Update Period</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac334ec5d6b396e653abffe96a8d42904"> 1248</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CDTY       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Duty Cycle</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a87acdedf8ce9be836d024cfa1b213af0"> 1250</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Period</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b"> 1252</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CCNT       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Counter</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aee1a0a02872a39bf134892ec37efafac"> 1254</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CUPD       ((unsigned int) 0x0 &lt;&lt;  0) // (PWMC_CH) Channel Update</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a> {</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a9c0660954130a87462b9034dcea9ab75">PWMC_MR</a>;   <span class="comment">// PWMC Mode Register</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a0c9c6edf94968a23bfecf78872abe945">PWMC_ENA</a>;  <span class="comment">// PWMC Enable Register</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a88af22dd78f3a197f35ad398a80d7394">PWMC_DIS</a>;  <span class="comment">// PWMC Disable Register</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a517d41f2c73efb8ee4a9484992eaccfd">PWMC_SR</a>;   <span class="comment">// PWMC Status Register</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a5262f70781ba8846d3c0cdf88af91379">PWMC_IER</a>;  <span class="comment">// PWMC Interrupt Enable Register</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a91998f2d7e11c486a62f413776f6ea47">PWMC_IDR</a>;  <span class="comment">// PWMC Interrupt Disable Register</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#ab648ff32d47dac368972f709a2c47758">PWMC_IMR</a>;  <span class="comment">// PWMC Interrupt Mask Register</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a01fea47ca1fdeb2bf544efd5dc78f6cf">PWMC_ISR</a>;  <span class="comment">// PWMC Interrupt Status Register</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">Reserved0</a>[55];     <span class="comment">// </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#ab2a01510bff53f8ebd4b6d20149f1063">PWMC_VR</a>;   <span class="comment">// PWMC Version Register</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">Reserved1</a>[64];     <span class="comment">// </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <a class="code" href="struct___a_t91_s___p_w_m_c___c_h.html">AT91S_PWMC_CH</a>    <a class="code" href="struct___a_t91_s___p_w_m_c.html#af9dea3e4136eb95ce33c311d9e60777a">PWMC_CH</a>[32];   <span class="comment">// PWMC Channel 0</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#ad38c9bd0fa15834b0ddfa52522b45190">AT91S_PWMC</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a>;</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613"> 1275</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVA       ((unsigned int) 0xFF &lt;&lt;  0) // (PWMC) CLKA divide factor.</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9cbbd9f834ebf9858a6097cf5af5e63a"> 1276</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREA       ((unsigned int) 0xF &lt;&lt;  8) // (PWMC) Divider Input Clock Prescaler A</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a477e34e6f4e44028a66672fae268c633"> 1277</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREA_MCK                  ((unsigned int) 0x0 &lt;&lt;  8) // (PWMC) </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad34024a5488dc9ccbf410b85489eac28"> 1278</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVB       ((unsigned int) 0xFF &lt;&lt; 16) // (PWMC) CLKB divide factor.</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a307a50fad99227683ab61e7be70d50cf"> 1279</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREB       ((unsigned int) 0xF &lt;&lt; 24) // (PWMC) Divider Input Clock Prescaler B</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7900e3d28d1888130f9f70c954e6424a"> 1280</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREB_MCK                  ((unsigned int) 0x0 &lt;&lt; 24) // (PWMC) </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4ca7975eb170ea029255aa13efe63908"> 1282</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID0      ((unsigned int) 0x1 &lt;&lt;  0) // (PWMC) Channel ID 0</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8"> 1283</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID1      ((unsigned int) 0x1 &lt;&lt;  1) // (PWMC) Channel ID 1</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a07679c8f5c52bb41c9317a2213f48dd4"> 1284</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID2      ((unsigned int) 0x1 &lt;&lt;  2) // (PWMC) Channel ID 2</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75"> 1285</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID3      ((unsigned int) 0x1 &lt;&lt;  3) // (PWMC) Channel ID 3</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a52d31c45649266ad53a48b54c1b3bbfe"> 1286</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID4      ((unsigned int) 0x1 &lt;&lt;  4) // (PWMC) Channel ID 4</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac3c9633f9bedfa3e6c0787b934e60a39"> 1287</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID5      ((unsigned int) 0x1 &lt;&lt;  5) // (PWMC) Channel ID 5</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2716272b7b6346e7aff09ad01ebd4fd2"> 1288</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID6      ((unsigned int) 0x1 &lt;&lt;  6) // (PWMC) Channel ID 6</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a05e2f941f75dde8f79c2da8249313f50"> 1289</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID7      ((unsigned int) 0x1 &lt;&lt;  7) // (PWMC) Channel ID 7</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR USB Device Interface</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a> {</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#adc10dbeb36dd030a78d80a0f2f4e1f5c">UDP_NUM</a>;   <span class="comment">// Frame Number Register</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a56f35ef281d58bbdde56a5a38750fc2e">UDP_GLBSTATE</a>;  <span class="comment">// Global State Register</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#ab2436c0f24250cfc5f3d5b4cc63b62b9">UDP_FADDR</a>;     <span class="comment">// Function Address Register</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">Reserved0</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#afd91ae40c2301d69f3518adcbddcbd1e">UDP_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a5487e1dc226d511f8fe09f440ad663b7">UDP_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#adeaa26682a0a229b8560074ce9030351">UDP_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a83b861d5cf938b16d0f9a2b06ad428d9">UDP_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#aa3b6e0d2334899b4d3c77665b38650ff">UDP_ICR</a>;   <span class="comment">// Interrupt Clear Register</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">Reserved1</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#ab171e6dc8a3bade2c3ba5359d74b7fea">UDP_RSTEP</a>;     <span class="comment">// Reset Endpoint Register</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">Reserved2</a>[1];  <span class="comment">// </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#a9db990c74fef70fd7710b2f9c76056ae">UDP_CSR</a>[8];    <span class="comment">// Endpoint Control and Status Register</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct___a_t91_s___u_d_p.html#ae8856b782ec118cfa748f7608a16c3d8">UDP_FDR</a>[8];    <span class="comment">// Endpoint FIFO Data Register</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;} <a class="code" href="_a_t91_s_a_m7_s64_8h.html#abf09f99d79f36066fc5c13540b1c6ed4">AT91S_UDP</a>, *<a class="code" href="_a_t91_s_a_m7_s64_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a>;</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- </span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae918f0a0813be8b451014b8f529f4012"> 1318</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_NUM     ((unsigned int) 0x7FF &lt;&lt;  0) // (UDP) Frame Number as Defined in the Packet Field Formats</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18"> 1319</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_ERR     ((unsigned int) 0x1 &lt;&lt; 16) // (UDP) Frame Error</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa2e68a9a62ba43d7a96792240ad058b3"> 1320</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_OK      ((unsigned int) 0x1 &lt;&lt; 17) // (UDP) Frame OK</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3df939ec689fad23144ed35e84143477"> 1322</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDEN      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Function Address Enable</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83"> 1323</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CONFG       ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Configured</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acb510a4b8b4bb3b293dc239627531361"> 1324</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RMWUPE      ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Remote Wake Up Enable</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9"> 1325</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSMINPR     ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) A Resume Has Been Sent to the Host</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- </span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa399fdeb0df35c8553ef06c6da18eff7"> 1327</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADD        ((unsigned int) 0xFF &lt;&lt;  0) // (UDP) Function Address Value</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf"> 1328</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FEN         ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Function Enable</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa231db13123efe85390749a5f41655b3"> 1330</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT0      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Endpoint 0 Interrupt</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a17ba7dff62066021586d2c9da30148"> 1331</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT1      ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Endpoint 0 Interrupt</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d"> 1332</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT2      ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Endpoint 2 Interrupt</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a242f01d1ddfe223db69f230c267b37c0"> 1333</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT3      ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Endpoint 3 Interrupt</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583"> 1334</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT4      ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Endpoint 4 Interrupt</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae82098ed40ebf71c7ad652794ef79d3f"> 1335</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT5      ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Endpoint 5 Interrupt</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac388492383cbd75ef402e9c918eabf84"> 1336</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT6      ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Endpoint 6 Interrupt</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d79400498a03ea70f61231f29843140"> 1337</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT7      ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Endpoint 7 Interrupt</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aee76f53e58d0725d21b57e16a1872b91"> 1338</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSUSP      ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) USB Suspend Interrupt</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a359943e009f7a44ba0bbe03db8eeedd5"> 1339</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXRSM       ((unsigned int) 0x1 &lt;&lt;  9) // (UDP) USB Resume Interrupt</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a16457337bc108f926e0da7eb99643baf"> 1340</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EXTRSM      ((unsigned int) 0x1 &lt;&lt; 10) // (UDP) USB External Resume Interrupt</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c"> 1341</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_SOFINT      ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) USB Start Of frame Interrupt</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa8ef719c8714aedb7d302809d1cabff6"> 1342</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_WAKEUP      ((unsigned int) 0x1 &lt;&lt; 13) // (UDP) USB Resume Interrupt</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a963f4e535475fdca21e2b4462041ba16"> 1346</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ENDBUSRES   ((unsigned int) 0x1 &lt;&lt; 12) // (UDP) USB End Of Bus Reset Interrupt</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8eece1c2437e70c0d23995d182747169"> 1349</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP0         ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Reset Endpoint 0</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3192588280fa39ba88e7807162df2668"> 1350</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP1         ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Reset Endpoint 1</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc01cc967634aaf6b34c009593ab6663"> 1351</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP2         ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Reset Endpoint 2</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55ff9f19b78ade374607ba1e30681b04"> 1352</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP3         ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Reset Endpoint 3</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a06db7f870578c69ea91a04032855ebfa"> 1353</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP4         ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Reset Endpoint 4</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d"> 1354</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP5         ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Reset Endpoint 5</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e2ce2d9909d197b4248aa66d5474607"> 1355</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP6         ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Reset Endpoint 6</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a301ae88de134332de036bdb7276bef"> 1356</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP7         ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Reset Endpoint 7</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa0248fd3450dbed0a4920efbd37a5c25"> 1358</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXCOMP      ((unsigned int) 0x1 &lt;&lt;  0) // (UDP) Generates an IN packet with data previously written in the DPR</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa"> 1359</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0 ((unsigned int) 0x1 &lt;&lt;  1) // (UDP) Receive Data Bank 0</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2a28903a455889bb4db81566185e2470"> 1360</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSETUP     ((unsigned int) 0x1 &lt;&lt;  2) // (UDP) Sends STALL to the Host (Control endpoints)</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f"> 1361</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISOERROR    ((unsigned int) 0x1 &lt;&lt;  3) // (UDP) Isochronous error (Isochronous endpoints)</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb1da15a9600778181dba435272150da"> 1362</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXPKTRDY    ((unsigned int) 0x1 &lt;&lt;  4) // (UDP) Transmit Packet Ready</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a99191244fa595e96bec692b200b9c708"> 1363</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FORCESTALL  ((unsigned int) 0x1 &lt;&lt;  5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acb6db66df37f8269f54808965876452d"> 1364</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1 ((unsigned int) 0x1 &lt;&lt;  6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad5bb9f6b22cd7b71c41e0c5f21359147"> 1365</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DIR         ((unsigned int) 0x1 &lt;&lt;  7) // (UDP) Transfer Direction</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b"> 1366</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPTYPE      ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Endpoint type</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32"> 1367</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_CTRL                 ((unsigned int) 0x0 &lt;&lt;  8) // (UDP) Control</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f"> 1368</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_OUT              ((unsigned int) 0x1 &lt;&lt;  8) // (UDP) Isochronous OUT</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac94b088b5f232c505558cabead5719fd"> 1369</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_OUT             ((unsigned int) 0x2 &lt;&lt;  8) // (UDP) Bulk OUT</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab1a1c8a2611827dd00b51592c13fc92e"> 1370</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_OUT              ((unsigned int) 0x3 &lt;&lt;  8) // (UDP) Interrupt OUT</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24"> 1371</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_IN               ((unsigned int) 0x5 &lt;&lt;  8) // (UDP) Isochronous IN</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6662ace61cac91faf0ae2d564623105d"> 1372</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_IN              ((unsigned int) 0x6 &lt;&lt;  8) // (UDP) Bulk IN</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab04fd08051845f87617a29a73b99fbfe"> 1373</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_IN               ((unsigned int) 0x7 &lt;&lt;  8) // (UDP) Interrupt IN</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7f9626f06dff378615092a5c0d601a3"> 1374</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DTGLE       ((unsigned int) 0x1 &lt;&lt; 11) // (UDP) Data Toggle</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3"> 1375</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPEDS       ((unsigned int) 0x1 &lt;&lt; 15) // (UDP) Endpoint Enable Disable</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6528ea478dd6f86c09ec5fb953238acd"> 1376</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXBYTECNT   ((unsigned int) 0x7FF &lt;&lt; 16) // (UDP) Number Of Bytes Available in the FIFO</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">//               REGISTER ADDRESS DEFINITION FOR AT91SAM7S64</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">// ========== Register definition for SYSC peripheral ========== </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6d09105f13ca3a4faa63de3c139b1a13"> 1382</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_SYSC_VRPM ((AT91_REG *)  0xFFFFFD60) // (SYSC) Voltage Regulator Power Mode Register</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">// ========== Register definition for AIC peripheral ========== </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe"> 1384</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ICCR  ((AT91_REG *)   0xFFFFF128) // (AIC) Interrupt Clear Command Register</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab55840ce00a4bfa54acfd8b74809c71d"> 1385</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IECR  ((AT91_REG *)   0xFFFFF120) // (AIC) Interrupt Enable Command Register</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4480f18cb6202e4fca4cfef8f5276705"> 1386</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SMR   ((AT91_REG *)   0xFFFFF000) // (AIC) Source Mode Register</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a02c05836353c43c959f4588438a09a2e"> 1387</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISCR  ((AT91_REG *)   0xFFFFF12C) // (AIC) Interrupt Set Command Register</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f"> 1388</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_EOICR ((AT91_REG *)   0xFFFFF130) // (AIC) End of Interrupt Command Register</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a658342079ef86ca02b400bca590157c5"> 1389</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR   ((AT91_REG *)   0xFFFFF138) // (AIC) Debug Control Register (Protect)</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f"> 1390</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFER  ((AT91_REG *)   0xFFFFF140) // (AIC) Fast Forcing Enable Register</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3706014afd66ae5afcfc65bafbb7a856"> 1391</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SVR   ((AT91_REG *)   0xFFFFF080) // (AIC) Source Vector Register</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af3ef43da35c21f7decfeee386eefce49"> 1392</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SPU   ((AT91_REG *)   0xFFFFF134) // (AIC) Spurious Vector Register</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a79e930ea8ad33613147ad0f0917a90e8"> 1393</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFDR  ((AT91_REG *)   0xFFFFF144) // (AIC) Fast Forcing Disable Register</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a260f4fef8883877802b9f495afadedef"> 1394</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FVR   ((AT91_REG *)   0xFFFFF104) // (AIC) FIQ Vector Register</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa3d9b233ceed49a9659357ad505e03e7"> 1395</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFSR  ((AT91_REG *)   0xFFFFF148) // (AIC) Fast Forcing Status Register</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec49d326140f483ce6a51125c04b4c45"> 1396</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IMR   ((AT91_REG *)   0xFFFFF110) // (AIC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a502b849eb0925da51ea1724bfb9ff675"> 1397</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISR   ((AT91_REG *)   0xFFFFF108) // (AIC) Interrupt Status Register</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a59d48beaedc4723dde35e1da1290c72b"> 1398</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IVR   ((AT91_REG *)   0xFFFFF100) // (AIC) IRQ Vector Register</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d"> 1399</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IDCR  ((AT91_REG *)   0xFFFFF124) // (AIC) Interrupt Disable Command Register</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484"> 1400</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_CISR  ((AT91_REG *)   0xFFFFF114) // (AIC) Core Interrupt Status Register</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abf803377d831045384c1b12293880e75"> 1401</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IPR   ((AT91_REG *)   0xFFFFF10C) // (AIC) Interrupt Pending Register</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">// ========== Register definition for DBGU peripheral ========== </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5631a1b7971aca70b47da6170d65a736"> 1403</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_C2R  ((AT91_REG *)   0xFFFFF244) // (DBGU) Chip ID2 Register</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae48c03ce04459be6c814abdfab687665"> 1404</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_THR  ((AT91_REG *)   0xFFFFF21C) // (DBGU) Transmitter Holding Register</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af6aadb08af97abf5e5bc84370188a9fc"> 1405</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CSR  ((AT91_REG *)   0xFFFFF214) // (DBGU) Channel Status Register</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acf568b5e33118d36d873ee727823d67a"> 1406</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IDR  ((AT91_REG *)   0xFFFFF20C) // (DBGU) Interrupt Disable Register</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c33929d0f5af7047f9995e7a1e8578c"> 1407</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_MR   ((AT91_REG *)   0xFFFFF204) // (DBGU) Mode Register</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ab0033ea4e9cff2313119750a92e0f9"> 1408</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_FNTR ((AT91_REG *)   0xFFFFF248) // (DBGU) Force NTRST Register</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1b99b2e13c5312d5241bcddd6187ac7c"> 1409</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_C1R  ((AT91_REG *)   0xFFFFF240) // (DBGU) Chip ID1 Register</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa3b5cb939e2298f254432f550fb463e0"> 1410</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_BRGR ((AT91_REG *)   0xFFFFF220) // (DBGU) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af348a2b1a503eb350207ac37a7223e05"> 1411</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RHR  ((AT91_REG *)   0xFFFFF218) // (DBGU) Receiver Holding Register</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac25413834b77b44602de7a3b4fbb4eb"> 1412</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IMR  ((AT91_REG *)   0xFFFFF210) // (DBGU) Interrupt Mask Register</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438"> 1413</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IER  ((AT91_REG *)   0xFFFFF208) // (DBGU) Interrupt Enable Register</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f"> 1414</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CR   ((AT91_REG *)   0xFFFFF200) // (DBGU) Control Register</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">// ========== Register definition for PDC_DBGU peripheral ========== </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a23e6b5020286359a8057ab6ed844bdd9"> 1416</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNCR ((AT91_REG *)   0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a100458251305b7e09f5291651fa42775"> 1417</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNCR ((AT91_REG *)   0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b"> 1418</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTCR ((AT91_REG *)   0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc9bd6435abbf87311d1aba24c24ed5b"> 1419</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTSR ((AT91_REG *)   0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54"> 1420</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RCR  ((AT91_REG *)   0xFFFFF304) // (PDC_DBGU) Receive Counter Register</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a41bc9657a3781147caba9eb659c440bd"> 1421</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TCR  ((AT91_REG *)   0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a337ce11c82d64e6e573ff40e4d9a0830"> 1422</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RPR  ((AT91_REG *)   0xFFFFF300) // (PDC_DBGU) Receive Pointer Register</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b"> 1423</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TPR  ((AT91_REG *)   0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab7f706467663bc392173b45df73a764f"> 1424</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNPR ((AT91_REG *)   0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16"> 1425</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNPR ((AT91_REG *)   0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">// ========== Register definition for PIOA peripheral ========== </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a01f22180c95dde93f1143fccbb251031"> 1427</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IMR  ((AT91_REG *)   0xFFFFF448) // (PIOA) Interrupt Mask Register</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2282046182b9d9e56f33e32b84b90c19"> 1428</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IER  ((AT91_REG *)   0xFFFFF440) // (PIOA) Interrupt Enable Register</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a472cb7830b1001df23442820aec3b91b"> 1429</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWDR ((AT91_REG *)   0xFFFFF4A4) // (PIOA) Output Write Disable Register</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae0cff3319fa040b979a6888f31085928"> 1430</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ISR  ((AT91_REG *)   0xFFFFF44C) // (PIOA) Interrupt Status Register</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3baeebe6fac88770c77d797b6048922b"> 1431</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUDR ((AT91_REG *)  0xFFFFF460) // (PIOA) Pull-up Disable Register</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aab89dee17d06a00b53da17c7d9c5dd85"> 1432</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDSR ((AT91_REG *)   0xFFFFF458) // (PIOA) Multi-driver Status Register</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad07fc5c8fd1916171d0ca229b741fc63"> 1433</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDER ((AT91_REG *)   0xFFFFF450) // (PIOA) Multi-driver Enable Register</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f"> 1434</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PER  ((AT91_REG *)   0xFFFFF400) // (PIOA) PIO Enable Register</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a"> 1435</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PSR  ((AT91_REG *)   0xFFFFF408) // (PIOA) PIO Status Register</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa99369c2b219dda0c48740d90f21d939"> 1436</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OER  ((AT91_REG *)   0xFFFFF410) // (PIOA) Output Enable Register</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8aa900d1f44e460a30758eeaa9a593cc"> 1437</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_BSR  ((AT91_REG *)   0xFFFFF474) // (PIOA) Select B Register</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2d040b79be17e0a76ee72ef47b3a091f"> 1438</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUER ((AT91_REG *)  0xFFFFF464) // (PIOA) Pull-up Enable Register</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc153eace206577541602e757731202f"> 1439</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDDR ((AT91_REG *)   0xFFFFF454) // (PIOA) Multi-driver Disable Register</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86"> 1440</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDR  ((AT91_REG *)   0xFFFFF404) // (PIOA) PIO Disable Register</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c2600aa7cf94e838b518579ae17682e"> 1441</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODR  ((AT91_REG *)   0xFFFFF414) // (PIOA) Output Disable Registerr</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b807513a47a5397bd4c2e8de2eef98a"> 1442</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFDR ((AT91_REG *)   0xFFFFF424) // (PIOA) Input Filter Disable Register</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aabe3c44e2ac75c9b425c87f406679824"> 1443</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ABSR ((AT91_REG *)   0xFFFFF478) // (PIOA) AB Select Status Register</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d6d24987acd9d2412e5cf72706a783f"> 1444</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ASR  ((AT91_REG *)   0xFFFFF470) // (PIOA) Select A Register</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a57d571c97f9956583716b36e0f85f33a"> 1445</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUSR ((AT91_REG *)  0xFFFFF468) // (PIOA) Pad Pull-up Status Register</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac75869d5dc9e09776095bb722dde7c5e"> 1446</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODSR ((AT91_REG *)   0xFFFFF438) // (PIOA) Output Data Status Register</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd"> 1447</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_SODR ((AT91_REG *)   0xFFFFF430) // (PIOA) Set Output Data Register</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d"> 1448</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFSR ((AT91_REG *)   0xFFFFF428) // (PIOA) Input Filter Status Register</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9145c129d70318b62f4a5c53aeaeac0d"> 1449</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFER ((AT91_REG *)   0xFFFFF420) // (PIOA) Input Filter Enable Register</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4"> 1450</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OSR  ((AT91_REG *)   0xFFFFF418) // (PIOA) Output Status Register</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d1fc6d0940a0d04372c172882516c32"> 1451</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IDR  ((AT91_REG *)   0xFFFFF444) // (PIOA) Interrupt Disable Register</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4592777ecfffcc2626d1db86e00ed1b6"> 1452</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDSR ((AT91_REG *)   0xFFFFF43C) // (PIOA) Pin Data Status Register</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5930803de65239492ced9171471a103a"> 1453</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_CODR ((AT91_REG *)   0xFFFFF434) // (PIOA) Clear Output Data Register</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b"> 1454</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWSR ((AT91_REG *)   0xFFFFF4A8) // (PIOA) Output Write Status Register</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44d571365bcb5ff5e51eed14be4779bd"> 1455</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWER ((AT91_REG *)   0xFFFFF4A0) // (PIOA) Output Write Enable Register</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">// ========== Register definition for CKGR peripheral ========== </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd"> 1457</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLR ((AT91_REG *)   0xFFFFFC2C) // (CKGR) PLL Register</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab"> 1458</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MCFR ((AT91_REG *)   0xFFFFFC24) // (CKGR) Main Clock  Frequency Register</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3d0808992286c8581278c9655a007821"> 1459</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOR  ((AT91_REG *)   0xFFFFFC20) // (CKGR) Main Oscillator Register</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">// ========== Register definition for PMC peripheral ========== </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e"> 1461</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCSR  ((AT91_REG *)   0xFFFFFC08) // (PMC) System Clock Status Register</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1088f086d92d3ac3ad028428e29b2144"> 1462</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCER  ((AT91_REG *)   0xFFFFFC00) // (PMC) System Clock Enable Register</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a5b425ea5993ada144b8945aaeb01b9"> 1463</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IMR   ((AT91_REG *)   0xFFFFFC6C) // (PMC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb1458f0e791aef764fdfd762f147874"> 1464</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IDR   ((AT91_REG *)   0xFFFFFC64) // (PMC) Interrupt Disable Register</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4221f74fe26f80f7001a68f3b3428587"> 1465</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCDR  ((AT91_REG *)   0xFFFFFC14) // (PMC) Peripheral Clock Disable Register</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3"> 1466</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCDR  ((AT91_REG *)   0xFFFFFC04) // (PMC) System Clock Disable Register</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e"> 1467</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SR    ((AT91_REG *)   0xFFFFFC68) // (PMC) Status Register</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae13d5394223291f9364fb14552d4771c"> 1468</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IER   ((AT91_REG *)   0xFFFFFC60) // (PMC) Interrupt Enable Register</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb85fb0075508332e1fde3b0141a1f77"> 1469</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKR  ((AT91_REG *)   0xFFFFFC30) // (PMC) Master Clock Register</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e"> 1470</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOR   ((AT91_REG *)   0xFFFFFC20) // (PMC) Main Oscillator Register</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4a25b7100b143d46b7eab974f8f383af"> 1471</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCER  ((AT91_REG *)   0xFFFFFC10) // (PMC) Peripheral Clock Enable Register</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a45941ff78c1aa2bce656679d88dcc6f1"> 1472</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCSR  ((AT91_REG *)   0xFFFFFC18) // (PMC) Peripheral Clock Status Register</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15"> 1473</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PLLR  ((AT91_REG *)   0xFFFFFC2C) // (PMC) PLL Register</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a24111130e9e504b91bb2d642578e5a89"> 1474</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCFR  ((AT91_REG *)   0xFFFFFC24) // (PMC) Main Clock  Frequency Register</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6"> 1475</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCKR  ((AT91_REG *)   0xFFFFFC40) // (PMC) Programmable Clock Register</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">// ========== Register definition for RSTC peripheral ========== </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f"> 1477</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSR  ((AT91_REG *)   0xFFFFFD04) // (RSTC) Reset Status Register</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad82c9e23066554637f65bc863f35a0e6"> 1478</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RMR  ((AT91_REG *)   0xFFFFFD08) // (RSTC) Reset Mode Register</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa8414408466eaac0fcf732684368f7b0"> 1479</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RCR  ((AT91_REG *)   0xFFFFFD00) // (RSTC) Reset Control Register</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment">// ========== Register definition for RTTC peripheral ========== </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aabc2e8ffc38e2582b71bf4647f592b34"> 1481</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTSR ((AT91_REG *)   0xFFFFFD2C) // (RTTC) Real-time Status Register</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66"> 1482</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTAR ((AT91_REG *)   0xFFFFFD24) // (RTTC) Real-time Alarm Register</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46"> 1483</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTVR ((AT91_REG *)   0xFFFFFD28) // (RTTC) Real-time Value Register</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5c5f38be61b98909c5794acc970d3559"> 1484</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTMR ((AT91_REG *)   0xFFFFFD20) // (RTTC) Real-time Mode Register</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">// ========== Register definition for PITC peripheral ========== </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a38c7f20272da9adc377b5061f1614ccb"> 1486</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIIR ((AT91_REG *)   0xFFFFFD3C) // (PITC) Period Interval Image Register</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a50f548a213ce527e05272128827d1a96"> 1487</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PISR ((AT91_REG *)   0xFFFFFD34) // (PITC) Period Interval Status Register</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5d9918c6442157386a416a8002a3353a"> 1488</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIVR ((AT91_REG *)   0xFFFFFD38) // (PITC) Period Interval Value Register</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade8e662cf6facc2d3f6afe46362b823f"> 1489</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIMR ((AT91_REG *)   0xFFFFFD30) // (PITC) Period Interval Mode Register</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">// ========== Register definition for WDTC peripheral ========== </span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4"> 1491</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDMR ((AT91_REG *)   0xFFFFFD44) // (WDTC) Watchdog Mode Register</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af678a558e212a430e97466a931248b0b"> 1492</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDSR ((AT91_REG *)   0xFFFFFD48) // (WDTC) Watchdog Status Register</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc2e9f8d797399fc2a9a92330c1feea1"> 1493</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDCR ((AT91_REG *)   0xFFFFFD40) // (WDTC) Watchdog Control Register</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">// ========== Register definition for MC peripheral ========== </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af36778483b430da5720ab5bc879c8a8b"> 1495</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCR    ((AT91_REG *)   0xFFFFFF64) // (MC) MC Flash Command Register</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d"> 1496</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ASR    ((AT91_REG *)   0xFFFFFF04) // (MC) MC Abort Status Register</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434"> 1497</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FSR    ((AT91_REG *)   0xFFFFFF68) // (MC) MC Flash Status Register</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11"> 1498</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMR    ((AT91_REG *)   0xFFFFFF60) // (MC) MC Flash Mode Register</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af25be4608f5dec5cbf21293f1557a2f2"> 1499</a></span>&#160;<span class="preprocessor">#define AT91C_MC_AASR   ((AT91_REG *)   0xFFFFFF08) // (MC) MC Abort Address Status Register</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a084308496085ed2e8c3446577bf6a64c"> 1500</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCR    ((AT91_REG *)   0xFFFFFF00) // (MC) MC Remap Control Register</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">// ========== Register definition for PDC_SPI peripheral ========== </span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a51a9b0ae49a977e9543b8319ec09cf85"> 1502</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PTCR  ((AT91_REG *)   0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a471c5bc32cee42de03a63d0a163f0b93"> 1503</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TNPR  ((AT91_REG *)   0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c876733d8c5efa5e00119fad50d266f"> 1504</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RNPR  ((AT91_REG *)   0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acf292870b37606b21f0410027603120f"> 1505</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TPR   ((AT91_REG *)   0xFFFE0108) // (PDC_SPI) Transmit Pointer Register</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a612f5f03a46b120ab039c06dcc2fa599"> 1506</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RPR   ((AT91_REG *)   0xFFFE0100) // (PDC_SPI) Receive Pointer Register</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa03c97608c017c8d90fc536c5d17ca2b"> 1507</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PTSR  ((AT91_REG *)   0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9ebc16a03b73147e6bb452a0deb79d8e"> 1508</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TNCR  ((AT91_REG *)   0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac5e8ec1639d069346a6a61327beeff1c"> 1509</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RNCR  ((AT91_REG *)   0xFFFE0114) // (PDC_SPI) Receive Next Counter Register</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a95b3dd8dec5d6a166c9a06ad010660d4"> 1510</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TCR   ((AT91_REG *)   0xFFFE010C) // (PDC_SPI) Transmit Counter Register</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26e580e91f218f9e7a144f05e3a6befd"> 1511</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RCR   ((AT91_REG *)   0xFFFE0104) // (PDC_SPI) Receive Counter Register</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">// ========== Register definition for SPI peripheral ========== </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aafdb14ccfd382f3c87b10ce317ec41c0"> 1513</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CSR   ((AT91_REG *)   0xFFFE0030) // (SPI) Chip Select Register</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa24383974bc0250165c3f429eb666934"> 1514</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IDR   ((AT91_REG *)   0xFFFE0018) // (SPI) Interrupt Disable Register</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af2ad1abae74c687b5fbe3ef795f8cdc7"> 1515</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SR    ((AT91_REG *)   0xFFFE0010) // (SPI) Status Register</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a299538dee33c3b08a70d94e82eee55b1"> 1516</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RDR   ((AT91_REG *)   0xFFFE0008) // (SPI) Receive Data Register</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a68d87bb2d69eeeeb6462f99c7865b5b0"> 1517</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CR    ((AT91_REG *)   0xFFFE0000) // (SPI) Control Register</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4d386ce1b94819f36916e742dd28850"> 1518</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IMR   ((AT91_REG *)   0xFFFE001C) // (SPI) Interrupt Mask Register</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade75503c3c5f26d877c81549bc7600cb"> 1519</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IER   ((AT91_REG *)   0xFFFE0014) // (SPI) Interrupt Enable Register</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a06b36cf61f6591e873f1dbde3e063f7c"> 1520</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TDR   ((AT91_REG *)   0xFFFE000C) // (SPI) Transmit Data Register</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad0cd85e74653d6f02d0c1bf896c0be3c"> 1521</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MR    ((AT91_REG *)   0xFFFE0004) // (SPI) Mode Register</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">// ========== Register definition for PDC_ADC peripheral ========== </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca"> 1523</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTCR  ((AT91_REG *)   0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2"> 1524</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNPR  ((AT91_REG *)   0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89"> 1525</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNPR  ((AT91_REG *)   0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3bccb57bed16072b4616f112c3694c88"> 1526</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TPR   ((AT91_REG *)   0xFFFD8108) // (PDC_ADC) Transmit Pointer Register</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b"> 1527</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RPR   ((AT91_REG *)   0xFFFD8100) // (PDC_ADC) Receive Pointer Register</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aedd5fc8b746667f76d010547bebe7f75"> 1528</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTSR  ((AT91_REG *)   0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b"> 1529</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNCR  ((AT91_REG *)   0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad0066e0944197a569edfdf048b3e8fd"> 1530</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNCR  ((AT91_REG *)   0xFFFD8114) // (PDC_ADC) Receive Next Counter Register</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9c04ee8fc091c56447bc576629f7422b"> 1531</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TCR   ((AT91_REG *)   0xFFFD810C) // (PDC_ADC) Transmit Counter Register</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a001ab907b43f9ced9cba11a18977bd38"> 1532</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RCR   ((AT91_REG *)   0xFFFD8104) // (PDC_ADC) Receive Counter Register</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">// ========== Register definition for ADC peripheral ========== </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac"> 1534</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IMR   ((AT91_REG *)   0xFFFD802C) // (ADC) ADC Interrupt Mask Register</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a559fa100fd18c7176033e1fdf7680d03"> 1535</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR4  ((AT91_REG *)   0xFFFD8040) // (ADC) ADC Channel Data Register 4</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf"> 1536</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR2  ((AT91_REG *)   0xFFFD8038) // (ADC) ADC Channel Data Register 2</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7"> 1537</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR0  ((AT91_REG *)   0xFFFD8030) // (ADC) ADC Channel Data Register 0</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c"> 1538</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR7  ((AT91_REG *)   0xFFFD804C) // (ADC) ADC Channel Data Register 7</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad99e2dc67e83b6fa488479d1733eb48c"> 1539</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR1  ((AT91_REG *)   0xFFFD8034) // (ADC) ADC Channel Data Register 1</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab9623ccab1e65740bbb37261556afee2"> 1540</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR3  ((AT91_REG *)   0xFFFD803C) // (ADC) ADC Channel Data Register 3</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a592e6596725a224723b3cbc3ac0cfdf9"> 1541</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR5  ((AT91_REG *)   0xFFFD8044) // (ADC) ADC Channel Data Register 5</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae21657c56292665c73e3de92ff227f99"> 1542</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_MR    ((AT91_REG *)   0xFFFD8004) // (ADC) ADC Mode Register</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf"> 1543</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR6  ((AT91_REG *)   0xFFFD8048) // (ADC) ADC Channel Data Register 6</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a042dee2d556b39e4514ea78479fbf281"> 1544</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CR    ((AT91_REG *)   0xFFFD8000) // (ADC) ADC Control Register</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a073c7c22c54be83184c4d3a8e885ee5a"> 1545</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHER  ((AT91_REG *)   0xFFFD8010) // (ADC) ADC Channel Enable Register</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae0e58fc5c5066507fc970f44d871bf9b"> 1546</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHSR  ((AT91_REG *)   0xFFFD8018) // (ADC) ADC Channel Status Register</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788"> 1547</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IER   ((AT91_REG *)   0xFFFD8024) // (ADC) ADC Interrupt Enable Register</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b"> 1548</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SR    ((AT91_REG *)   0xFFFD801C) // (ADC) ADC Status Register</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a183514b7877b61f4d197a266f5fb3901"> 1549</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHDR  ((AT91_REG *)   0xFFFD8014) // (ADC) ADC Channel Disable Register</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad61c454c2163fd559a550e57438cc6d4"> 1550</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IDR   ((AT91_REG *)   0xFFFD8028) // (ADC) ADC Interrupt Disable Register</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b"> 1551</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LCDR  ((AT91_REG *)   0xFFFD8020) // (ADC) ADC Last Converted Data Register</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">// ========== Register definition for PDC_SSC peripheral ========== </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5f6f7b779df4fc5f6289e6209187608"> 1553</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTCR  ((AT91_REG *)   0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aacda54a58a6d6706619c1d6088877fe1"> 1554</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNPR  ((AT91_REG *)   0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a853daa41885819130b99a0e2214615ab"> 1555</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNPR  ((AT91_REG *)   0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a191a1106602f2d19c81e78c28cc8d588"> 1556</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TPR   ((AT91_REG *)   0xFFFD4108) // (PDC_SSC) Transmit Pointer Register</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3"> 1557</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RPR   ((AT91_REG *)   0xFFFD4100) // (PDC_SSC) Receive Pointer Register</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3ba2486c2064b7dd2b3506e37b19972d"> 1558</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTSR  ((AT91_REG *)   0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a53a7501045baecf8bd01c013dbe4c104"> 1559</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNCR  ((AT91_REG *)   0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a44508da72adc9ed12b256afe132dbc17"> 1560</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNCR  ((AT91_REG *)   0xFFFD4114) // (PDC_SSC) Receive Next Counter Register</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a287e7b0b1d4ffecd1d8c407481606f98"> 1561</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCR   ((AT91_REG *)   0xFFFD410C) // (PDC_SSC) Transmit Counter Register</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71cf421c0ff89108292103d07f9eebde"> 1562</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCR   ((AT91_REG *)   0xFFFD4104) // (PDC_SSC) Receive Counter Register</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">// ========== Register definition for SSC peripheral ========== </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb294d06149c386bd8c826ca841f729b"> 1564</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RFMR  ((AT91_REG *)   0xFFFD4014) // (SSC) Receive Frame Mode Register</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae95efd136a149d3364e1c0407514f4fc"> 1565</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CMR   ((AT91_REG *)   0xFFFD4004) // (SSC) Clock Mode Register</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e22415070eb929134f1e8136d65e2b3"> 1566</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IDR   ((AT91_REG *)   0xFFFD4048) // (SSC) Interrupt Disable Register</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa"> 1567</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SR    ((AT91_REG *)   0xFFFD4040) // (SSC) Status Register</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0d7cc069fc343d458fe799864977ac1e"> 1568</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RC0R  ((AT91_REG *)   0xFFFD4038) // (SSC) Receive Compare 0 Register</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5c99a0a45b091b298df7b19aead869b"> 1569</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RSHR  ((AT91_REG *)   0xFFFD4030) // (SSC) Receive Sync Holding Register</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89baf0bfdb0f0cda250d7caf61eee506"> 1570</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RHR   ((AT91_REG *)   0xFFFD4020) // (SSC) Receive Holding Register</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a36a9a8eb55f9f87b90d335d2281a2417"> 1571</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCMR  ((AT91_REG *)   0xFFFD4018) // (SSC) Transmit Clock Mode Register</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf"> 1572</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCMR  ((AT91_REG *)   0xFFFD4010) // (SSC) Receive Clock ModeRegister</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a263bd24754999d5ecd4a2394ebe9454a"> 1573</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CR    ((AT91_REG *)   0xFFFD4000) // (SSC) Control Register</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6cef16080bfc99d378574efe37d4b842"> 1574</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IMR   ((AT91_REG *)   0xFFFD404C) // (SSC) Interrupt Mask Register</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0c71849c66d910b2327e91ec53be2d5f"> 1575</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IER   ((AT91_REG *)   0xFFFD4044) // (SSC) Interrupt Enable Register</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6d311f7afc2cd0e38bacb757a5685cc"> 1576</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RC1R  ((AT91_REG *)   0xFFFD403C) // (SSC) Receive Compare 1 Register</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ade6190d9f20f8c615c1eeee3a69333a8"> 1577</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TSHR  ((AT91_REG *)   0xFFFD4034) // (SSC) Transmit Sync Holding Register</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4124d482012bea78bc1653ade8742848"> 1578</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_THR   ((AT91_REG *)   0xFFFD4024) // (SSC) Transmit Holding Register</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a604bc5ab5abb66756a3907e2fb829386"> 1579</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TFMR  ((AT91_REG *)   0xFFFD401C) // (SSC) Transmit Frame Mode Register</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">// ========== Register definition for PDC_US1 peripheral ========== </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1"> 1581</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTSR  ((AT91_REG *)   0xFFFC4124) // (PDC_US1) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d"> 1582</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNCR  ((AT91_REG *)   0xFFFC411C) // (PDC_US1) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af48f2dff20474c8c9a223beab727ca7a"> 1583</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNCR  ((AT91_REG *)   0xFFFC4114) // (PDC_US1) Receive Next Counter Register</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ac408528d521e4e4b8c813855ad908b"> 1584</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TCR   ((AT91_REG *)   0xFFFC410C) // (PDC_US1) Transmit Counter Register</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae7bc9a61b4311410067210fe5be6cf4e"> 1585</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RCR   ((AT91_REG *)   0xFFFC4104) // (PDC_US1) Receive Counter Register</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0321db964bde1db2f00018ab0767b893"> 1586</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTCR  ((AT91_REG *)   0xFFFC4120) // (PDC_US1) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a015371076e034d328e679f3fa6b8bb94"> 1587</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNPR  ((AT91_REG *)   0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7ae00f6533a59997f3410cff4baa34f3"> 1588</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNPR  ((AT91_REG *)   0xFFFC4110) // (PDC_US1) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d"> 1589</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TPR   ((AT91_REG *)   0xFFFC4108) // (PDC_US1) Transmit Pointer Register</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa310bed7d45bfe16684c8bf25f3efee7"> 1590</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RPR   ((AT91_REG *)   0xFFFC4100) // (PDC_US1) Receive Pointer Register</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">// ========== Register definition for US1 peripheral ========== </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a478828676943b0dac24950a447e09d9e"> 1592</a></span>&#160;<span class="preprocessor">#define AT91C_US1_XXR   ((AT91_REG *)   0xFFFC4048) // (US1) XON_XOFF Register</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6cfe7f0e690577826727939c28f61c7"> 1593</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RHR   ((AT91_REG *)   0xFFFC4018) // (US1) Receiver Holding Register</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a015e3681835f62cb310135951a0b3b34"> 1594</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IMR   ((AT91_REG *)   0xFFFC4010) // (US1) Interrupt Mask Register</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a217b096eb2058c2233fdd0863005a100"> 1595</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IER   ((AT91_REG *)   0xFFFC4008) // (US1) Interrupt Enable Register</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0ba13116cdbdc38c28a7947cb6e07208"> 1596</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CR    ((AT91_REG *)   0xFFFC4000) // (US1) Control Register</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3580e23d8e44cce7286834378b9bebf9"> 1597</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RTOR  ((AT91_REG *)   0xFFFC4024) // (US1) Receiver Time-out Register</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8c656e638af7231ef0e8a7eb91606e51"> 1598</a></span>&#160;<span class="preprocessor">#define AT91C_US1_THR   ((AT91_REG *)   0xFFFC401C) // (US1) Transmitter Holding Register</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f2daa04e941f4f6dab81453467dfa9f"> 1599</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CSR   ((AT91_REG *)   0xFFFC4014) // (US1) Channel Status Register</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad6013f9d9db0531caae86476c7c535f2"> 1600</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IDR   ((AT91_REG *)   0xFFFC400C) // (US1) Interrupt Disable Register</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a474dacf039451dbc1dd95647bf180710"> 1601</a></span>&#160;<span class="preprocessor">#define AT91C_US1_FIDI  ((AT91_REG *)   0xFFFC4040) // (US1) FI_DI_Ratio Register</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1b540599d25fd3e08e7796a4abad209"> 1602</a></span>&#160;<span class="preprocessor">#define AT91C_US1_BRGR  ((AT91_REG *)   0xFFFC4020) // (US1) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b"> 1603</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TTGR  ((AT91_REG *)   0xFFFC4028) // (US1) Transmitter Time-guard Register</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1d05b2c8d6badfca979db9a8802be8e"> 1604</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IF    ((AT91_REG *)   0xFFFC404C) // (US1) IRDA_FILTER Register</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3"> 1605</a></span>&#160;<span class="preprocessor">#define AT91C_US1_NER   ((AT91_REG *)   0xFFFC4044) // (US1) Nb Errors Register</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac540adfcc59587e54b9e92d889019bb3"> 1606</a></span>&#160;<span class="preprocessor">#define AT91C_US1_MR    ((AT91_REG *)   0xFFFC4004) // (US1) Mode Register</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">// ========== Register definition for PDC_US0 peripheral ========== </span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adf3341465bd017c325b8202870f51a87"> 1608</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTCR  ((AT91_REG *)   0xFFFC0120) // (PDC_US0) PDC Transfer Control Register</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e"> 1609</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNPR  ((AT91_REG *)   0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad4379d54617a5f94d3f21a07320bbd3a"> 1610</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNPR  ((AT91_REG *)   0xFFFC0110) // (PDC_US0) Receive Next Pointer Register</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a53cfafd838c21b78b9da1d82f664729a"> 1611</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TPR   ((AT91_REG *)   0xFFFC0108) // (PDC_US0) Transmit Pointer Register</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b"> 1612</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RPR   ((AT91_REG *)   0xFFFC0100) // (PDC_US0) Receive Pointer Register</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acd8b3f85323b001581da09ac44b51ba0"> 1613</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTSR  ((AT91_REG *)   0xFFFC0124) // (PDC_US0) PDC Transfer Status Register</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05"> 1614</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNCR  ((AT91_REG *)   0xFFFC011C) // (PDC_US0) Transmit Next Counter Register</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a299bd61c801130a2bd54a9759ceed79a"> 1615</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNCR  ((AT91_REG *)   0xFFFC0114) // (PDC_US0) Receive Next Counter Register</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8"> 1616</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TCR   ((AT91_REG *)   0xFFFC010C) // (PDC_US0) Transmit Counter Register</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afb42edcfe4420c1741c67a6fcc1c7940"> 1617</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RCR   ((AT91_REG *)   0xFFFC0104) // (PDC_US0) Receive Counter Register</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">// ========== Register definition for US0 peripheral ========== </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb0859b2f4e268443144c8a12372740b"> 1619</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TTGR  ((AT91_REG *)   0xFFFC0028) // (US0) Transmitter Time-guard Register</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d"> 1620</a></span>&#160;<span class="preprocessor">#define AT91C_US0_BRGR  ((AT91_REG *)   0xFFFC0020) // (US0) Baud Rate Generator Register</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a56934e1cafe3743d3953503124783e23"> 1621</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RHR   ((AT91_REG *)   0xFFFC0018) // (US0) Receiver Holding Register</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee"> 1622</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IMR   ((AT91_REG *)   0xFFFC0010) // (US0) Interrupt Mask Register</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0a64d545337665b0f1391160faaaced6"> 1623</a></span>&#160;<span class="preprocessor">#define AT91C_US0_NER   ((AT91_REG *)   0xFFFC0044) // (US0) Nb Errors Register</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8f5751a6d87eb133bad4228b999269ea"> 1624</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RTOR  ((AT91_REG *)   0xFFFC0024) // (US0) Receiver Time-out Register</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a949eb57676c8afb4bcd1db1dce635cfe"> 1625</a></span>&#160;<span class="preprocessor">#define AT91C_US0_XXR   ((AT91_REG *)   0xFFFC0048) // (US0) XON_XOFF Register</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a76e6e7e7a078af79d274422696176a91"> 1626</a></span>&#160;<span class="preprocessor">#define AT91C_US0_FIDI  ((AT91_REG *)   0xFFFC0040) // (US0) FI_DI_Ratio Register</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeec6376a574c77da0d274a1fcbfa3326"> 1627</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CR    ((AT91_REG *)   0xFFFC0000) // (US0) Control Register</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad9e151567643bac9188d546ec8c83ad9"> 1628</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IER   ((AT91_REG *)   0xFFFC0008) // (US0) Interrupt Enable Register</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aafeaab3c273a4901d0c1ce6e27290623"> 1629</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IF    ((AT91_REG *)   0xFFFC004C) // (US0) IRDA_FILTER Register</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683"> 1630</a></span>&#160;<span class="preprocessor">#define AT91C_US0_MR    ((AT91_REG *)   0xFFFC0004) // (US0) Mode Register</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8fd2674d21225f8229f75558597722f4"> 1631</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IDR   ((AT91_REG *)   0xFFFC000C) // (US0) Interrupt Disable Register</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adf9eee205e881a7a9820a7448f65be88"> 1632</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CSR   ((AT91_REG *)   0xFFFC0014) // (US0) Channel Status Register</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0"> 1633</a></span>&#160;<span class="preprocessor">#define AT91C_US0_THR   ((AT91_REG *)   0xFFFC001C) // (US0) Transmitter Holding Register</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">// ========== Register definition for TWI peripheral ========== </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad7ee683b465e9e8ff024444b87ffb09"> 1635</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RHR   ((AT91_REG *)   0xFFFB8030) // (TWI) Receive Holding Register</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88"> 1636</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IDR   ((AT91_REG *)   0xFFFB8028) // (TWI) Interrupt Disable Register</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38"> 1637</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SR    ((AT91_REG *)   0xFFFB8020) // (TWI) Status Register</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af7b5a89edfd261b24b258e2730938593"> 1638</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CWGR  ((AT91_REG *)   0xFFFB8010) // (TWI) Clock Waveform Generator Register</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a22280439e40e39bfda227017e019c541"> 1639</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SMR   ((AT91_REG *)   0xFFFB8008) // (TWI) Slave Mode Register</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab70866fe6980485abdc71436c4c666e3"> 1640</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CR    ((AT91_REG *)   0xFFFB8000) // (TWI) Control Register</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a552888d871fec466c05478ee2042b2ec"> 1641</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_THR   ((AT91_REG *)   0xFFFB8034) // (TWI) Transmit Holding Register</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8064786a95cc468d45e9f7037d6ad7c0"> 1642</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IMR   ((AT91_REG *)   0xFFFB802C) // (TWI) Interrupt Mask Register</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adfb146945a6be80740b8b6ffaf553de5"> 1643</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IER   ((AT91_REG *)   0xFFFB8024) // (TWI) Interrupt Enable Register</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3602dbdfaf7fe8915c8da17025bcce49"> 1644</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADR  ((AT91_REG *)   0xFFFB800C) // (TWI) Internal Address Register</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab5fb1fb425f6ef83633501ea421a7973"> 1645</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MMR   ((AT91_REG *)   0xFFFB8004) // (TWI) Master Mode Register</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">// ========== Register definition for TC2 peripheral ========== </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad7a7e692a485bd1984655fb775b5993f"> 1647</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IMR   ((AT91_REG *)   0xFFFA00AC) // (TC2) Interrupt Mask Register</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f"> 1648</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IER   ((AT91_REG *)   0xFFFA00A4) // (TC2) Interrupt Enable Register</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6e87e75bd04d57480f47bdd325ceb62a"> 1649</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RC    ((AT91_REG *)   0xFFFA009C) // (TC2) Register C</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab71cc78f9acf543d633fa4932ac6d0af"> 1650</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RA    ((AT91_REG *)   0xFFFA0094) // (TC2) Register A</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3"> 1651</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CMR   ((AT91_REG *)   0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac45691dc6c22a34bcf24d1f2a672091e"> 1652</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IDR   ((AT91_REG *)   0xFFFA00A8) // (TC2) Interrupt Disable Register</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6775d11c990ac2929003e4bed7dfd2eb"> 1653</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_SR    ((AT91_REG *)   0xFFFA00A0) // (TC2) Status Register</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0f940f585055b37bc1b28f7f884b845b"> 1654</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RB    ((AT91_REG *)   0xFFFA0098) // (TC2) Register B</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a89655cc2b3db98c2e3205e9697cca20e"> 1655</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CV    ((AT91_REG *)   0xFFFA0090) // (TC2) Counter Value</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c"> 1656</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CCR   ((AT91_REG *)   0xFFFA0080) // (TC2) Channel Control Register</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">// ========== Register definition for TC1 peripheral ========== </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abd3beef9d8010832ed7fac32f9172186"> 1658</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IMR   ((AT91_REG *)   0xFFFA006C) // (TC1) Interrupt Mask Register</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aedd80518a02dce6e3b515a146e765102"> 1659</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IER   ((AT91_REG *)   0xFFFA0064) // (TC1) Interrupt Enable Register</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1ba87507afc334c83a8faf4220108bb"> 1660</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RC    ((AT91_REG *)   0xFFFA005C) // (TC1) Register C</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e"> 1661</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RA    ((AT91_REG *)   0xFFFA0054) // (TC1) Register A</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287"> 1662</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CMR   ((AT91_REG *)   0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa"> 1663</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IDR   ((AT91_REG *)   0xFFFA0068) // (TC1) Interrupt Disable Register</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#add3309812aa0e1201930857f83a25b78"> 1664</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_SR    ((AT91_REG *)   0xFFFA0060) // (TC1) Status Register</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf"> 1665</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RB    ((AT91_REG *)   0xFFFA0058) // (TC1) Register B</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa7bc7d53130111ce71e3f194fafeabab"> 1666</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CV    ((AT91_REG *)   0xFFFA0050) // (TC1) Counter Value</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6d1271089d8f94c1e91a638f60f1a30e"> 1667</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CCR   ((AT91_REG *)   0xFFFA0040) // (TC1) Channel Control Register</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">// ========== Register definition for TC0 peripheral ========== </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a910eb1ba8e12734da7c04c19707eb6b8"> 1669</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IMR   ((AT91_REG *)   0xFFFA002C) // (TC0) Interrupt Mask Register</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a26e7f978fd38a87fcdf971dc8f870341"> 1670</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IER   ((AT91_REG *)   0xFFFA0024) // (TC0) Interrupt Enable Register</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a70e91b7a4b022e8985559be791facecd"> 1671</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RC    ((AT91_REG *)   0xFFFA001C) // (TC0) Register C</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac36fce651dac995e60837f8afffc67f5"> 1672</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RA    ((AT91_REG *)   0xFFFA0014) // (TC0) Register A</span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac8cde05837a35a8246cb4b58400894c"> 1673</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CMR   ((AT91_REG *)   0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae6ec17816f26986770aee105c7091c68"> 1674</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IDR   ((AT91_REG *)   0xFFFA0028) // (TC0) Interrupt Disable Register</span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a14381be1f6ceeb1de311e10d9aac62d9"> 1675</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_SR    ((AT91_REG *)   0xFFFA0020) // (TC0) Status Register</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46587d3344f065d9db3ffea75e4e3ed0"> 1676</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RB    ((AT91_REG *)   0xFFFA0018) // (TC0) Register B</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a902d83edf7113f99d72f1d8b67409a8a"> 1677</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CV    ((AT91_REG *)   0xFFFA0010) // (TC0) Counter Value</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad139a6937250604e663db694ea526109"> 1678</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CCR   ((AT91_REG *)   0xFFFA0000) // (TC0) Channel Control Register</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">// ========== Register definition for TCB peripheral ========== </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6"> 1680</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BMR   ((AT91_REG *)   0xFFFA00C4) // (TCB) TC Block Mode Register</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19ebea53a82e1963c02fb19f1fc43918"> 1681</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BCR   ((AT91_REG *)   0xFFFA00C0) // (TCB) TC Block Control Register</span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH3 peripheral ========== </span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a98e00c0ca45a41b90e2e04b7a9886590"> 1683</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CUPDR ((AT91_REG *)   0xFFFCC270) // (PWMC_CH3) Channel Update Register</span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a988a8881a148806bbc203a2b0ed0c8e7"> 1684</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CPRDR ((AT91_REG *)   0xFFFCC268) // (PWMC_CH3) Channel Period Register</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a52665699c36c867d908897dff4e13372"> 1685</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CMR   ((AT91_REG *)   0xFFFCC260) // (PWMC_CH3) Channel Mode Register</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5685fa69a6e6deb59c3e4ad9e88b64e2"> 1686</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_Reserved ((AT91_REG *)    0xFFFCC274) // (PWMC_CH3) Reserved</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b6faccb3144ab85d907e3241d5ff9ed"> 1687</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CCNTR ((AT91_REG *)   0xFFFCC26C) // (PWMC_CH3) Channel Counter Register</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a1885dccadba25fcdd548a0ed5a0f9e"> 1688</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CDTYR ((AT91_REG *)   0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH2 peripheral ========== </span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9df7eb31c58fc94007f051dfa780ef44"> 1690</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CUPDR ((AT91_REG *)   0xFFFCC250) // (PWMC_CH2) Channel Update Register</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3fd0ddccb8d6195d28901f3d391e7232"> 1691</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CPRDR ((AT91_REG *)   0xFFFCC248) // (PWMC_CH2) Channel Period Register</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b844351b0caedaeeb5dcc1e2e4d87c7"> 1692</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CMR   ((AT91_REG *)   0xFFFCC240) // (PWMC_CH2) Channel Mode Register</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6e1852f71589a50bed3e831da94faa17"> 1693</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_Reserved ((AT91_REG *)    0xFFFCC254) // (PWMC_CH2) Reserved</span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a99b486993af242de6a198ebfdf357d66"> 1694</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CCNTR ((AT91_REG *)   0xFFFCC24C) // (PWMC_CH2) Channel Counter Register</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0fb3e52dde7b100a928a4741631f10bf"> 1695</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CDTYR ((AT91_REG *)   0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH1 peripheral ========== </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b8736a3c6c2763ca44f8b62e9878d5b"> 1697</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CUPDR ((AT91_REG *)   0xFFFCC230) // (PWMC_CH1) Channel Update Register</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8fe23f54b0333474c2f39aad45778049"> 1698</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CPRDR ((AT91_REG *)   0xFFFCC228) // (PWMC_CH1) Channel Period Register</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e26f16a2b0cd65a226e4046d93e758d"> 1699</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CMR   ((AT91_REG *)   0xFFFCC220) // (PWMC_CH1) Channel Mode Register</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2524f9182f2692a930778f064a135a7b"> 1700</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_Reserved ((AT91_REG *)    0xFFFCC234) // (PWMC_CH1) Reserved</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aad2ef7db96b6768c53d05ca4f122adcd"> 1701</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CCNTR ((AT91_REG *)   0xFFFCC22C) // (PWMC_CH1) Channel Counter Register</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a815c3ad1885d9a0a8087b8707382a766"> 1702</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CDTYR ((AT91_REG *)   0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH0 peripheral ========== </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afe56ae3a2992cf68cd3d5ef2949ea2d6"> 1704</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CUPDR ((AT91_REG *)   0xFFFCC210) // (PWMC_CH0) Channel Update Register</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a93e1d12d11248e2fcbb0c668ea45206b"> 1705</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CPRDR ((AT91_REG *)   0xFFFCC208) // (PWMC_CH0) Channel Period Register</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aae75b321cfaac68273a74735895d6751"> 1706</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CMR   ((AT91_REG *)   0xFFFCC200) // (PWMC_CH0) Channel Mode Register</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1995dfeb491ac5c32ac7d8822f78710"> 1707</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_Reserved ((AT91_REG *)    0xFFFCC214) // (PWMC_CH0) Reserved</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae77b8a49337d83f4a57f3e416af95078"> 1708</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CCNTR ((AT91_REG *)   0xFFFCC20C) // (PWMC_CH0) Channel Counter Register</span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9c0601dd8b4da19b76b53c12f1acdea1"> 1709</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CDTYR ((AT91_REG *)   0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="comment">// ========== Register definition for PWMC peripheral ========== </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4deef43514fe6c052050cb67979421c7"> 1711</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_VR   ((AT91_REG *)   0xFFFCC0FC) // (PWMC) PWMC Version Register</span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a501d561efa98cdc2d1e92d45995baabf"> 1712</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ISR  ((AT91_REG *)   0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc"> 1713</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IDR  ((AT91_REG *)   0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc443b3aad4ece9b474689b297d1fe6d"> 1714</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_SR   ((AT91_REG *)   0xFFFCC00C) // (PWMC) PWMC Status Register</span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a349c6cdf8efd599be9aad642d5947897"> 1715</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ENA  ((AT91_REG *)   0xFFFCC004) // (PWMC) PWMC Enable Register</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af52294ff74025db434e4cd82eb504863"> 1716</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IMR  ((AT91_REG *)   0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1677fa23df0aebce419d3ed6f916cd55"> 1717</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_MR   ((AT91_REG *)   0xFFFCC000) // (PWMC) PWMC Mode Register</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a46b3482eea9839c7c0cb5b46981c25ee"> 1718</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIS  ((AT91_REG *)   0xFFFCC008) // (PWMC) PWMC Disable Register</span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5748102c4fa746762dabc4b81b1d2028"> 1719</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IER  ((AT91_REG *)   0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment">// ========== Register definition for UDP peripheral ========== </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a823df82602fcb595b04c9a5235f7bd68"> 1721</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISR   ((AT91_REG *)   0xFFFB001C) // (UDP) Interrupt Status Register</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abaaf8614402eded1295065e638ef4905"> 1722</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IDR   ((AT91_REG *)   0xFFFB0014) // (UDP) Interrupt Disable Register</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"> 1723</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_GLBSTATE ((AT91_REG *)    0xFFFB0004) // (UDP) Global State Register</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6a7f64596e71787c3efefff101b5e4e9"> 1724</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FDR   ((AT91_REG *)   0xFFFB0050) // (UDP) Endpoint FIFO Data Register</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189"> 1725</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CSR   ((AT91_REG *)   0xFFFB0030) // (UDP) Endpoint Control and Status Register</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a19e8a3d4c6e02916b80873505969f35e"> 1726</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSTEP ((AT91_REG *)   0xFFFB0028) // (UDP) Reset Endpoint Register</span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0cd67205ffcc66f514740b7cacc95c4f"> 1727</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ICR   ((AT91_REG *)   0xFFFB0020) // (UDP) Interrupt Clear Register</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abb0413f682922a58ea1e83fe006b0439"> 1728</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IMR   ((AT91_REG *)   0xFFFB0018) // (UDP) Interrupt Mask Register</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f"> 1729</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IER   ((AT91_REG *)   0xFFFB0010) // (UDP) Interrupt Enable Register</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1bb6a6bdaff5f26292c04974054a4a55"> 1730</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDR ((AT91_REG *)   0xFFFB0008) // (UDP) Function Address Register</span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a825cf8db29e1346a4655ba9e4042073c"> 1731</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_NUM   ((AT91_REG *)   0xFFFB0000) // (UDP) Frame Number Register</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">//               PIO DEFINITIONS FOR AT91SAM7S64</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aeea54d22764c1f8519e7e7418e99fee1"> 1736</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA0        ((unsigned int) 1 &lt;&lt;  0) // Pin Controlled by PA0</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b6398a74b18f0032e25c34ff539d4b6"> 1737</a></span>&#160;<span class="preprocessor">#define AT91C_PA0_PWM0     ((unsigned int) AT91C_PIO_PA0) //  PWM Channel 0</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab0a4dad85246171a1b4062468e7a8b52"> 1738</a></span>&#160;<span class="preprocessor">#define AT91C_PA0_TIOA0    ((unsigned int) AT91C_PIO_PA0) //  Timer Counter 0 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425"> 1739</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA1        ((unsigned int) 1 &lt;&lt;  1) // Pin Controlled by PA1</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5cc0d20c61cdcee374ae6f709595a204"> 1740</a></span>&#160;<span class="preprocessor">#define AT91C_PA1_PWM1     ((unsigned int) AT91C_PIO_PA1) //  PWM Channel 1</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af39f130ed88dc02fcdac09704045416f"> 1741</a></span>&#160;<span class="preprocessor">#define AT91C_PA1_TIOB0    ((unsigned int) AT91C_PIO_PA1) //  Timer Counter 0 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae235237779e93d17ad5c39b8c9031c18"> 1742</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA10       ((unsigned int) 1 &lt;&lt; 10) // Pin Controlled by PA10</span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2c9be7c79768613769823fce68af63dc"> 1743</a></span>&#160;<span class="preprocessor">#define AT91C_PA10_DTXD     ((unsigned int) AT91C_PIO_PA10) //  DBGU Debug Transmit Data</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a55f4e55f27970f231fba4834d5a34f87"> 1744</a></span>&#160;<span class="preprocessor">#define AT91C_PA10_NPCS2    ((unsigned int) AT91C_PIO_PA10) //  SPI Peripheral Chip Select 2</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a39be3ba7ad9039551771e69e311a231a"> 1745</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA11       ((unsigned int) 1 &lt;&lt; 11) // Pin Controlled by PA11</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a768042b418ea292c068f425875c2b2e5"> 1746</a></span>&#160;<span class="preprocessor">#define AT91C_PA11_NPCS0    ((unsigned int) AT91C_PIO_PA11) //  SPI Peripheral Chip Select 0</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2a99afc9e3e08ca9af15d72e8c8e3754"> 1747</a></span>&#160;<span class="preprocessor">#define AT91C_PA11_PWM0     ((unsigned int) AT91C_PIO_PA11) //  PWM Channel 0</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a080ecb6380a731bc7de865a96dacf6ff"> 1748</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA12       ((unsigned int) 1 &lt;&lt; 12) // Pin Controlled by PA12</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a03a7a1cc3791f96940d0e3c2f0d217f4"> 1749</a></span>&#160;<span class="preprocessor">#define AT91C_PA12_MISO     ((unsigned int) AT91C_PIO_PA12) //  SPI Master In Slave</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aef8684d047e18078cdd7e4651258f63a"> 1750</a></span>&#160;<span class="preprocessor">#define AT91C_PA12_PWM1     ((unsigned int) AT91C_PIO_PA12) //  PWM Channel 1</span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a"> 1751</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA13       ((unsigned int) 1 &lt;&lt; 13) // Pin Controlled by PA13</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aabd92d78dcdf26d243d701709fdd2e2e"> 1752</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_MOSI     ((unsigned int) AT91C_PIO_PA13) //  SPI Master Out Slave</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae035436e6f76830472243ea737d49b7f"> 1753</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_PWM2     ((unsigned int) AT91C_PIO_PA13) //  PWM Channel 2</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab106d256f2373c4b8954adcadad53eca"> 1754</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA14       ((unsigned int) 1 &lt;&lt; 14) // Pin Controlled by PA14</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3bdba106f646133dcd8088804c4d6fca"> 1755</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_SPCK     ((unsigned int) AT91C_PIO_PA14) //  SPI Serial Clock</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa99b73b49ce9bc12628ae5ea080fd4d3"> 1756</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_PWM3     ((unsigned int) AT91C_PIO_PA14) //  PWM Channel 3</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a80e8b61485c6d998cf7254a355562d69"> 1757</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA15       ((unsigned int) 1 &lt;&lt; 15) // Pin Controlled by PA15</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa1fa2f7fbe62475edfed37d9b5250542"> 1758</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_TF       ((unsigned int) AT91C_PIO_PA15) //  SSC Transmit Frame Sync</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a686eba0a26ed388dece335c809c884e7"> 1759</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_TIOA1    ((unsigned int) AT91C_PIO_PA15) //  Timer Counter 1 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a133ac8b6b912d98c131fc86829208e37"> 1760</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA16       ((unsigned int) 1 &lt;&lt; 16) // Pin Controlled by PA16</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b4dadb00edf493bd8840185926255be"> 1761</a></span>&#160;<span class="preprocessor">#define AT91C_PA16_TK       ((unsigned int) AT91C_PIO_PA16) //  SSC Transmit Clock</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b72e628c90b4e911f91a1ea831b925e"> 1762</a></span>&#160;<span class="preprocessor">#define AT91C_PA16_TIOB1    ((unsigned int) AT91C_PIO_PA16) //  Timer Counter 1 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa2427a5211cf4003560a5f56ff04ea00"> 1763</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA17       ((unsigned int) 1 &lt;&lt; 17) // Pin Controlled by PA17</span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ada2ad931e0e2bfb9f4fbba417fee79ef"> 1764</a></span>&#160;<span class="preprocessor">#define AT91C_PA17_TD       ((unsigned int) AT91C_PIO_PA17) //  SSC Transmit data</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa14e2eb5112958d60aae1595239cf0c6"> 1765</a></span>&#160;<span class="preprocessor">#define AT91C_PA17_PCK1     ((unsigned int) AT91C_PIO_PA17) //  PMC Programmable Clock Output 1</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a638521370866f7680dd90859c1ba08fe"> 1766</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA18       ((unsigned int) 1 &lt;&lt; 18) // Pin Controlled by PA18</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a61fa8094fd8fab9e07d957d6f8cff4b2"> 1767</a></span>&#160;<span class="preprocessor">#define AT91C_PA18_RD       ((unsigned int) AT91C_PIO_PA18) //  SSC Receive Data</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfb4a94de9dfc987d3ea83b68d9d47d9"> 1768</a></span>&#160;<span class="preprocessor">#define AT91C_PA18_PCK2     ((unsigned int) AT91C_PIO_PA18) //  PMC Programmable Clock Output 2</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aca5c14239b907072066cf81421a5b885"> 1769</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA19       ((unsigned int) 1 &lt;&lt; 19) // Pin Controlled by PA19</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa83b760d1ae21a08d3c35f0a78dbf38c"> 1770</a></span>&#160;<span class="preprocessor">#define AT91C_PA19_RK       ((unsigned int) AT91C_PIO_PA19) //  SSC Receive Clock</span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adc3b402090b815d672e9a7dc6075f9b8"> 1771</a></span>&#160;<span class="preprocessor">#define AT91C_PA19_FIQ      ((unsigned int) AT91C_PIO_PA19) //  AIC Fast Interrupt Input</span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a04c1f6628e573d3e5be119da42e8920f"> 1772</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA2        ((unsigned int) 1 &lt;&lt;  2) // Pin Controlled by PA2</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4d4ce14cd3aa7144c00986fb99033940"> 1773</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_PWM2     ((unsigned int) AT91C_PIO_PA2) //  PWM Channel 2</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aca9f42f91351c6fa201e4b646d18551c"> 1774</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_SCK0     ((unsigned int) AT91C_PIO_PA2) //  USART 0 Serial Clock</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a4416e6288f30100352d997d3e0958c"> 1775</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA20       ((unsigned int) 1 &lt;&lt; 20) // Pin Controlled by PA20</span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad07b830324d63e03a687412b00b855fd"> 1776</a></span>&#160;<span class="preprocessor">#define AT91C_PA20_RF       ((unsigned int) AT91C_PIO_PA20) //  SSC Receive Frame Sync</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a73ae512bf60e3ae1d42de642130179b3"> 1777</a></span>&#160;<span class="preprocessor">#define AT91C_PA20_IRQ0     ((unsigned int) AT91C_PIO_PA20) //  External Interrupt 0</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f938aecf684443fe5cc29cfde5c9766"> 1778</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA21       ((unsigned int) 1 &lt;&lt; 21) // Pin Controlled by PA21</span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af73365a9ad9a16957c4bd82654b93b95"> 1779</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_RXD1     ((unsigned int) AT91C_PIO_PA21) //  USART 1 Receive Data</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8a8c9c3b139bf37dca761195b3420ec2"> 1780</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_PCK1     ((unsigned int) AT91C_PIO_PA21) //  PMC Programmable Clock Output 1</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f"> 1781</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA22       ((unsigned int) 1 &lt;&lt; 22) // Pin Controlled by PA22</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac8b9cbcba3917af3a48ed69c619096ea"> 1782</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_TXD1     ((unsigned int) AT91C_PIO_PA22) //  USART 1 Transmit Data</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9052824898ba5a35df89c3a5591ceb88"> 1783</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_NPCS3    ((unsigned int) AT91C_PIO_PA22) //  SPI Peripheral Chip Select 3</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5b2f60a820cda3a1550d66f78f57f549"> 1784</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA23       ((unsigned int) 1 &lt;&lt; 23) // Pin Controlled by PA23</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8ab2faebd77063c6092df12ac5ec74b4"> 1785</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_SCK1     ((unsigned int) AT91C_PIO_PA23) //  USART 1 Serial Clock</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af7c829d7cc0ff7219fd8970b8703dc71"> 1786</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_PWM0     ((unsigned int) AT91C_PIO_PA23) //  PWM Channel 0</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adb532ae4b7a34d41f7a436a3125eccec"> 1787</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA24       ((unsigned int) 1 &lt;&lt; 24) // Pin Controlled by PA24</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a25b451d7a35633fce9f961d38c054533"> 1788</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_RTS1     ((unsigned int) AT91C_PIO_PA24) //  USART 1 Ready To Send</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a42e5e50913f74f82e32ca6bc6513c54f"> 1789</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_PWM1     ((unsigned int) AT91C_PIO_PA24) //  PWM Channel 1</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063"> 1790</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA25       ((unsigned int) 1 &lt;&lt; 25) // Pin Controlled by PA25</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a02df6d1479833aa8b2a7a4a7ce443209"> 1791</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_CTS1     ((unsigned int) AT91C_PIO_PA25) //  USART 1 Clear To Send</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac52467fa1c75fd5f7198aefb638347ce"> 1792</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_PWM2     ((unsigned int) AT91C_PIO_PA25) //  PWM Channel 2</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3debdc9672c6df1bfd6224835c2331ce"> 1793</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA26       ((unsigned int) 1 &lt;&lt; 26) // Pin Controlled by PA26</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a415a88b135d0ac0aff0eba34a4271dcc"> 1794</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_DCD1     ((unsigned int) AT91C_PIO_PA26) //  USART 1 Data Carrier Detect</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a3e8ce759b4232d932e3ad840751f4ffe"> 1795</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_TIOA2    ((unsigned int) AT91C_PIO_PA26) //  Timer Counter 2 Multipurpose Timer I/O Pin A</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a76530ab67e450e55c18f790f43f16a7c"> 1796</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA27       ((unsigned int) 1 &lt;&lt; 27) // Pin Controlled by PA27</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a80c91948aa22a0dafff9fa49ed8cdc6b"> 1797</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_DTR1     ((unsigned int) AT91C_PIO_PA27) //  USART 1 Data Terminal ready</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac3cca5487270cea7c38d1b9bc7435a58"> 1798</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_TIOB2    ((unsigned int) AT91C_PIO_PA27) //  Timer Counter 2 Multipurpose Timer I/O Pin B</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afc03a891232129aa4e694419b6227ef7"> 1799</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA28       ((unsigned int) 1 &lt;&lt; 28) // Pin Controlled by PA28</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8d1cab4e7dbfad454a8b18dcd06aa618"> 1800</a></span>&#160;<span class="preprocessor">#define AT91C_PA28_DSR1     ((unsigned int) AT91C_PIO_PA28) //  USART 1 Data Set ready</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a32e046d61283df2f957a1cbd834bcdcc"> 1801</a></span>&#160;<span class="preprocessor">#define AT91C_PA28_TCLK1    ((unsigned int) AT91C_PIO_PA28) //  Timer Counter 1 external clock input</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a23c662ae5654da8fdc81785799632ee1"> 1802</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA29       ((unsigned int) 1 &lt;&lt; 29) // Pin Controlled by PA29</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab462ab2e37bc79d97943737b21086260"> 1803</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_RI1      ((unsigned int) AT91C_PIO_PA29) //  USART 1 Ring Indicator</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2bb855769a7af702acf2438dce347c4f"> 1804</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_TCLK2    ((unsigned int) AT91C_PIO_PA29) //  Timer Counter 2 external clock input</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa093f6b38813c359c8f91c6b7ba656a9"> 1805</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA3        ((unsigned int) 1 &lt;&lt;  3) // Pin Controlled by PA3</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae7f99fbe935ee072effde79e0f1e76f1"> 1806</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_TWD      ((unsigned int) AT91C_PIO_PA3) //  TWI Two-wire Serial Data</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adbf7d14f0495c1e26416e4041113d0c1"> 1807</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_NPCS3    ((unsigned int) AT91C_PIO_PA3) //  SPI Peripheral Chip Select 3</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4a4adbd2483d8f529366a2e7472172c8"> 1808</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA30       ((unsigned int) 1 &lt;&lt; 30) // Pin Controlled by PA30</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a470edeacc9a1e47b00c37fdbd8ed7f74"> 1809</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_IRQ1     ((unsigned int) AT91C_PIO_PA30) //  External Interrupt 1</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0b3b420a94ddb1ed072e00d47fc528ee"> 1810</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_NPCS2    ((unsigned int) AT91C_PIO_PA30) //  SPI Peripheral Chip Select 2</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a80a4319a357994fac01be5e4cec84b76"> 1811</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA31       ((unsigned int) 1 &lt;&lt; 31) // Pin Controlled by PA31</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a348aadfc3bd8c1d78611cf2b7493af39"> 1812</a></span>&#160;<span class="preprocessor">#define AT91C_PA31_NPCS1    ((unsigned int) AT91C_PIO_PA31) //  SPI Peripheral Chip Select 1</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5397d434dbe2441cd7d8cebdefccdd58"> 1813</a></span>&#160;<span class="preprocessor">#define AT91C_PA31_PCK2     ((unsigned int) AT91C_PIO_PA31) //  PMC Programmable Clock Output 2</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f"> 1814</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA4        ((unsigned int) 1 &lt;&lt;  4) // Pin Controlled by PA4</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1c58a9f1aed88984cf87fd0464970f4b"> 1815</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_TWCK     ((unsigned int) AT91C_PIO_PA4) //  TWI Two-wire Serial Clock</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a591f92f7e41ab9d37c738ca7662da127"> 1816</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_TCLK0    ((unsigned int) AT91C_PIO_PA4) //  Timer Counter 0 external clock input</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5096171be0ea590a81beb2aadb9dba29"> 1817</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA5        ((unsigned int) 1 &lt;&lt;  5) // Pin Controlled by PA5</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a21b7a23d113a4b6dc68e7237909558e8"> 1818</a></span>&#160;<span class="preprocessor">#define AT91C_PA5_RXD0     ((unsigned int) AT91C_PIO_PA5) //  USART 0 Receive Data</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a001ccca2ccaa286d35b3f6d00a050741"> 1819</a></span>&#160;<span class="preprocessor">#define AT91C_PA5_NPCS3    ((unsigned int) AT91C_PIO_PA5) //  SPI Peripheral Chip Select 3</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#adde445b47732bff0955f9b79a65c2abb"> 1820</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA6        ((unsigned int) 1 &lt;&lt;  6) // Pin Controlled by PA6</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4df33c07b989621d5ad9ce269535be1f"> 1821</a></span>&#160;<span class="preprocessor">#define AT91C_PA6_TXD0     ((unsigned int) AT91C_PIO_PA6) //  USART 0 Transmit Data</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a65c854dcfffa1c71133df6414221a32d"> 1822</a></span>&#160;<span class="preprocessor">#define AT91C_PA6_PCK0     ((unsigned int) AT91C_PIO_PA6) //  PMC Programmable Clock Output 0</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a92630fd5d17ea2d00d53d02ea400907d"> 1823</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA7        ((unsigned int) 1 &lt;&lt;  7) // Pin Controlled by PA7</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a86d56d865770bbf1551224e911832d7a"> 1824</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_RTS0     ((unsigned int) AT91C_PIO_PA7) //  USART 0 Ready To Send</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4c39854cb2b4d8ad2c29a492108731ae"> 1825</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_PWM3     ((unsigned int) AT91C_PIO_PA7) //  PWM Channel 3</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae943dc78ec9df64f417a87c83348b235"> 1826</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA8        ((unsigned int) 1 &lt;&lt;  8) // Pin Controlled by PA8</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a11ec0760528b453413d71c29f16c8ef1"> 1827</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_CTS0     ((unsigned int) AT91C_PIO_PA8) //  USART 0 Clear To Send</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7abeb5b67fbce6c132e4138a03a92b17"> 1828</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_ADTRG    ((unsigned int) AT91C_PIO_PA8) //  ADC External Trigger</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4b0a25fca6be57889ba1ebb18c79433a"> 1829</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA9        ((unsigned int) 1 &lt;&lt;  9) // Pin Controlled by PA9</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1f97abd17e3a037a7ad294f443a97cb1"> 1830</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_DRXD     ((unsigned int) AT91C_PIO_PA9) //  DBGU Debug Receive Data</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0dab362225e9cbb82678993be7340020"> 1831</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_NPCS1    ((unsigned int) AT91C_PIO_PA9) //  SPI Peripheral Chip Select 1</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S64</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aba6ab10a585bb8180565dceba4f597f8"> 1836</a></span>&#160;<span class="preprocessor">#define AT91C_ID_FIQ    ((unsigned int)  0) // Advanced Interrupt Controller (FIQ)</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa5883b521ba307e7e6d6fa8730768a9e"> 1837</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SYS    ((unsigned int)  1) // System Peripheral</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9367949b8183635487afdcc8ed41609e"> 1838</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PIOA   ((unsigned int)  2) // Parallel IO Controller</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9f3d43f2cc5b94d99b0ff9a6854f368a"> 1839</a></span>&#160;<span class="preprocessor">#define AT91C_ID_3_Reserved ((unsigned int)  3) // Reserved</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a33d377204b9547cb1c1cf23b83b32ec8"> 1840</a></span>&#160;<span class="preprocessor">#define AT91C_ID_ADC    ((unsigned int)  4) // Analog-to-Digital Converter</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af58625121d8ada787679ae120ce9da8e"> 1841</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SPI    ((unsigned int)  5) // Serial Peripheral Interface</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a17f82b8148cea0ecaefb7d65c1421f97"> 1842</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US0    ((unsigned int)  6) // USART 0</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac4890f3c72510710505f5e9bc167946a"> 1843</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US1    ((unsigned int)  7) // USART 1</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a60d9e827556a4afd9d4c2b032702fbce"> 1844</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SSC    ((unsigned int)  8) // Serial Synchronous Controller</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a8244d5da18b5534d5253a0d0ed5141a2"> 1845</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TWI    ((unsigned int)  9) // Two-Wire Interface</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c"> 1846</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PWMC   ((unsigned int) 10) // PWM Controller</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#abc583accceb7605cd8a6d24e93961e87"> 1847</a></span>&#160;<span class="preprocessor">#define AT91C_ID_UDP    ((unsigned int) 11) // USB Device Port</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5a4eb8a4700b1b3f87a589498d394a01"> 1848</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC0    ((unsigned int) 12) // Timer Counter 0</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a055623f976c96e2683a217da3cfb87c6"> 1849</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC1    ((unsigned int) 13) // Timer Counter 1</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0393b452e5ae992bb30004d072335e1b"> 1850</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC2    ((unsigned int) 14) // Timer Counter 2</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acbd240421827ccf52acddcb9298aa4bc"> 1851</a></span>&#160;<span class="preprocessor">#define AT91C_ID_15_Reserved ((unsigned int) 15) // Reserved</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac2ef7d4a3f605088ba108ad79f814f63"> 1852</a></span>&#160;<span class="preprocessor">#define AT91C_ID_16_Reserved ((unsigned int) 16) // Reserved</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ab926fbc67c540e149cf158b608c81c2b"> 1853</a></span>&#160;<span class="preprocessor">#define AT91C_ID_17_Reserved ((unsigned int) 17) // Reserved</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9f5a2132181ea52d7262045e4439ece5"> 1854</a></span>&#160;<span class="preprocessor">#define AT91C_ID_18_Reserved ((unsigned int) 18) // Reserved</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a54c2d2f465363726c5083feb01c0b7d5"> 1855</a></span>&#160;<span class="preprocessor">#define AT91C_ID_19_Reserved ((unsigned int) 19) // Reserved</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6fb88276d3afd829d8040cffda45930d"> 1856</a></span>&#160;<span class="preprocessor">#define AT91C_ID_20_Reserved ((unsigned int) 20) // Reserved</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#af5d97e75c30d3d0a5283b0cea298818d"> 1857</a></span>&#160;<span class="preprocessor">#define AT91C_ID_21_Reserved ((unsigned int) 21) // Reserved</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a267061f5f28a0c3163622d6055dc22a8"> 1858</a></span>&#160;<span class="preprocessor">#define AT91C_ID_22_Reserved ((unsigned int) 22) // Reserved</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aca42ce85d90a04e674e5c1d95e5c926d"> 1859</a></span>&#160;<span class="preprocessor">#define AT91C_ID_23_Reserved ((unsigned int) 23) // Reserved</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25"> 1860</a></span>&#160;<span class="preprocessor">#define AT91C_ID_24_Reserved ((unsigned int) 24) // Reserved</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a750de9c822c42fbedb95f5aaf4e12491"> 1861</a></span>&#160;<span class="preprocessor">#define AT91C_ID_25_Reserved ((unsigned int) 25) // Reserved</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acfcdb29887f9345c78b69d7b42262299"> 1862</a></span>&#160;<span class="preprocessor">#define AT91C_ID_26_Reserved ((unsigned int) 26) // Reserved</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066"> 1863</a></span>&#160;<span class="preprocessor">#define AT91C_ID_27_Reserved ((unsigned int) 27) // Reserved</span></div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a23270efd613eed668e86aff2eeca1b05"> 1864</a></span>&#160;<span class="preprocessor">#define AT91C_ID_28_Reserved ((unsigned int) 28) // Reserved</span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a29a591331bb374e65d7964ceb03dcf1b"> 1865</a></span>&#160;<span class="preprocessor">#define AT91C_ID_29_Reserved ((unsigned int) 29) // Reserved</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87"> 1866</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ0   ((unsigned int) 30) // Advanced Interrupt Controller (IRQ0)</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9"> 1867</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ1   ((unsigned int) 31) // Advanced Interrupt Controller (IRQ1)</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment">//               BASE ADDRESS DEFINITIONS FOR AT91SAM7S64</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9d0b8c206d7190df6240e12f09428fe4"> 1872</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SYSC      ((AT91PS_SYSC)     0xFFFFF000) // (SYSC) Base Address</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae353aca328b3d22ff19e9086c99e77d7"> 1873</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_AIC       ((AT91PS_AIC)  0xFFFFF000) // (AIC) Base Address</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a32fc454872b1c641d8fed6f014f7ba1e"> 1874</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_DBGU      ((AT91PS_DBGU)     0xFFFFF200) // (DBGU) Base Address</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad583a3c0f21caa3eb742bf21a5230e76"> 1875</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_DBGU  ((AT91PS_PDC)  0xFFFFF300) // (PDC_DBGU) Base Address</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#afd59d3e413ad4a05804ead0fd6c48622"> 1876</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PIOA      ((AT91PS_PIO)  0xFFFFF400) // (PIOA) Base Address</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a10dce3ba9279316fe6d2320af5880040"> 1877</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CKGR      ((AT91PS_CKGR)     0xFFFFFC20) // (CKGR) Base Address</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a88f638978d677a52e3bad3966caa40ab"> 1878</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PMC       ((AT91PS_PMC)  0xFFFFFC00) // (PMC) Base Address</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a1417c31e180c8f542044e6fccb465610"> 1879</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RSTC      ((AT91PS_RSTC)     0xFFFFFD00) // (RSTC) Base Address</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad91cc891870f10043e5935b8f587f2af"> 1880</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RTTC      ((AT91PS_RTTC)     0xFFFFFD20) // (RTTC) Base Address</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac0679d8ee5a5c92e6d808bd31e216277"> 1881</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PITC      ((AT91PS_PITC)     0xFFFFFD30) // (PITC) Base Address</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4"> 1882</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_WDTC      ((AT91PS_WDTC)     0xFFFFFD40) // (WDTC) Base Address</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a235bf6db2f49947de6fd62d0439d4af9"> 1883</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_MC        ((AT91PS_MC)   0xFFFFFF00) // (MC) Base Address</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a719a2834b04fd7dadd93971f17844025"> 1884</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SPI   ((AT91PS_PDC)  0xFFFE0100) // (PDC_SPI) Base Address</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a71756ec471e894d8f8877b5d33a8ea5b"> 1885</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SPI       ((AT91PS_SPI)  0xFFFE0000) // (SPI) Base Address</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad99b4bec9100b0faee5c2ec4c5816010"> 1886</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_ADC   ((AT91PS_PDC)  0xFFFD8100) // (PDC_ADC) Base Address</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9adbfb8048d73603846d6fb348a64ace"> 1887</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_ADC       ((AT91PS_ADC)  0xFFFD8000) // (ADC) Base Address</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a6b352bd9e050f30440d75b3b7c92696a"> 1888</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SSC   ((AT91PS_PDC)  0xFFFD4100) // (PDC_SSC) Base Address</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7cfef3966881ac79efe0a889a18f0e0a"> 1889</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SSC       ((AT91PS_SSC)  0xFFFD4000) // (SSC) Base Address</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a689aaee7d35e38c15f0d096850549494"> 1890</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US1   ((AT91PS_PDC)  0xFFFC4100) // (PDC_US1) Base Address</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ace9a2e5287fcacab6f3050f66b382eae"> 1891</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US1       ((AT91PS_USART)    0xFFFC4000) // (US1) Base Address</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ae1d89d92d26566a0593501750dd45690"> 1892</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US0   ((AT91PS_PDC)  0xFFFC0100) // (PDC_US0) Base Address</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf"> 1893</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US0       ((AT91PS_USART)    0xFFFC0000) // (US0) Base Address</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#acec2e14822c165bf9c2fb5e91e1652ca"> 1894</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TWI       ((AT91PS_TWI)  0xFFFB8000) // (TWI) Base Address</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead"> 1895</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC2       ((AT91PS_TC)   0xFFFA0080) // (TC2) Base Address</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca"> 1896</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC1       ((AT91PS_TC)   0xFFFA0040) // (TC1) Base Address</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac5f6642a35bcb83fbe8cf358511ba895"> 1897</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC0       ((AT91PS_TC)   0xFFFA0000) // (TC0) Base Address</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aaf7850d86742be51cc4bf623488a92af"> 1898</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TCB       ((AT91PS_TCB)  0xFFFA0000) // (TCB) Base Address</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e"> 1899</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH3  ((AT91PS_PWMC_CH)  0xFFFCC260) // (PWMC_CH3) Base Address</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a95a11e0109fe908e382c77b4dbd4b886"> 1900</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH2  ((AT91PS_PWMC_CH)  0xFFFCC240) // (PWMC_CH2) Base Address</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a532256b939d55cf8d64421ae895d9f61"> 1901</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH1  ((AT91PS_PWMC_CH)  0xFFFCC220) // (PWMC_CH1) Base Address</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ad327bf8d078e66885418142dcf7ecb69"> 1902</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH0  ((AT91PS_PWMC_CH)  0xFFFCC200) // (PWMC_CH0) Base Address</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#aa11003c2d8bcee4dd58e45522edde4a9"> 1903</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC      ((AT91PS_PWMC)     0xFFFCC000) // (PWMC) Base Address</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c"> 1904</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_UDP       ((AT91PS_UDP)  0xFFFB0000) // (UDP) Base Address</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S64</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment">// *****************************************************************************</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a03e412c1f537b06c9cf737703442dde4"> 1909</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM  ((char *)  0x00200000) // Internal SRAM base address</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad"> 1910</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM_SIZE     ((unsigned int) 0x00004000) // Internal SRAM size in byte (16 Kbyte)</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a7715d6de3269c66590f7c1d8dba0003d"> 1911</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH     ((char *)  0x00100000) // Internal ROM base address</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="_a_t91_s_a_m7_s64_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7"> 1912</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_SIZE    ((unsigned int) 0x00010000) // Internal ROM size in byte (64 Kbyte)</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;</div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a1d9a5371f1fa32c8c8a7ad760ab8df8d"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a1d9a5371f1fa32c8c8a7ad760ab8df8d">_AT91S_SYSC::SYSC_DBGU_PTCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00084">AT91SAM7S64.h:84</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a48a5e4c333992b630285f454a0736195"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a48a5e4c333992b630285f454a0736195">_AT91S_SYSC::SYSC_DBGU_MR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_MR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00063">AT91SAM7S64.h:63</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a12b06c0cfbace6e3f8be77a9783a4a45"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a12b06c0cfbace6e3f8be77a9783a4a45">_AT91S_SYSC::SYSC_DBGU_TCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00079">AT91SAM7S64.h:79</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a0c6dd3e35e09fffcd2ba0e655688ce6d"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a0c6dd3e35e09fffcd2ba0e655688ce6d">AT91S_USART</a></div><div class="ttdeci">struct _AT91S_USART AT91S_USART</div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html_a2ecb6e3d2e39dbb08f6e797d337522c4"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html#a2ecb6e3d2e39dbb08f6e797d337522c4">_AT91S_WDTC::WDTC_WDSR</a></div><div class="ttdeci">AT91_REG WDTC_WDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00572">AT91SAM7X256.h:572</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a81cf6b337251116be599db48b81a1a4c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a81cf6b337251116be599db48b81a1a4c">_AT91S_ADC::ADC_CDR6</a></div><div class="ttdeci">AT91_REG ADC_CDR6</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01626">AT91SAM7X256.h:1626</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_afb4ef7a28b15f03474fdf8e69a8968c0"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#afb4ef7a28b15f03474fdf8e69a8968c0">_AT91S_PMC::PMC_IMR</a></div><div class="ttdeci">AT91_REG PMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00449">AT91SAM7X256.h:449</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html">_AT91S_PWMC_CH</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01005">AT91SAM7X256.h:1005</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a32f11fc267293f03d51a7f7e9435f9f7"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a32f11fc267293f03d51a7f7e9435f9f7">_AT91S_USART::US_IER</a></div><div class="ttdeci">AT91_REG US_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00769">AT91SAM7X256.h:769</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aefa06e801cf98953c4cd792bdfe6ed01"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aefa06e801cf98953c4cd792bdfe6ed01">_AT91S_SYSC::Reserved19</a></div><div class="ttdeci">AT91_REG Reserved19[5]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00158">AT91SAM7S64.h:158</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_ab47579897e838e5bbfb891e81da1652c"><div class="ttname"><a href="struct___a_t91_s___m_c.html#ab47579897e838e5bbfb891e81da1652c">_AT91S_MC::MC_ASR</a></div><div class="ttdeci">AT91_REG MC_ASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00606">AT91SAM7X256.h:606</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a1b230461c8a754bc724e910c144440a8"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a1b230461c8a754bc724e910c144440a8">AT91S_PMC</a></div><div class="ttdeci">struct _AT91S_PMC AT91S_PMC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ac0d93cc213d14fa58f5208b17a91c870"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac0d93cc213d14fa58f5208b17a91c870">_AT91S_SYSC::SYSC_PIOA_PER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00087">AT91SAM7S64.h:87</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a7983decfa411ac2dbfe8e4d5cf06ebd2"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC * AT91PS_RSTC</div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a843cb895a3b4958db24eb69d3010a2bf"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR * AT91PS_CKGR</div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a9d16864b10a8c71969210422267ad3c2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a9d16864b10a8c71969210422267ad3c2">_AT91S_ADC::ADC_CDR3</a></div><div class="ttdeci">AT91_REG ADC_CDR3</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01623">AT91SAM7X256.h:1623</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aadb486bb8c7cc5725a728ec3df5b992e"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aadb486bb8c7cc5725a728ec3df5b992e">_AT91S_SYSC::SYSC_PMC_PLLR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00134">AT91SAM7S64.h:134</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_ae75f833e12a6db82f882777c08a20870"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#ae75f833e12a6db82f882777c08a20870">_AT91S_RTTC::RTTC_RTAR</a></div><div class="ttdeci">AT91_REG RTTC_RTAR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00527">AT91SAM7X256.h:527</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a08f87d05897cbb7dd4ef6e0c027136fd"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a08f87d05897cbb7dd4ef6e0c027136fd">_AT91S_SYSC::SYSC_DBGU_IDR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00065">AT91SAM7S64.h:65</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a9ae6e5e104c8f5a405a1792e5126236a"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a9ae6e5e104c8f5a405a1792e5126236a">_AT91S_AIC::AIC_IPR</a></div><div class="ttdeci">AT91_REG AIC_IPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00223">AT91SAM7X256.h:223</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a0878db17a3bd20ab9998e3abafe13f2a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a0878db17a3bd20ab9998e3abafe13f2a">_AT91S_DBGU::DBGU_TNCR</a></div><div class="ttdeci">AT91_REG DBGU_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00306">AT91SAM7X256.h:306</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a4ffde2f556f971b6409f8b7cd2f06125"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4ffde2f556f971b6409f8b7cd2f06125">_AT91S_SYSC::Reserved13</a></div><div class="ttdeci">AT91_REG Reserved13[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00126">AT91SAM7S64.h:126</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_abfc7e835740e173465ff67a5957cd371"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#abfc7e835740e173465ff67a5957cd371">_AT91S_PMC::PMC_PCER</a></div><div class="ttdeci">AT91_REG PMC_PCER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00434">AT91SAM7X256.h:434</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_ac8ca0d9ea40b6b1ae1da6b768f57f20e"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#ac8ca0d9ea40b6b1ae1da6b768f57f20e">_AT91S_PITC::PITC_PIMR</a></div><div class="ttdeci">AT91_REG PITC_PIMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00549">AT91SAM7X256.h:549</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a5dbad87444d764639715b812efdb6d0f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5dbad87444d764639715b812efdb6d0f">_AT91S_SYSC::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[54]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00086">AT91SAM7S64.h:86</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_aa8d667698c1d6f505056fe740af05e81"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#aa8d667698c1d6f505056fe740af05e81">_AT91S_SPI::SPI_TCR</a></div><div class="ttdeci">AT91_REG SPI_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00699">AT91SAM7X256.h:699</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a1562c48486ffd8abe50d80ae6c37ec8f"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a1562c48486ffd8abe50d80ae6c37ec8f">_AT91S_PIO::PIO_PDR</a></div><div class="ttdeci">AT91_REG PIO_PDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00356">AT91SAM7X256.h:356</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_ada98ecbec7cd83bce1e5ec85c25a463d"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#ada98ecbec7cd83bce1e5ec85c25a463d">_AT91S_PWMC_CH::PWMC_Reserved</a></div><div class="ttdeci">AT91_REG PWMC_Reserved[3]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01011">AT91SAM7X256.h:1011</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a88f90286651b43730ca1e186224dd921"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a88f90286651b43730ca1e186224dd921">_AT91S_SPI::SPI_SR</a></div><div class="ttdeci">AT91_REG SPI_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00689">AT91SAM7X256.h:689</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a0a8b58fd4e8fa9a87cf9ba1eec414955"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a0a8b58fd4e8fa9a87cf9ba1eec414955">_AT91S_SYSC::Reserved6</a></div><div class="ttdeci">AT91_REG Reserved6[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00090">AT91SAM7S64.h:90</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a6918d3f219e1b6b583706c8f3a4924dd"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a6918d3f219e1b6b583706c8f3a4924dd">_AT91S_ADC::ADC_PTSR</a></div><div class="ttdeci">AT91_REG ADC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01638">AT91SAM7X256.h:1638</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a255e0adaab84068d3bdf2540d73e8743"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a255e0adaab84068d3bdf2540d73e8743">_AT91S_DBGU::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[7]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00294">AT91SAM7X256.h:294</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a826b47fcd00f5cc0e24e4dd1d945ee62"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a826b47fcd00f5cc0e24e4dd1d945ee62">_AT91S_PIO::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00382">AT91SAM7X256.h:382</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a9db990c74fef70fd7710b2f9c76056ae"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a9db990c74fef70fd7710b2f9c76056ae">_AT91S_UDP::UDP_CSR</a></div><div class="ttdeci">AT91_REG UDP_CSR[6]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01084">AT91SAM7X256.h:1084</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a0ae8440dd5fa9dc164a08c6f6a87dfe1"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a0ae8440dd5fa9dc164a08c6f6a87dfe1">_AT91S_ADC::ADC_CDR7</a></div><div class="ttdeci">AT91_REG ADC_CDR7</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01627">AT91SAM7X256.h:1627</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a0d01897c5b8885abf38beea5be1ac31f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a0d01897c5b8885abf38beea5be1ac31f">_AT91S_SYSC::SYSC_PIOA_MDER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_MDER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00107">AT91SAM7S64.h:107</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_adc26e9e1b308d02d99ee0fd5fdb152ac"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#adc26e9e1b308d02d99ee0fd5fdb152ac">_AT91S_TWI::TWI_IER</a></div><div class="ttdeci">AT91_REG TWI_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00966">AT91SAM7X256.h:966</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a55b19ad696b4ded0785eb1409da2b4c2"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a55b19ad696b4ded0785eb1409da2b4c2">_AT91S_USART::US_PTSR</a></div><div class="ttdeci">AT91_REG US_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00793">AT91SAM7X256.h:793</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a275722ebb6d9b4d171f09cc1399fdd19"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a275722ebb6d9b4d171f09cc1399fdd19">_AT91S_TC::TC_IMR</a></div><div class="ttdeci">AT91_REG TC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01166">AT91SAM7X256.h:1166</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html">_AT91S_PIO</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00354">AT91SAM7X256.h:354</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a9cb9c3a165f6eb4ecd1a47d53e8aa819"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a9cb9c3a165f6eb4ecd1a47d53e8aa819">_AT91S_SYSC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[7]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00071">AT91SAM7S64.h:71</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a8f67e50f87c9ec1296d138c8823956a9"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a8f67e50f87c9ec1296d138c8823956a9">_AT91S_AIC::AIC_SMR</a></div><div class="ttdeci">AT91_REG AIC_SMR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00218">AT91SAM7X256.h:218</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_ad63bbe1f7711aa4b34853bbbe75d6104"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#ad63bbe1f7711aa4b34853bbbe75d6104">_AT91S_PDC::PDC_RNCR</a></div><div class="ttdeci">AT91_REG PDC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00267">AT91SAM7X256.h:267</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_af059becb6730b21339608a53635c78f5"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#af059becb6730b21339608a53635c78f5">_AT91S_DBGU::DBGU_IDR</a></div><div class="ttdeci">AT91_REG DBGU_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00288">AT91SAM7X256.h:288</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a9d4e37b74bb2967df3642f9d33fa4740"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a9d4e37b74bb2967df3642f9d33fa4740">_AT91S_SYSC::SYSC_DBGU_RNCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00081">AT91SAM7S64.h:81</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a0b85c99b47dc2bf348f020bdc726c046"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a0b85c99b47dc2bf348f020bdc726c046">_AT91S_DBGU::DBGU_C2R</a></div><div class="ttdeci">AT91_REG DBGU_C2R</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00222">AT91SAM7S64.h:222</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a7823e072ae96b5ab5e6c924c0be71365"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a7823e072ae96b5ab5e6c924c0be71365">_AT91S_TWI::TWI_CWGR</a></div><div class="ttdeci">AT91_REG TWI_CWGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00963">AT91SAM7X256.h:963</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_ac82dc0a86cbd07091bbd7a385dde5c16"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ac82dc0a86cbd07091bbd7a385dde5c16">_AT91S_PMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00437">AT91SAM7X256.h:437</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html_a43683180657ab3ca1fe46b233b8cbf52"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html#a43683180657ab3ca1fe46b233b8cbf52">_AT91S_RSTC::RSTC_RCR</a></div><div class="ttdeci">AT91_REG RSTC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00494">AT91SAM7X256.h:494</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a2f397eefbe977914ea9122e5188c2d74"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2f397eefbe977914ea9122e5188c2d74">_AT91S_SYSC::SYSC_DBGU_TPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00078">AT91SAM7S64.h:78</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a23b0d556a79e472f796b080c27c16df0"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a23b0d556a79e472f796b080c27c16df0">_AT91S_SYSC::Reserved18</a></div><div class="ttdeci">AT91_REG Reserved18[5]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00146">AT91SAM7S64.h:146</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a04904720c11b78e63134fadf6a71f4fc"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a04904720c11b78e63134fadf6a71f4fc">_AT91S_PIO::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00358">AT91SAM7X256.h:358</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ae30ceefa451decc6c570188f0645f2e2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ae30ceefa451decc6c570188f0645f2e2">_AT91S_ADC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[44]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01628">AT91SAM7X256.h:1628</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_acf86f053da2376a57fc17ed5d8d218af"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#acf86f053da2376a57fc17ed5d8d218af">_AT91S_DBGU::DBGU_TNPR</a></div><div class="ttdeci">AT91_REG DBGU_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00305">AT91SAM7X256.h:305</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_ab2a01510bff53f8ebd4b6d20149f1063"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ab2a01510bff53f8ebd4b6d20149f1063">_AT91S_PWMC::PWMC_VR</a></div><div class="ttdeci">AT91_REG PWMC_VR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01044">AT91SAM7X256.h:1044</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a65a93e4542b7123872c239511385d584"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a65a93e4542b7123872c239511385d584">_AT91S_SYSC::Reserved16</a></div><div class="ttdeci">AT91_REG Reserved16[3]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00136">AT91SAM7S64.h:136</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_abba73a5875971576af24c443dca3703c"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#abba73a5875971576af24c443dca3703c">_AT91S_CKGR::CKGR_MCFR</a></div><div class="ttdeci">AT91_REG CKGR_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00398">AT91SAM7X256.h:398</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ac88b41ba83ed5fb1c7f281c88348c604"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ac88b41ba83ed5fb1c7f281c88348c604">_AT91S_PIO::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[9]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00386">AT91SAM7X256.h:386</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_adbed024b2ed1aa309d77ed69db0cbcc9"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#adbed024b2ed1aa309d77ed69db0cbcc9">_AT91S_AIC::AIC_EOICR</a></div><div class="ttdeci">AT91_REG AIC_EOICR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00231">AT91SAM7X256.h:231</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a789ac88d795620768b33e76cea5d7c15"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a789ac88d795620768b33e76cea5d7c15">_AT91S_SPI::SPI_IER</a></div><div class="ttdeci">AT91_REG SPI_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00690">AT91SAM7X256.h:690</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a9c0660954130a87462b9034dcea9ab75"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a9c0660954130a87462b9034dcea9ab75">_AT91S_PWMC::PWMC_MR</a></div><div class="ttdeci">AT91_REG PWMC_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01035">AT91SAM7X256.h:1035</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a2784932bec9494dde08e3d63e821da50"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2784932bec9494dde08e3d63e821da50">_AT91S_AIC::AIC_ISCR</a></div><div class="ttdeci">AT91_REG AIC_ISCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00230">AT91SAM7X256.h:230</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a835cbeb765a56023288cb97dc1fe0b9b"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a835cbeb765a56023288cb97dc1fe0b9b">_AT91S_TCB::TCB_BCR</a></div><div class="ttdeci">AT91_REG TCB_BCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01293">AT91SAM7X256.h:1293</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a3e549510179e1537fbc0817dca167b6f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3e549510179e1537fbc0817dca167b6f">_AT91S_SYSC::SYSC_AIC_IPR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IPR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00046">AT91SAM7S64.h:46</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_adeaa26682a0a229b8560074ce9030351"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#adeaa26682a0a229b8560074ce9030351">_AT91S_UDP::UDP_IMR</a></div><div class="ttdeci">AT91_REG UDP_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01078">AT91SAM7X256.h:1078</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a4a479a6a0279d0a82a2b4011da223122"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4a479a6a0279d0a82a2b4011da223122">_AT91S_SYSC::SYSC_PMC_PCDR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00128">AT91SAM7S64.h:128</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_af105953c155379836fce666eef37501b"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#af105953c155379836fce666eef37501b">_AT91S_AIC::AIC_IVR</a></div><div class="ttdeci">AT91_REG AIC_IVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00220">AT91SAM7X256.h:220</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_abf22f9be34fa44f95ab22ca38b6137e0"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#abf22f9be34fa44f95ab22ca38b6137e0">_AT91S_SYSC::SYSC_RTTC_RTMR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00147">AT91SAM7S64.h:147</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_adab843be18d0a626a6c55569320d599e"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#adab843be18d0a626a6c55569320d599e">_AT91S_SSC::SSC_SR</a></div><div class="ttdeci">AT91_REG SSC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00875">AT91SAM7X256.h:875</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a8e7dbf14bb5c166df24bb1d014f1a5d0"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a8e7dbf14bb5c166df24bb1d014f1a5d0">_AT91S_AIC::AIC_ICCR</a></div><div class="ttdeci">AT91_REG AIC_ICCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00229">AT91SAM7X256.h:229</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ae6acf8c7e0d504bdaad16b8e35e0ead1"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ae6acf8c7e0d504bdaad16b8e35e0ead1">_AT91S_USART::US_TPR</a></div><div class="ttdeci">AT91_REG US_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00786">AT91SAM7X256.h:786</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_a9818f43a89fa0c9107c9d1f7f7a1dda5"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#a9818f43a89fa0c9107c9d1f7f7a1dda5">_AT91S_PITC::PITC_PISR</a></div><div class="ttdeci">AT91_REG PITC_PISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00550">AT91SAM7X256.h:550</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a5262f70781ba8846d3c0cdf88af91379"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a5262f70781ba8846d3c0cdf88af91379">_AT91S_PWMC::PWMC_IER</a></div><div class="ttdeci">AT91_REG PWMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01039">AT91SAM7X256.h:1039</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a41e581f5b9353df3c05d1c11cb324dde"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a></div><div class="ttdeci">struct _AT91S_SPI * AT91PS_SPI</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a13e908186455d7ffd22389cba24f842b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a13e908186455d7ffd22389cba24f842b">_AT91S_SYSC::Reserved7</a></div><div class="ttdeci">AT91_REG Reserved7[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00094">AT91SAM7S64.h:94</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a8e15b21510e220cee70bf2138c1e7698"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a8e15b21510e220cee70bf2138c1e7698">_AT91S_SSC::SSC_TNCR</a></div><div class="ttdeci">AT91_REG SSC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00887">AT91SAM7X256.h:887</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ac7f7b13c99886a7ac33f57e7acb05144"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac7f7b13c99886a7ac33f57e7acb05144">_AT91S_SYSC::SYSC_DBGU_C2R</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_C2R</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00073">AT91SAM7S64.h:73</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a6c09eaec962659b84f2ae6b92883899b"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a></div><div class="ttdeci">struct _AT91S_PMC * AT91PS_PMC</div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_ab5623db2ac6e5edf1c82e331748598eb"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ab5623db2ac6e5edf1c82e331748598eb">_AT91S_SSC::SSC_RCR</a></div><div class="ttdeci">AT91_REG SSC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00881">AT91SAM7X256.h:881</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a0e99c4c50663bf1ea7142e40d8e911e2"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a0e99c4c50663bf1ea7142e40d8e911e2">_AT91S_AIC::AIC_SPU</a></div><div class="ttdeci">AT91_REG AIC_SPU</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00232">AT91SAM7X256.h:232</a></div></div>
<div class="ttc" id="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00049">AT91SAM7X256.h:49</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a670a1550c346c9dc0cbe1f6678921909"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a></div><div class="ttdeci">struct _AT91S_TCB * AT91PS_TCB</div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a05c0cb31a5592c29fc2e499463be3184"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a05c0cb31a5592c29fc2e499463be3184">_AT91S_PIO::PIO_PSR</a></div><div class="ttdeci">AT91_REG PIO_PSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00357">AT91SAM7X256.h:357</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_afb741b669428fcdd7eb009ef78a29cea"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#afb741b669428fcdd7eb009ef78a29cea">AT91S_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU AT91S_DBGU</div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a0262163f3902b4e068d4137a90c1b878"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a0262163f3902b4e068d4137a90c1b878">_AT91S_SSC::SSC_RCMR</a></div><div class="ttdeci">AT91_REG SSC_RCMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00865">AT91SAM7X256.h:865</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ad79ffe9f844d99dcc31a940d2fb9ff25"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ad79ffe9f844d99dcc31a940d2fb9ff25">_AT91S_DBGU::DBGU_RPR</a></div><div class="ttdeci">AT91_REG DBGU_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00299">AT91SAM7X256.h:299</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a8269be8ee7b68f659a74900ee9b07673"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8269be8ee7b68f659a74900ee9b07673">_AT91S_SYSC::SYSC_PMC_MOR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_MOR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00131">AT91SAM7S64.h:131</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a4a254f51f4a9ba0d9950b98e21477a96"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a4a254f51f4a9ba0d9950b98e21477a96">_AT91S_SPI::SPI_RPR</a></div><div class="ttdeci">AT91_REG SPI_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00696">AT91SAM7X256.h:696</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a3b361be2231b3d7a5036b362ba3e01f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3b361be2231b3d7a5036b362ba3e01f2">_AT91S_SYSC::SYSC_PIOA_OWSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00121">AT91SAM7S64.h:121</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a2e4e0521afa48de31a6c6ab7b395a1b4"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a2e4e0521afa48de31a6c6ab7b395a1b4">_AT91S_SPI::SPI_RDR</a></div><div class="ttdeci">AT91_REG SPI_RDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00687">AT91SAM7X256.h:687</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a3ce517fdf628d2cac9556765dacc1376"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3ce517fdf628d2cac9556765dacc1376">_AT91S_SYSC::SYSC_DBGU_RNPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00080">AT91SAM7S64.h:80</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html">_AT91S_RTTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00525">AT91SAM7X256.h:525</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a345ecf86e202566219d1bf6c404bd5c8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a345ecf86e202566219d1bf6c404bd5c8">_AT91S_SYSC::SYSC_AIC_ISCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_ISCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00053">AT91SAM7S64.h:53</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a96aec7862b154ba02045258bc760103f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a96aec7862b154ba02045258bc760103f">_AT91S_SYSC::Reserved10</a></div><div class="ttdeci">AT91_REG Reserved10[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00114">AT91SAM7S64.h:114</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a250a5cec9c60af9e190026a2e33c634e"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a250a5cec9c60af9e190026a2e33c634e">_AT91S_SYSC::Reserved12</a></div><div class="ttdeci">AT91_REG Reserved12[469]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00122">AT91SAM7S64.h:122</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ad9c73a10ef0097e1f414c55091b77b10"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ad9c73a10ef0097e1f414c55091b77b10">_AT91S_USART::US_IMR</a></div><div class="ttdeci">AT91_REG US_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00771">AT91SAM7X256.h:771</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_a26e04d9e84c8a4e470e63ba4166ef707"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#a26e04d9e84c8a4e470e63ba4166ef707">_AT91S_PWMC_CH::PWMC_CDTYR</a></div><div class="ttdeci">AT91_REG PWMC_CDTYR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01007">AT91SAM7X256.h:1007</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_adc10dbeb36dd030a78d80a0f2f4e1f5c"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#adc10dbeb36dd030a78d80a0f2f4e1f5c">_AT91S_UDP::UDP_NUM</a></div><div class="ttdeci">AT91_REG UDP_NUM</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01072">AT91SAM7X256.h:1072</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a11135c353bb5ac7311dbd52934205d6c"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a11135c353bb5ac7311dbd52934205d6c">_AT91S_SPI::SPI_TDR</a></div><div class="ttdeci">AT91_REG SPI_TDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00688">AT91SAM7X256.h:688</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ae02885f3daa5b89ae8c6c35758d11964"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ae02885f3daa5b89ae8c6c35758d11964">_AT91S_PIO::PIO_MDER</a></div><div class="ttdeci">AT91_REG PIO_MDER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00375">AT91SAM7X256.h:375</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_aa3b6e0d2334899b4d3c77665b38650ff"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#aa3b6e0d2334899b4d3c77665b38650ff">_AT91S_UDP::UDP_ICR</a></div><div class="ttdeci">AT91_REG UDP_ICR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01080">AT91SAM7X256.h:1080</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a0354e307d02d69c83141ba4a3b099d79"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a0354e307d02d69c83141ba4a3b099d79">_AT91S_PIO::PIO_OWSR</a></div><div class="ttdeci">AT91_REG PIO_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00389">AT91SAM7X256.h:389</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ac90607b693a9ce03af30fdbc2972a88c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ac90607b693a9ce03af30fdbc2972a88c">_AT91S_ADC::ADC_RCR</a></div><div class="ttdeci">AT91_REG ADC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01630">AT91SAM7X256.h:1630</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a220d4d3b00199eda612c818e0a31a831"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a220d4d3b00199eda612c818e0a31a831">_AT91S_SYSC::SYSC_DBGU_PTSR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00085">AT91SAM7S64.h:85</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a2552affe95621ebd63fafc7a03cc11bc"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2552affe95621ebd63fafc7a03cc11bc">_AT91S_SYSC::SYSC_PIOA_CODR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_CODR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00100">AT91SAM7S64.h:100</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ac3170bea6bdb66db30d2c0aea2d6e262"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac3170bea6bdb66db30d2c0aea2d6e262">_AT91S_AIC::AIC_FFSR</a></div><div class="ttdeci">AT91_REG AIC_FFSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00237">AT91SAM7X256.h:237</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a9ead60ad03c43bd5a84bf25ea6fbdd9b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a9ead60ad03c43bd5a84bf25ea6fbdd9b">_AT91S_SYSC::SYSC_SYSC_VRPM</a></div><div class="ttdeci">AT91_REG SYSC_SYSC_VRPM</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00159">AT91SAM7S64.h:159</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a241cdd368da6045fa14092073701c610"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a241cdd368da6045fa14092073701c610">_AT91S_PIO::PIO_IFSR</a></div><div class="ttdeci">AT91_REG PIO_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00365">AT91SAM7X256.h:365</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a517d41f2c73efb8ee4a9484992eaccfd"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a517d41f2c73efb8ee4a9484992eaccfd">_AT91S_PWMC::PWMC_SR</a></div><div class="ttdeci">AT91_REG PWMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01038">AT91SAM7X256.h:1038</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a17ecfaddb3e25982471069682b0b08ae"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a17ecfaddb3e25982471069682b0b08ae">_AT91S_SYSC::SYSC_PIOA_ISR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00106">AT91SAM7S64.h:106</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a72c562420749d9b31f6b6eb9e76af529"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a72c562420749d9b31f6b6eb9e76af529">_AT91S_TC::TC_IDR</a></div><div class="ttdeci">AT91_REG TC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01165">AT91SAM7X256.h:1165</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a50fb88d51eb5b7849463953f7b891cda"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a50fb88d51eb5b7849463953f7b891cda">_AT91S_SYSC::Reserved14</a></div><div class="ttdeci">AT91_REG Reserved14[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00130">AT91SAM7S64.h:130</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a0ae10f9a6d3695b17618f62d254c2f20"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a0ae10f9a6d3695b17618f62d254c2f20">_AT91S_TC::TC_RB</a></div><div class="ttdeci">AT91_REG TC_RB</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01161">AT91SAM7X256.h:1161</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a5566a9904faf6d7a256d91f712f89886"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5566a9904faf6d7a256d91f712f89886">_AT91S_SYSC::SYSC_PIOA_MDDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00108">AT91SAM7S64.h:108</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a9c5dbe4c05f739d73ed41cf825e82c59"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a9c5dbe4c05f739d73ed41cf825e82c59">_AT91S_SSC::SSC_RC1R</a></div><div class="ttdeci">AT91_REG SSC_RC1R</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00823">AT91SAM7S64.h:823</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a6febd34d27031597d839f39419bc7b24"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a6febd34d27031597d839f39419bc7b24">_AT91S_PIO::PIO_IDR</a></div><div class="ttdeci">AT91_REG PIO_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00372">AT91SAM7X256.h:372</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a3f3a383a5af5c0482890f65bb5cc53ce"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a3f3a383a5af5c0482890f65bb5cc53ce">_AT91S_TWI::TWI_IADR</a></div><div class="ttdeci">AT91_REG TWI_IADR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00962">AT91SAM7X256.h:962</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abe176fa97e45c5f35c56e54e0da6940e"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abe176fa97e45c5f35c56e54e0da6940e">_AT91S_SSC::SSC_RHR</a></div><div class="ttdeci">AT91_REG SSC_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00869">AT91SAM7X256.h:869</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ad6d83c447c95577160767aeea0f1a404"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ad6d83c447c95577160767aeea0f1a404">_AT91S_USART::US_CSR</a></div><div class="ttdeci">AT91_REG US_CSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00772">AT91SAM7X256.h:772</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a0ff43a9a4b5932898ae74344356520ca"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a0ff43a9a4b5932898ae74344356520ca">AT91S_PIO</a></div><div class="ttdeci">struct _AT91S_PIO AT91S_PIO</div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a68ae373546de5c57bbe5b31f8a99bb83"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a68ae373546de5c57bbe5b31f8a99bb83">_AT91S_TWI::TWI_CR</a></div><div class="ttdeci">AT91_REG TWI_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00959">AT91SAM7X256.h:959</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aaea5936752e552647e6ba865caf999f9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aaea5936752e552647e6ba865caf999f9">_AT91S_SYSC::SYSC_DBGU_RHR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00068">AT91SAM7S64.h:68</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a60fa89e9164e870682a6fc4f7d633a46"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a60fa89e9164e870682a6fc4f7d633a46">_AT91S_SYSC::SYSC_RTTC_RTSR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00150">AT91SAM7S64.h:150</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adc6949ccb9b40260d28130e73a6dabcc"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc6949ccb9b40260d28130e73a6dabcc">_AT91S_USART::US_BRGR</a></div><div class="ttdeci">AT91_REG US_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00775">AT91SAM7X256.h:775</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a8f785d881b6e0a859187ca8cfb3f1b9c"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a8f785d881b6e0a859187ca8cfb3f1b9c">_AT91S_TC::TC_CMR</a></div><div class="ttdeci">AT91_REG TC_CMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01157">AT91SAM7X256.h:1157</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a56f35ef281d58bbdde56a5a38750fc2e"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a56f35ef281d58bbdde56a5a38750fc2e">_AT91S_UDP::UDP_GLBSTATE</a></div><div class="ttdeci">AT91_REG UDP_GLBSTATE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01073">AT91SAM7X256.h:1073</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a47978d4f87563459163c957aa9de5077"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a47978d4f87563459163c957aa9de5077">_AT91S_SYSC::SYSC_PMC_SCSR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SCSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00125">AT91SAM7S64.h:125</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a534356e87aed2a4f5c6e1c4370f4afcf"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a534356e87aed2a4f5c6e1c4370f4afcf">_AT91S_PDC::PDC_PTSR</a></div><div class="ttdeci">AT91_REG PDC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00271">AT91SAM7X256.h:271</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_adbb97a3f0b481aadf70b44eb09dab317"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#adbb97a3f0b481aadf70b44eb09dab317">_AT91S_PWMC_CH::PWMC_CMR</a></div><div class="ttdeci">AT91_REG PWMC_CMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01006">AT91SAM7X256.h:1006</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a4525b726d43371fca33702173514a39a"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4525b726d43371fca33702173514a39a">_AT91S_SYSC::SYSC_PMC_PCKR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCKR[8]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00137">AT91SAM7S64.h:137</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a37226f5f8096f428c955ab0b91d77908"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a37226f5f8096f428c955ab0b91d77908">_AT91S_SYSC::SYSC_PIOA_IFER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IFER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00095">AT91SAM7S64.h:95</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_afd91ae40c2301d69f3518adcbddcbd1e"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#afd91ae40c2301d69f3518adcbddcbd1e">_AT91S_UDP::UDP_IER</a></div><div class="ttdeci">AT91_REG UDP_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01076">AT91SAM7X256.h:1076</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a07b13244ff9da10603af70a9253ea4b9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a07b13244ff9da10603af70a9253ea4b9">_AT91S_SYSC::SYSC_PITC_PIVR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PIVR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00153">AT91SAM7S64.h:153</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_aaa6b822f5ed3b6ab7ffb95d25d40cd4f"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aaa6b822f5ed3b6ab7ffb95d25d40cd4f">_AT91S_TWI::TWI_SMR</a></div><div class="ttdeci">AT91_REG TWI_SMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l01014">AT91SAM7S64.h:1014</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_adba4b0507a486caa59858b4b69400df1"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#adba4b0507a486caa59858b4b69400df1">_AT91S_DBGU::DBGU_RCR</a></div><div class="ttdeci">AT91_REG DBGU_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00300">AT91SAM7X256.h:300</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a24be51d019e6c3acfaddc5c6d9b168fb"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a24be51d019e6c3acfaddc5c6d9b168fb">_AT91S_SPI::SPI_TNCR</a></div><div class="ttdeci">AT91_REG SPI_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00703">AT91SAM7X256.h:703</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_ab648ff32d47dac368972f709a2c47758"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ab648ff32d47dac368972f709a2c47758">_AT91S_PWMC::PWMC_IMR</a></div><div class="ttdeci">AT91_REG PWMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01041">AT91SAM7X256.h:1041</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a581053b5c3a5d9b4527f82ee1437dfc8"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a581053b5c3a5d9b4527f82ee1437dfc8">_AT91S_PMC::PMC_MCFR</a></div><div class="ttdeci">AT91_REG PMC_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00439">AT91SAM7X256.h:439</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_aa6bd25995b743fce28cad60014bcc19d"><div class="ttname"><a href="struct___a_t91_s___t_c.html#aa6bd25995b743fce28cad60014bcc19d">_AT91S_TC::TC_CCR</a></div><div class="ttdeci">AT91_REG TC_CCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01156">AT91SAM7X256.h:1156</a></div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html_a83fe4eae922b8dd5b96b3e2609d0027b"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html#a83fe4eae922b8dd5b96b3e2609d0027b">_AT91S_WDTC::WDTC_WDCR</a></div><div class="ttdeci">AT91_REG WDTC_WDCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00570">AT91SAM7X256.h:570</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html">_AT91S_TWI</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00958">AT91SAM7X256.h:958</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ad33bb2b046530d10cc5e0c47a2cda0f2"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad33bb2b046530d10cc5e0c47a2cda0f2">_AT91S_SYSC::Reserved11</a></div><div class="ttdeci">AT91_REG Reserved11[9]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00118">AT91SAM7S64.h:118</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_aafade005f3672d0d3d26cd1871b0cac3"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#aafade005f3672d0d3d26cd1871b0cac3">AT91S_TWI</a></div><div class="ttdeci">struct _AT91S_TWI AT91S_TWI</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ae980c66d43886a2d01cf98533ae0a528"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae980c66d43886a2d01cf98533ae0a528">_AT91S_SYSC::Reserved9</a></div><div class="ttdeci">AT91_REG Reserved9[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00110">AT91SAM7S64.h:110</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_acfb652ac5cbe0f70318c8385c356bd07"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#acfb652ac5cbe0f70318c8385c356bd07">_AT91S_ADC::ADC_CDR4</a></div><div class="ttdeci">AT91_REG ADC_CDR4</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01624">AT91SAM7X256.h:1624</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7cab27126174a8db628307dd96c3ee0e"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7cab27126174a8db628307dd96c3ee0e">_AT91S_PIO::PIO_MDSR</a></div><div class="ttdeci">AT91_REG PIO_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00377">AT91SAM7X256.h:377</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a93acdc6269b56f09616c56483e7a2d76"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a></div><div class="ttdeci">struct _AT91S_AIC * AT91PS_AIC</div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ac0ec2f327fe14ffd3d8713273ac9a297"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ac0ec2f327fe14ffd3d8713273ac9a297">_AT91S_DBGU::DBGU_CR</a></div><div class="ttdeci">AT91_REG DBGU_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00285">AT91SAM7X256.h:285</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_af933b6454cfd253ef5432fdd3101d70f"><div class="ttname"><a href="struct___a_t91_s___m_c.html#af933b6454cfd253ef5432fdd3101d70f">_AT91S_MC::MC_AASR</a></div><div class="ttdeci">AT91_REG MC_AASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00607">AT91SAM7X256.h:607</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ac561ac4ef04fa503459b5b7a4b393fa9"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ac561ac4ef04fa503459b5b7a4b393fa9">_AT91S_USART::US_TNCR</a></div><div class="ttdeci">AT91_REG US_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00791">AT91SAM7X256.h:791</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a2588c75e7b27dabb435013594d2c40b1"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2588c75e7b27dabb435013594d2c40b1">_AT91S_SYSC::SYSC_PITC_PIMR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PIMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00151">AT91SAM7S64.h:151</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a92aa1ef8bd1950c328d87bcc551c1e1b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a92aa1ef8bd1950c328d87bcc551c1e1b">_AT91S_SYSC::Reserved17</a></div><div class="ttdeci">AT91_REG Reserved17[36]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00142">AT91SAM7S64.h:142</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a5fb6b08180cdc5fcb29cf7c81f60564f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5fb6b08180cdc5fcb29cf7c81f60564f">_AT91S_SYSC::SYSC_PIOA_PPUDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00111">AT91SAM7S64.h:111</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html">_AT91S_DBGU</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00284">AT91SAM7X256.h:284</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a725dc103d711fd915394f531b42e07f8"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH * AT91PS_PWMC_CH</div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a03592001549aa6f76212d9fe5492f025"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a03592001549aa6f76212d9fe5492f025">_AT91S_ADC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01611">AT91SAM7X256.h:1611</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_af47c62ec1e5884b7025e2b1a8b8125df"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#af47c62ec1e5884b7025e2b1a8b8125df">_AT91S_DBGU::DBGU_FNTR</a></div><div class="ttdeci">AT91_REG DBGU_FNTR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00297">AT91SAM7X256.h:297</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a4d9b9a25483c9b95c55027ddc4717773"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a4d9b9a25483c9b95c55027ddc4717773">_AT91S_TWI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00961">AT91SAM7X256.h:961</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a1b9a4407510cae07dda57f36c7333afe"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a1b9a4407510cae07dda57f36c7333afe">_AT91S_SYSC::SYSC_RTTC_RTAR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTAR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00148">AT91SAM7S64.h:148</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_aac667223a3075b6c0656477f524d8552"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aac667223a3075b6c0656477f524d8552">_AT91S_TWI::TWI_THR</a></div><div class="ttdeci">AT91_REG TWI_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00970">AT91SAM7X256.h:970</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a8fe98ad5e8e70e4b9722c94c8c7845d7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8fe98ad5e8e70e4b9722c94c8c7845d7">_AT91S_SYSC::SYSC_PIOA_PDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00088">AT91SAM7S64.h:88</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a2c995bed4a6b1c2fbae4abbc51e63dae"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a2c995bed4a6b1c2fbae4abbc51e63dae">_AT91S_PMC::PMC_PCDR</a></div><div class="ttdeci">AT91_REG PMC_PCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00435">AT91SAM7X256.h:435</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a56529b6c34b83129c05727342a38e1a8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a56529b6c34b83129c05727342a38e1a8">_AT91S_SYSC::SYSC_PIOA_ASR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ASR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00115">AT91SAM7S64.h:115</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ae2027ea530f1a7f50f110a6f75698863"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC * AT91PS_RTTC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a08fb1e616c89dac09061b84b07b49cd4"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a08fb1e616c89dac09061b84b07b49cd4">_AT91S_SYSC::SYSC_PMC_PCER</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00127">AT91SAM7S64.h:127</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a6a42e275e70b1489101ce27630a163d3"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a6a42e275e70b1489101ce27630a163d3">_AT91S_DBGU::DBGU_MR</a></div><div class="ttdeci">AT91_REG DBGU_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00286">AT91SAM7X256.h:286</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a7f1ba7fc56e3fd364f4202b52cbf1b16"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7f1ba7fc56e3fd364f4202b52cbf1b16">_AT91S_SYSC::SYSC_PIOA_BSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_BSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00116">AT91SAM7S64.h:116</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_a582ab62c12a101ecabef840aea6af54b"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a582ab62c12a101ecabef840aea6af54b">_AT91S_MC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[21]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00608">AT91SAM7X256.h:608</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a4b2288712d4b7e04c414ad20d302915d"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a4b2288712d4b7e04c414ad20d302915d">_AT91S_PDC::PDC_TNCR</a></div><div class="ttdeci">AT91_REG PDC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00269">AT91SAM7X256.h:269</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ac37f1ca270fc1c2ba4857b5f9c763176"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac37f1ca270fc1c2ba4857b5f9c763176">_AT91S_AIC::AIC_IECR</a></div><div class="ttdeci">AT91_REG AIC_IECR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00227">AT91SAM7X256.h:227</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_abfa65e4221e88812662d874e973d4c63"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#abfa65e4221e88812662d874e973d4c63">_AT91S_SYSC::SYSC_DBGU_TNPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00082">AT91SAM7S64.h:82</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_adda6a8855403dbcfcd8ae84b33cf7959"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#adda6a8855403dbcfcd8ae84b33cf7959">_AT91S_SYSC::SYSC_DBGU_THR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_THR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00069">AT91SAM7S64.h:69</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adc2655f55dd059852f17b597e49bbdaa"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc2655f55dd059852f17b597e49bbdaa">_AT91S_USART::US_RPR</a></div><div class="ttdeci">AT91_REG US_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00784">AT91SAM7X256.h:784</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a6158e1b4b35b79e063382033b525df3b"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a6158e1b4b35b79e063382033b525df3b">_AT91S_PIO::PIO_IFDR</a></div><div class="ttdeci">AT91_REG PIO_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00364">AT91SAM7X256.h:364</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_af640c29856ea42d101514823cb819efa"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#af640c29856ea42d101514823cb819efa">_AT91S_PIO::PIO_ABSR</a></div><div class="ttdeci">AT91_REG PIO_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00385">AT91SAM7X256.h:385</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ad0fcc417d3131cc8e55ab3a5745372c2"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ad0fcc417d3131cc8e55ab3a5745372c2">_AT91S_DBGU::DBGU_TCR</a></div><div class="ttdeci">AT91_REG DBGU_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00302">AT91SAM7X256.h:302</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a6a0743ad575e87f64d5ba7506e91c447"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6a0743ad575e87f64d5ba7506e91c447">_AT91S_SYSC::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[45]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00075">AT91SAM7S64.h:75</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_aab87ea86f3a65a32f8d4c788cc8c56ae"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#aab87ea86f3a65a32f8d4c788cc8c56ae">_AT91S_AIC::AIC_SVR</a></div><div class="ttdeci">AT91_REG AIC_SVR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00219">AT91SAM7X256.h:219</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ad38c9bd0fa15834b0ddfa52522b45190"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ad38c9bd0fa15834b0ddfa52522b45190">AT91S_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC AT91S_PWMC</div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a693b96e74d50346a96aae2d31cbf1169"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a693b96e74d50346a96aae2d31cbf1169">_AT91S_SSC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00864">AT91SAM7X256.h:864</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html">_AT91S_PITC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00548">AT91SAM7X256.h:548</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a69c2f363f47de55fe0e8c63ab24e323c"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a69c2f363f47de55fe0e8c63ab24e323c">_AT91S_PIO::PIO_PPUSR</a></div><div class="ttdeci">AT91_REG PIO_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00381">AT91SAM7X256.h:381</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a1baa67c9707aeee68147f9d39fa6fb4e"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a1baa67c9707aeee68147f9d39fa6fb4e">_AT91S_PWMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[55]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01043">AT91SAM7X256.h:1043</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a16ea309864909b0a86967dd5b24fce65"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a16ea309864909b0a86967dd5b24fce65">_AT91S_DBGU::DBGU_RNCR</a></div><div class="ttdeci">AT91_REG DBGU_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00304">AT91SAM7X256.h:304</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_abc34860dacdaf23f0186c027c67b41bb"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#abc34860dacdaf23f0186c027c67b41bb">_AT91S_SYSC::SYSC_RSTC_RMR</a></div><div class="ttdeci">AT91_REG SYSC_RSTC_RMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00145">AT91SAM7S64.h:145</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_ae6dfa86a226b1526fe2ff35ebf29aae4"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ae6dfa86a226b1526fe2ff35ebf29aae4">_AT91S_PMC::PMC_IDR</a></div><div class="ttdeci">AT91_REG PMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00447">AT91SAM7X256.h:447</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a3634430d76ed81bcbd9f0b04f9c0907e"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a3634430d76ed81bcbd9f0b04f9c0907e">_AT91S_AIC::AIC_ISR</a></div><div class="ttdeci">AT91_REG AIC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00222">AT91SAM7X256.h:222</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a7a88574b0306d38f677c5b29d2c9e23a"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7a88574b0306d38f677c5b29d2c9e23a">_AT91S_SYSC::SYSC_WDTC_WDCR</a></div><div class="ttdeci">AT91_REG SYSC_WDTC_WDCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00155">AT91SAM7S64.h:155</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a530883d094b52082a5d1fdd12e143eb2"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a530883d094b52082a5d1fdd12e143eb2">_AT91S_TC::TC_SR</a></div><div class="ttdeci">AT91_REG TC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01163">AT91SAM7X256.h:1163</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a742551597beffa41c6c784fded134ca6"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a742551597beffa41c6c784fded134ca6">_AT91S_SPI::SPI_TPR</a></div><div class="ttdeci">AT91_REG SPI_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00698">AT91SAM7X256.h:698</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_ae39a01eba4ba3b48c33db3e14b0a6981"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#ae39a01eba4ba3b48c33db3e14b0a6981">_AT91S_TWI::TWI_IMR</a></div><div class="ttdeci">AT91_REG TWI_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00968">AT91SAM7X256.h:968</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a19d2d39e98c2180757ebcdff87113f8f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a19d2d39e98c2180757ebcdff87113f8f">_AT91S_SYSC::SYSC_RTTC_RTVR</a></div><div class="ttdeci">AT91_REG SYSC_RTTC_RTVR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00149">AT91SAM7S64.h:149</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a603c194be20d1f98b58c360e1862fac5"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a603c194be20d1f98b58c360e1862fac5">_AT91S_SSC::SSC_TCR</a></div><div class="ttdeci">AT91_REG SSC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00883">AT91SAM7X256.h:883</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a9e2a379cc2a8a64b215de556a0ba8b2e"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a9e2a379cc2a8a64b215de556a0ba8b2e">_AT91S_PDC::PDC_TCR</a></div><div class="ttdeci">AT91_REG PDC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00265">AT91SAM7X256.h:265</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a6219ff0520bc90a0c1eef988bd253d48"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a6219ff0520bc90a0c1eef988bd253d48">_AT91S_PIO::PIO_PER</a></div><div class="ttdeci">AT91_REG PIO_PER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00355">AT91SAM7X256.h:355</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a629aa8862a55688737cfafeba65ec9d6"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a629aa8862a55688737cfafeba65ec9d6">_AT91S_SSC::SSC_RNPR</a></div><div class="ttdeci">AT91_REG SSC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00884">AT91SAM7X256.h:884</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a26a8dae9e6a2da4cbdf882fab84d4949"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a26a8dae9e6a2da4cbdf882fab84d4949">_AT91S_SYSC::SYSC_AIC_CISR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_CISR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00048">AT91SAM7S64.h:48</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ac9ae5f4ffa0311ae93515a1b7fc23ef9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac9ae5f4ffa0311ae93515a1b7fc23ef9">_AT91S_SYSC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00057">AT91SAM7S64.h:57</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_af0a41cf819ea1e66f830d075116177db"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#af0a41cf819ea1e66f830d075116177db">_AT91S_TCB::TCB_TC2</a></div><div class="ttdeci">AT91S_TC TCB_TC2</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01291">AT91SAM7X256.h:1291</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_aae3bfa4a88c29f53b43ad4d6fde4b6ee"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#aae3bfa4a88c29f53b43ad4d6fde4b6ee">_AT91S_PMC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00433">AT91SAM7X256.h:433</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a1a30016762e6cf6a1c2d7558b1092f3e"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a1a30016762e6cf6a1c2d7558b1092f3e">_AT91S_DBGU::DBGU_IMR</a></div><div class="ttdeci">AT91_REG DBGU_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00289">AT91SAM7X256.h:289</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a0c9c6edf94968a23bfecf78872abe945"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a0c9c6edf94968a23bfecf78872abe945">_AT91S_PWMC::PWMC_ENA</a></div><div class="ttdeci">AT91_REG PWMC_ENA</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01036">AT91SAM7X256.h:1036</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a196274203c19a4f6d0aa6c05acd711ec"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a></div><div class="ttdeci">struct _AT91S_SSC * AT91PS_SSC</div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a078502d40816a815a5ab187fde36e01c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a078502d40816a815a5ab187fde36e01c">_AT91S_ADC::ADC_IMR</a></div><div class="ttdeci">AT91_REG ADC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01619">AT91SAM7X256.h:1619</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a15d473588119af649205c986be0e6639"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a15d473588119af649205c986be0e6639">_AT91S_PDC::PDC_TPR</a></div><div class="ttdeci">AT91_REG PDC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00264">AT91SAM7X256.h:264</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a091b71f9f606a54b115910aed19d5416"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a091b71f9f606a54b115910aed19d5416">_AT91S_USART::US_MR</a></div><div class="ttdeci">AT91_REG US_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00768">AT91SAM7X256.h:768</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_af9790a9208a6ae1554938439df1872d3"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#af9790a9208a6ae1554938439df1872d3">_AT91S_AIC::AIC_FFDR</a></div><div class="ttdeci">AT91_REG AIC_FFDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00236">AT91SAM7X256.h:236</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a265c94a643d649b9e59c2b514bd2fd61"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a265c94a643d649b9e59c2b514bd2fd61">_AT91S_SYSC::SYSC_AIC_FVR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FVR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00044">AT91SAM7S64.h:44</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html_af5f89e2cc25c4435f046ef4b53d3f298"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html#af5f89e2cc25c4435f046ef4b53d3f298">_AT91S_RSTC::RSTC_RSR</a></div><div class="ttdeci">AT91_REG RSTC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00495">AT91SAM7X256.h:495</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a76455c894d6e7899035d2084328639f7"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a></div><div class="ttdeci">struct _AT91S_PITC * AT91PS_PITC</div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a466a95b5a494e3c46e3d865a683b20fe"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a466a95b5a494e3c46e3d865a683b20fe">_AT91S_PIO::PIO_SODR</a></div><div class="ttdeci">AT91_REG PIO_SODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00367">AT91SAM7X256.h:367</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_af6b8ea03a5ac5f1450aa6d9a128e5bd8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#af6b8ea03a5ac5f1450aa6d9a128e5bd8">_AT91S_SYSC::SYSC_PMC_MCFR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00132">AT91SAM7S64.h:132</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ad0b62db4d5490f3f3868fc10e36d300c"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ad0b62db4d5490f3f3868fc10e36d300c">_AT91S_AIC::AIC_FFER</a></div><div class="ttdeci">AT91_REG AIC_FFER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00235">AT91SAM7X256.h:235</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a084f2cf43aa620b87b685b910eee8929"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a084f2cf43aa620b87b685b910eee8929">_AT91S_SSC::SSC_CMR</a></div><div class="ttdeci">AT91_REG SSC_CMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00863">AT91SAM7X256.h:863</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ab6e09edeb5fc1310ca1222e857c76176"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ab6e09edeb5fc1310ca1222e857c76176">_AT91S_USART::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[5]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00778">AT91SAM7X256.h:778</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ac48ce68be7072d9626d8f4d608791ab3"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ac48ce68be7072d9626d8f4d608791ab3">AT91S_AIC</a></div><div class="ttdeci">struct _AT91S_AIC AT91S_AIC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a7e52fd28003dde25ddfd5923d0737a44"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7e52fd28003dde25ddfd5923d0737a44">_AT91S_SYSC::SYSC_DBGU_IMR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00066">AT91SAM7S64.h:66</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ae7188adcbae36017e522f216c5523d9f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae7188adcbae36017e522f216c5523d9f">_AT91S_SYSC::SYSC_PIOA_ODR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ODR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00092">AT91SAM7S64.h:92</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_ac122daa3cb4b2bf33d016fc54dab8fff"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#ac122daa3cb4b2bf33d016fc54dab8fff">_AT91S_PWMC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[64]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01045">AT91SAM7X256.h:1045</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html">_AT91S_PMC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00429">AT91SAM7X256.h:429</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a08646a81d084111d08695c1c8078ef39"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a08646a81d084111d08695c1c8078ef39">_AT91S_SYSC::SYSC_PIOA_IFDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00096">AT91SAM7S64.h:96</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a6f94eb6d5895322585db6a440e9cafd1"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6f94eb6d5895322585db6a440e9cafd1">_AT91S_SYSC::SYSC_DBGU_CSR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_CSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00067">AT91SAM7S64.h:67</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_af1ae45e2103e19f10fde08c2476de94e"><div class="ttname"><a href="struct___a_t91_s___t_c.html#af1ae45e2103e19f10fde08c2476de94e">_AT91S_TC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01158">AT91SAM7X256.h:1158</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a08ea9921359c45c640b6911fda1dddfb"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a08ea9921359c45c640b6911fda1dddfb">_AT91S_USART::US_RHR</a></div><div class="ttdeci">AT91_REG US_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00773">AT91SAM7X256.h:773</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html">_AT91S_SSC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00861">AT91SAM7X256.h:861</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abd2c7373808eb04fd2a42031cd2ba7b0"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abd2c7373808eb04fd2a42031cd2ba7b0">_AT91S_SSC::SSC_THR</a></div><div class="ttdeci">AT91_REG SSC_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00870">AT91SAM7X256.h:870</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ad2620a66d1ff140dabc2d6ea26c837a9"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ad2620a66d1ff140dabc2d6ea26c837a9">_AT91S_PIO::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00378">AT91SAM7X256.h:378</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a7d665c963fd38dbaf2f5494cb31f9538"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7d665c963fd38dbaf2f5494cb31f9538">_AT91S_SYSC::SYSC_PIOA_MDSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00109">AT91SAM7S64.h:109</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a3cc49e27722e8de9d6d5fadb6445c391"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a3cc49e27722e8de9d6d5fadb6445c391">_AT91S_TCB::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01290">AT91SAM7X256.h:1290</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a6f8ffad1297565030f16fa75b0adeaf8"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a6f8ffad1297565030f16fa75b0adeaf8">AT91S_SPI</a></div><div class="ttdeci">struct _AT91S_SPI AT91S_SPI</div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_acb154ebb26915055b93b17753a749ef5"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#acb154ebb26915055b93b17753a749ef5">_AT91S_ADC::ADC_CHER</a></div><div class="ttdeci">AT91_REG ADC_CHER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01612">AT91SAM7X256.h:1612</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_adf8a3862cc1c6e10f09b682e36dcac2a"><div class="ttname"><a href="struct___a_t91_s___t_c.html#adf8a3862cc1c6e10f09b682e36dcac2a">_AT91S_TC::TC_RC</a></div><div class="ttdeci">AT91_REG TC_RC</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01162">AT91SAM7X256.h:1162</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ab09ba0a9de6924c76075026b2cd29b15"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ab09ba0a9de6924c76075026b2cd29b15">_AT91S_DBGU::DBGU_RHR</a></div><div class="ttdeci">AT91_REG DBGU_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00291">AT91SAM7X256.h:291</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a32219a9e13177af2a8d346822b699fe3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a32219a9e13177af2a8d346822b699fe3">_AT91S_SYSC::Reserved8</a></div><div class="ttdeci">AT91_REG Reserved8[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00098">AT91SAM7S64.h:98</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html">_AT91S_USART</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00766">AT91SAM7X256.h:766</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_ae1a9fb05c89fe1a67b8a519ac04cff88"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#ae1a9fb05c89fe1a67b8a519ac04cff88">_AT91S_PWMC_CH::PWMC_CCNTR</a></div><div class="ttdeci">AT91_REG PWMC_CCNTR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01009">AT91SAM7X256.h:1009</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html_a94062b99900bea54ab1e8d7bb1295416"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html#a94062b99900bea54ab1e8d7bb1295416">_AT91S_RSTC::RSTC_RMR</a></div><div class="ttdeci">AT91_REG RSTC_RMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00496">AT91SAM7X256.h:496</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a40f09d0bd80e0c6cda2435c363e9adf4"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a40f09d0bd80e0c6cda2435c363e9adf4">_AT91S_TCB::TCB_TC0</a></div><div class="ttdeci">AT91S_TC TCB_TC0</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01287">AT91SAM7X256.h:1287</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html">_AT91S_TCB</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01286">AT91SAM7X256.h:1286</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aed8bc9c0548c5dbcb7e23c9263cdb357"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aed8bc9c0548c5dbcb7e23c9263cdb357">_AT91S_SYSC::SYSC_PMC_SCER</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SCER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00123">AT91SAM7S64.h:123</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a4852182cb23d8db3fbf8fa7d383e18b9"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a4852182cb23d8db3fbf8fa7d383e18b9">_AT91S_SSC::SSC_TFMR</a></div><div class="ttdeci">AT91_REG SSC_TFMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00868">AT91SAM7X256.h:868</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a8803317070c9bb96c65a5cc06e3580c8"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a8803317070c9bb96c65a5cc06e3580c8">_AT91S_ADC::ADC_MR</a></div><div class="ttdeci">AT91_REG ADC_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01610">AT91SAM7X256.h:1610</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_abb7191eb0dbf277a2c112a49d6100b6b"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#abb7191eb0dbf277a2c112a49d6100b6b">_AT91S_DBGU::DBGU_CSR</a></div><div class="ttdeci">AT91_REG DBGU_CSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00290">AT91SAM7X256.h:290</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a6190b064c905e147026c98b859cf6c64"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6190b064c905e147026c98b859cf6c64">_AT91S_SYSC::SYSC_WDTC_WDMR</a></div><div class="ttdeci">AT91_REG SYSC_WDTC_WDMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00156">AT91SAM7S64.h:156</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_ae8856b782ec118cfa748f7608a16c3d8"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ae8856b782ec118cfa748f7608a16c3d8">_AT91S_UDP::UDP_FDR</a></div><div class="ttdeci">AT91_REG UDP_FDR[6]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01086">AT91SAM7X256.h:1086</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_a9552be45c7dbc7f54aa406c6b77ee7e5"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a9552be45c7dbc7f54aa406c6b77ee7e5">_AT91S_MC::MC_FMR</a></div><div class="ttdeci">AT91_REG MC_FMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00609">AT91SAM7X256.h:609</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a067b4a843701505ae16aed93be7f9dfc"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a067b4a843701505ae16aed93be7f9dfc">_AT91S_SYSC::SYSC_AIC_DCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_DCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00056">AT91SAM7S64.h:56</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a3b5fc249e9601790f59fe4fdfac04e16"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a3b5fc249e9601790f59fe4fdfac04e16">AT91S_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC AT91S_RSTC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a65f1af60a7c2a09dc58882e519ec0655"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a65f1af60a7c2a09dc58882e519ec0655">_AT91S_SYSC::SYSC_PIOA_ODSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00101">AT91SAM7S64.h:101</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a87e2faa4216a1bc13d6532fbe31c9289"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a87e2faa4216a1bc13d6532fbe31c9289">_AT91S_SYSC::SYSC_RSTC_RCR</a></div><div class="ttdeci">AT91_REG SYSC_RSTC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00143">AT91SAM7S64.h:143</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html">_AT91S_AIC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00217">AT91SAM7X256.h:217</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_ad411b434088b85244317aed969575a84"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#ad411b434088b85244317aed969575a84">_AT91S_PITC::PITC_PIVR</a></div><div class="ttdeci">AT91_REG PITC_PIVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00551">AT91SAM7X256.h:551</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html">_AT91S_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01608">AT91SAM7X256.h:1608</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a01fea47ca1fdeb2bf544efd5dc78f6cf"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a01fea47ca1fdeb2bf544efd5dc78f6cf">_AT91S_PWMC::PWMC_ISR</a></div><div class="ttdeci">AT91_REG PWMC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01042">AT91SAM7X256.h:1042</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_ace0b95ad9d5233e4b47fca37a8fe8129"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#ace0b95ad9d5233e4b47fca37a8fe8129">_AT91S_SSC::SSC_IDR</a></div><div class="ttdeci">AT91_REG SSC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00877">AT91SAM7X256.h:877</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ac3e3e3878b160198cf5e4b715d486ae9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac3e3e3878b160198cf5e4b715d486ae9">_AT91S_SYSC::SYSC_PMC_MCKR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_MCKR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00135">AT91SAM7S64.h:135</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a6227f4ced23603141013b0a810c097fc"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a6227f4ced23603141013b0a810c097fc">_AT91S_SPI::SPI_RCR</a></div><div class="ttdeci">AT91_REG SPI_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00697">AT91SAM7X256.h:697</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_acdccf0e5fc2b85fa777ac58a968139b7"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#acdccf0e5fc2b85fa777ac58a968139b7">_AT91S_USART::US_IDR</a></div><div class="ttdeci">AT91_REG US_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00770">AT91SAM7X256.h:770</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_aca86ac6667736a8d56eccb63699eea6b"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#aca86ac6667736a8d56eccb63699eea6b">_AT91S_SSC::SSC_PTSR</a></div><div class="ttdeci">AT91_REG SSC_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00889">AT91SAM7X256.h:889</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a356b75d8c24799cef2b668df80364eac"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a356b75d8c24799cef2b668df80364eac">AT91S_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH AT91S_PWMC_CH</div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_ac235985e8fa3bbf38093a7153c621d66"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#ac235985e8fa3bbf38093a7153c621d66">_AT91S_TCB::TCB_BMR</a></div><div class="ttdeci">AT91_REG TCB_BMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01294">AT91SAM7X256.h:1294</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a1288b3d531b90cd4f22f5d21f2eee5da"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a1288b3d531b90cd4f22f5d21f2eee5da">_AT91S_SYSC::SYSC_DBGU_IER</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_IER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00064">AT91SAM7S64.h:64</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ac5a349b08f7830477c11cca565161146"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ac5a349b08f7830477c11cca565161146">_AT91S_DBGU::DBGU_C1R</a></div><div class="ttdeci">AT91_REG DBGU_C1R</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00221">AT91SAM7S64.h:221</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ad56706f066df53d9e94181dae91a2c35"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad56706f066df53d9e94181dae91a2c35">_AT91S_SYSC::SYSC_DBGU_TNCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00083">AT91SAM7S64.h:83</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a5a38f6f03d5b58b98d47b3e0ee25f3fb"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a5a38f6f03d5b58b98d47b3e0ee25f3fb">_AT91S_PIO::PIO_ODSR</a></div><div class="ttdeci">AT91_REG PIO_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00369">AT91SAM7X256.h:369</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ac23a7212a76ad27ac45c044825e4c793"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac23a7212a76ad27ac45c044825e4c793">_AT91S_SYSC::SYSC_PMC_SCDR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SCDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00124">AT91SAM7S64.h:124</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ac1d716874308d0bf09bbcfc8874236f2"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ac1d716874308d0bf09bbcfc8874236f2">_AT91S_ADC::ADC_PTCR</a></div><div class="ttdeci">AT91_REG ADC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01637">AT91SAM7X256.h:1637</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a6454ec358a78c11a66179bb97832f2d3"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a6454ec358a78c11a66179bb97832f2d3">_AT91S_PDC::PDC_RNPR</a></div><div class="ttdeci">AT91_REG PDC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00266">AT91SAM7X256.h:266</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_acf23d1b957d39bbaf573a1b8872ab3c4"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#acf23d1b957d39bbaf573a1b8872ab3c4">_AT91S_ADC::ADC_TNPR</a></div><div class="ttdeci">AT91_REG ADC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01635">AT91SAM7X256.h:1635</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a7e05a3f231462070b17618e77925b7ea"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a7e05a3f231462070b17618e77925b7ea">_AT91S_USART::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00781">AT91SAM7X256.h:781</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_ab55c9303c8ea02641dc24182c544139e"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#ab55c9303c8ea02641dc24182c544139e">_AT91S_PMC::PMC_SCSR</a></div><div class="ttdeci">AT91_REG PMC_SCSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00432">AT91SAM7X256.h:432</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_af60e80f41df05b48b2644ef68f03e8cc"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC * AT91PS_PWMC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aeca14c5758e37845567d06defc2e7aec"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aeca14c5758e37845567d06defc2e7aec">_AT91S_SYSC::SYSC_PIOA_OSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00093">AT91SAM7S64.h:93</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a5be217ac50dbfcfb9c812e1755db216b"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a5be217ac50dbfcfb9c812e1755db216b">_AT91S_PMC::PMC_IER</a></div><div class="ttdeci">AT91_REG PMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00446">AT91SAM7X256.h:446</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a5fa3fec02b70bc1188199cd02f3e6026"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5fa3fec02b70bc1188199cd02f3e6026">_AT91S_SYSC::SYSC_PIOA_IDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00104">AT91SAM7S64.h:104</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a9d0df3b329e992ee3dbd3ace22421087"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a9d0df3b329e992ee3dbd3ace22421087">_AT91S_USART::US_TTGR</a></div><div class="ttdeci">AT91_REG US_TTGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00777">AT91SAM7X256.h:777</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a1edfe16bbff4bebd75ec891cd83ae074"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a1edfe16bbff4bebd75ec891cd83ae074">_AT91S_DBGU::DBGU_PTCR</a></div><div class="ttdeci">AT91_REG DBGU_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00307">AT91SAM7X256.h:307</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_aea550a0b52e5da6d7a3ad259dbf90e01"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#aea550a0b52e5da6d7a3ad259dbf90e01">_AT91S_TWI::TWI_SR</a></div><div class="ttdeci">AT91_REG TWI_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00965">AT91SAM7X256.h:965</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_a482110506eb725a2c144619e0bb0547d"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#a482110506eb725a2c144619e0bb0547d">_AT91S_RTTC::RTTC_RTSR</a></div><div class="ttdeci">AT91_REG RTTC_RTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00529">AT91SAM7X256.h:529</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a533565afac018362cb6d559881ff0f13"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a533565afac018362cb6d559881ff0f13">_AT91S_PIO::PIO_ASR</a></div><div class="ttdeci">AT91_REG PIO_ASR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00383">AT91SAM7X256.h:383</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a092b8606a90cce33314e4d65d468e72c"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a092b8606a90cce33314e4d65d468e72c">_AT91S_SSC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00871">AT91SAM7X256.h:871</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a884f8f1e85e9a4b2999bcb83eb7fbace"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a884f8f1e85e9a4b2999bcb83eb7fbace">_AT91S_ADC::ADC_RNCR</a></div><div class="ttdeci">AT91_REG ADC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01634">AT91SAM7X256.h:1634</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_aa4c5df84e8740458cb75b9e3a9a1b940"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#aa4c5df84e8740458cb75b9e3a9a1b940">_AT91S_ADC::ADC_IER</a></div><div class="ttdeci">AT91_REG ADC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01617">AT91SAM7X256.h:1617</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a42d728c427681538acf8c24de982d4bd"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a42d728c427681538acf8c24de982d4bd">_AT91S_USART::US_RNCR</a></div><div class="ttdeci">AT91_REG US_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00789">AT91SAM7X256.h:789</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a488891d3a2370ac9f45a4ff17284d9fc"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a488891d3a2370ac9f45a4ff17284d9fc">_AT91S_PIO::PIO_PDSR</a></div><div class="ttdeci">AT91_REG PIO_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00370">AT91SAM7X256.h:370</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7ab27adf16a2d8f50153ff4f2888f9a8"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7ab27adf16a2d8f50153ff4f2888f9a8">_AT91S_PIO::PIO_MDDR</a></div><div class="ttdeci">AT91_REG PIO_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00376">AT91SAM7X256.h:376</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a95a4a7f55207ab606cced3b0eb15a48a"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a95a4a7f55207ab606cced3b0eb15a48a">_AT91S_USART::US_NER</a></div><div class="ttdeci">AT91_REG US_NER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00780">AT91SAM7X256.h:780</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_afcd769f5306ec28650c7e78c9283c31b"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#afcd769f5306ec28650c7e78c9283c31b">_AT91S_SSC::SSC_RNCR</a></div><div class="ttdeci">AT91_REG SSC_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00885">AT91SAM7X256.h:885</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a93b7813ecc59b9390c6c851b3d5229aa"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a93b7813ecc59b9390c6c851b3d5229aa">AT91PS_SYSC</a></div><div class="ttdeci">struct _AT91S_SYSC * AT91PS_SYSC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a77f8b5e69412b83e2221384ac1b0036b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a77f8b5e69412b83e2221384ac1b0036b">_AT91S_SYSC::SYSC_AIC_SMR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_SMR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00041">AT91SAM7S64.h:41</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_aaaee23426dcf3698e52ba1953ac4a752"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#aaaee23426dcf3698e52ba1953ac4a752">_AT91S_AIC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00226">AT91SAM7X256.h:226</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7e7a1da05d277f207aed36d54ffb9544"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7e7a1da05d277f207aed36d54ffb9544">_AT91S_PIO::PIO_IFER</a></div><div class="ttdeci">AT91_REG PIO_IFER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00363">AT91SAM7X256.h:363</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a7172b8a93b54c122f4e7ca6c6aa6520c"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a7172b8a93b54c122f4e7ca6c6aa6520c">_AT91S_PMC::PMC_MCKR</a></div><div class="ttdeci">AT91_REG PMC_MCKR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00442">AT91SAM7X256.h:442</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_ad7d236e9821cefe1ae1f4a8e1487fd58"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#ad7d236e9821cefe1ae1f4a8e1487fd58">_AT91S_USART::US_RCR</a></div><div class="ttdeci">AT91_REG US_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00785">AT91SAM7X256.h:785</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a21ec9d439f9a93d433e51086767e9027"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a21ec9d439f9a93d433e51086767e9027">_AT91S_UDP::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01075">AT91SAM7X256.h:1075</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_afaf616d3586cc1555536b1ffa8194736"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#afaf616d3586cc1555536b1ffa8194736">_AT91S_USART::US_RNPR</a></div><div class="ttdeci">AT91_REG US_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00788">AT91SAM7X256.h:788</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a8b1b464479633855a98501a4adce4109"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8b1b464479633855a98501a4adce4109">_AT91S_SYSC::SYSC_AIC_IDCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IDCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00051">AT91SAM7S64.h:51</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_af1e2f7a6c985a44db454a38df40ee4ff"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#af1e2f7a6c985a44db454a38df40ee4ff">_AT91S_TWI::TWI_IDR</a></div><div class="ttdeci">AT91_REG TWI_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00967">AT91SAM7X256.h:967</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a5d6553c05d0a9468b53a3521e9dc2d03"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a5d6553c05d0a9468b53a3521e9dc2d03">_AT91S_SPI::SPI_CR</a></div><div class="ttdeci">AT91_REG SPI_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00685">AT91SAM7X256.h:685</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a66224add5cbd13520d0b5d0a38fc5c04"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a66224add5cbd13520d0b5d0a38fc5c04">_AT91S_SSC::SSC_TPR</a></div><div class="ttdeci">AT91_REG SSC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00882">AT91SAM7X256.h:882</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a95a238b8829c398afbd6a1c51331a091"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a95a238b8829c398afbd6a1c51331a091">_AT91S_ADC::ADC_CR</a></div><div class="ttdeci">AT91_REG ADC_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01609">AT91SAM7X256.h:1609</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_ad1688f602dd1c369fc1604c51cc05c2f"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#ad1688f602dd1c369fc1604c51cc05c2f">_AT91S_PDC::PDC_RCR</a></div><div class="ttdeci">AT91_REG PDC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00263">AT91SAM7X256.h:263</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ab225cc211eb5ecf188b398f1bd91f645"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a></div><div class="ttdeci">struct _AT91S_ADC * AT91PS_ADC</div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a528dd78ce6aa4cc56026e2dc7380282d"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a528dd78ce6aa4cc56026e2dc7380282d">_AT91S_PMC::PMC_SCDR</a></div><div class="ttdeci">AT91_REG PMC_SCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00431">AT91SAM7X256.h:431</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_acfeaea7a034a8dbfffba7b9070d4e2a3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#acfeaea7a034a8dbfffba7b9070d4e2a3">_AT91S_SYSC::SYSC_PIOA_PPUER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00112">AT91SAM7S64.h:112</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a5532b0195b9c88de30a74b7d38c072ac"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a5532b0195b9c88de30a74b7d38c072ac">AT91S_ADC</a></div><div class="ttdeci">struct _AT91S_ADC AT91S_ADC</div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a60d9f7a2b18f12ca66bfc5591d871720"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a60d9f7a2b18f12ca66bfc5591d871720">_AT91S_PMC::PMC_MOR</a></div><div class="ttdeci">AT91_REG PMC_MOR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00438">AT91SAM7X256.h:438</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a13486a9a19a3b6bea5e1b48eddb00e66"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a13486a9a19a3b6bea5e1b48eddb00e66">_AT91S_PIO::PIO_PPUDR</a></div><div class="ttdeci">AT91_REG PIO_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00379">AT91SAM7X256.h:379</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a41029227f612f1bf9f802d606fee55af"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a41029227f612f1bf9f802d606fee55af">_AT91S_PMC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00440">AT91SAM7X256.h:440</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a6e526083c78d36b5a992e12994a7e1d7"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a6e526083c78d36b5a992e12994a7e1d7">_AT91S_ADC::ADC_TNCR</a></div><div class="ttdeci">AT91_REG ADC_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01636">AT91SAM7X256.h:1636</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a24c5fdc79496c38c524aaf04e7f1f9a7"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a24c5fdc79496c38c524aaf04e7f1f9a7">_AT91S_SSC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[2]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00874">AT91SAM7X256.h:874</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abfb70171b2d8f15f25b4b9887caea0a0"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abfb70171b2d8f15f25b4b9887caea0a0">_AT91S_SSC::SSC_CR</a></div><div class="ttdeci">AT91_REG SSC_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00862">AT91SAM7X256.h:862</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a3a8924d153f0984fde5c27c4203bab08"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a3a8924d153f0984fde5c27c4203bab08">_AT91S_SPI::SPI_PTCR</a></div><div class="ttdeci">AT91_REG SPI_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00704">AT91SAM7X256.h:704</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ac97ba0756f8a0d170a490f8b07ebd8d1"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU * AT91PS_DBGU</div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a5f5906b2353858357fa0d4375aa7a358"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a5f5906b2353858357fa0d4375aa7a358">AT91S_SSC</a></div><div class="ttdeci">struct _AT91S_SSC AT91S_SSC</div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a18e9b0b4c9a04b201a2fe8ff1a50840b"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a18e9b0b4c9a04b201a2fe8ff1a50840b">AT91S_PITC</a></div><div class="ttdeci">struct _AT91S_PITC AT91S_PITC</div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ab518314d82502388d3b769b90cc82c4c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ab518314d82502388d3b769b90cc82c4c">_AT91S_ADC::ADC_CHSR</a></div><div class="ttdeci">AT91_REG ADC_CHSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01614">AT91SAM7X256.h:1614</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a1a5a8c31c01b731a58c17dbd315c693a"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a1a5a8c31c01b731a58c17dbd315c693a">_AT91S_TC::TC_RA</a></div><div class="ttdeci">AT91_REG TC_RA</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01160">AT91SAM7X256.h:1160</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a44892794b398f4ebc5ac9b02e9469d4b"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a44892794b398f4ebc5ac9b02e9469d4b">AT91S_TC</a></div><div class="ttdeci">struct _AT91S_TC AT91S_TC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a4c051cb1d0fab9c7639756cc4bd07c54"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4c051cb1d0fab9c7639756cc4bd07c54">_AT91S_SYSC::SYSC_DBGU_BRGR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00070">AT91SAM7S64.h:70</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a7e81136413c472bc2088bf420a93b78a"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a7e81136413c472bc2088bf420a93b78a">_AT91S_ADC::ADC_TPR</a></div><div class="ttdeci">AT91_REG ADC_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01631">AT91SAM7X256.h:1631</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a2a0f202036c714f7bf5f9bca1005e665"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2a0f202036c714f7bf5f9bca1005e665">_AT91S_SYSC::SYSC_AIC_IMR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00047">AT91SAM7S64.h:47</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a3ba02e62e84225fae0f948a38753c027"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a3ba02e62e84225fae0f948a38753c027">_AT91S_PMC::PMC_PCSR</a></div><div class="ttdeci">AT91_REG PMC_PCSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00436">AT91SAM7X256.h:436</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a3db872caff97a01a9bd7893195250bfe"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3db872caff97a01a9bd7893195250bfe">_AT91S_SYSC::SYSC_PIOA_OER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00091">AT91SAM7S64.h:91</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a64a6454a4fb96b9495b0d8ecbc9b944b"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a64a6454a4fb96b9495b0d8ecbc9b944b">_AT91S_SPI::SPI_RNCR</a></div><div class="ttdeci">AT91_REG SPI_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00701">AT91SAM7X256.h:701</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a0e8abda9d782cc153ffc02654f44a41d"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a0e8abda9d782cc153ffc02654f44a41d">_AT91S_SSC::SSC_RC0R</a></div><div class="ttdeci">AT91_REG SSC_RC0R</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00822">AT91SAM7S64.h:822</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a8b70f2c612795d4cf0abbe9763a42e37"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a8b70f2c612795d4cf0abbe9763a42e37">_AT91S_ADC::ADC_CDR5</a></div><div class="ttdeci">AT91_REG ADC_CDR5</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01625">AT91SAM7X256.h:1625</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a0f2da9b081acad0a45203082618d9237"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a0f2da9b081acad0a45203082618d9237">_AT91S_SYSC::SYSC_PIOA_PSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00089">AT91SAM7S64.h:89</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a5afd4ceafe882908d381d7f6b59980e6"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5afd4ceafe882908d381d7f6b59980e6">_AT91S_SYSC::SYSC_PIOA_ABSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00117">AT91SAM7S64.h:117</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a3818bbc0ea23c8beef3797db1be2d36e"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a3818bbc0ea23c8beef3797db1be2d36e">_AT91S_PMC::PMC_SR</a></div><div class="ttdeci">AT91_REG PMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00448">AT91SAM7X256.h:448</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_a8ab395fa84b6a94bd6df0ab1aafc42ab"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a8ab395fa84b6a94bd6df0ab1aafc42ab">_AT91S_CKGR::CKGR_PLLR</a></div><div class="ttdeci">AT91_REG CKGR_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00400">AT91SAM7X256.h:400</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a6292b8600ce2f8f03d8a1967dd632127"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6292b8600ce2f8f03d8a1967dd632127">_AT91S_SYSC::SYSC_RSTC_RSR</a></div><div class="ttdeci">AT91_REG SYSC_RSTC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00144">AT91SAM7S64.h:144</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ad98a2d712fd626ab4e7f4a03a67b92a3"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ad98a2d712fd626ab4e7f4a03a67b92a3">_AT91S_PIO::PIO_OER</a></div><div class="ttdeci">AT91_REG PIO_OER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00359">AT91SAM7X256.h:359</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a00abc9a57833509ddadb432ed0305cfa"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a00abc9a57833509ddadb432ed0305cfa">_AT91S_SYSC::SYSC_DBGU_CR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_CR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00062">AT91SAM7S64.h:62</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a7e189cd0e1220582b9e1b3ae34a1e887"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a7e189cd0e1220582b9e1b3ae34a1e887">_AT91S_TWI::TWI_RHR</a></div><div class="ttdeci">AT91_REG TWI_RHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00969">AT91SAM7X256.h:969</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a764beffd3dfa2994117ce80ec178ac8a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a764beffd3dfa2994117ce80ec178ac8a">_AT91S_DBGU::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[45]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00298">AT91SAM7X256.h:298</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html">_AT91S_PWMC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01034">AT91SAM7X256.h:1034</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a2f6a6590e2a939e442401432b516b4c6"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a2f6a6590e2a939e442401432b516b4c6">_AT91S_PIO::PIO_ISR</a></div><div class="ttdeci">AT91_REG PIO_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00374">AT91SAM7X256.h:374</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_ab2436c0f24250cfc5f3d5b4cc63b62b9"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ab2436c0f24250cfc5f3d5b4cc63b62b9">_AT91S_UDP::UDP_FADDR</a></div><div class="ttdeci">AT91_REG UDP_FADDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01074">AT91SAM7X256.h:1074</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a65d8bc07b873894ee565051c8b24b3ec"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a65d8bc07b873894ee565051c8b24b3ec">AT91S_MC</a></div><div class="ttdeci">struct _AT91S_MC AT91S_MC</div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a21220f0508a5ec5c7737a82afa89dc35"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a21220f0508a5ec5c7737a82afa89dc35">_AT91S_PDC::PDC_TNPR</a></div><div class="ttdeci">AT91_REG PDC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00268">AT91SAM7X256.h:268</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ae76bc1b0ba64d5834a828d4cc3c87a7e"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ae76bc1b0ba64d5834a828d4cc3c87a7e">AT91S_PDC</a></div><div class="ttdeci">struct _AT91S_PDC AT91S_PDC</div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_a3c4048178d861a2361da69de58886823"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#a3c4048178d861a2361da69de58886823">_AT91S_CKGR::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00399">AT91SAM7X256.h:399</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_af0fcbe1b1fb83dedd5311cdcb45138cc"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#af0fcbe1b1fb83dedd5311cdcb45138cc">_AT91S_USART::US_RTOR</a></div><div class="ttdeci">AT91_REG US_RTOR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00776">AT91SAM7X256.h:776</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a118d80057e9ac84dd0a74af7837d20a8"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a118d80057e9ac84dd0a74af7837d20a8">_AT91S_SYSC::SYSC_PMC_IDR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00139">AT91SAM7S64.h:139</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a4ec4d1ca9ff924989681cdec750b4faa"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a4ec4d1ca9ff924989681cdec750b4faa">_AT91S_ADC::ADC_LCDR</a></div><div class="ttdeci">AT91_REG ADC_LCDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01616">AT91SAM7X256.h:1616</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a2db6d3cdd632cfa69686b5186e47b9de"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2db6d3cdd632cfa69686b5186e47b9de">_AT91S_AIC::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00234">AT91SAM7X256.h:234</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_aa3a4bff1437b454b5d2959b1ec71baf1"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#aa3a4bff1437b454b5d2959b1ec71baf1">_AT91S_DBGU::DBGU_TPR</a></div><div class="ttdeci">AT91_REG DBGU_TPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00301">AT91SAM7X256.h:301</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_ac5fda5dfb1c8d684760677f9531e4707"><div class="ttname"><a href="struct___a_t91_s___t_c.html#ac5fda5dfb1c8d684760677f9531e4707">_AT91S_TC::TC_CV</a></div><div class="ttdeci">AT91_REG TC_CV</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01159">AT91SAM7X256.h:1159</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a505e9f99d4497c2731ec97c61e75987b"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a505e9f99d4497c2731ec97c61e75987b">_AT91S_DBGU::DBGU_IER</a></div><div class="ttdeci">AT91_REG DBGU_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00287">AT91SAM7X256.h:287</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_aa3a9b49a233df3fc828073e041f36049"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aa3a9b49a233df3fc828073e041f36049">_AT91S_PIO::PIO_IMR</a></div><div class="ttdeci">AT91_REG PIO_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00373">AT91SAM7X256.h:373</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a91998f2d7e11c486a62f413776f6ea47"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a91998f2d7e11c486a62f413776f6ea47">_AT91S_PWMC::PWMC_IDR</a></div><div class="ttdeci">AT91_REG PWMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01040">AT91SAM7X256.h:1040</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a34f5675243d34c85da1c4e870f0654aa"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a34f5675243d34c85da1c4e870f0654aa">_AT91S_USART::US_PTCR</a></div><div class="ttdeci">AT91_REG US_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00792">AT91SAM7X256.h:792</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_a57612900eca5edeaf8ac6abf329b377b"><div class="ttname"><a href="struct___a_t91_s___m_c.html#a57612900eca5edeaf8ac6abf329b377b">_AT91S_MC::MC_RCR</a></div><div class="ttdeci">AT91_REG MC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00605">AT91SAM7X256.h:605</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a02bcd70d97365e4c3c60ef4fa7b82fe7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a02bcd70d97365e4c3c60ef4fa7b82fe7">_AT91S_SYSC::Reserved15</a></div><div class="ttdeci">AT91_REG Reserved15[1]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00133">AT91SAM7S64.h:133</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a685edb3bb735a93e5316377a988f58ab"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a685edb3bb735a93e5316377a988f58ab">_AT91S_SYSC::SYSC_PIOA_SODR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_SODR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00099">AT91SAM7S64.h:99</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a42d7a08c174cf147cc72f02967b9f36a"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a42d7a08c174cf147cc72f02967b9f36a">_AT91S_SSC::SSC_RSHR</a></div><div class="ttdeci">AT91_REG SSC_RSHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00872">AT91SAM7X256.h:872</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_afeca3684d605f359cd9e9ea9b1e546a5"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#afeca3684d605f359cd9e9ea9b1e546a5">_AT91S_SPI::SPI_RNPR</a></div><div class="ttdeci">AT91_REG SPI_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00700">AT91SAM7X256.h:700</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a92c067973135b5e0cf87b9a0298aa646"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a92c067973135b5e0cf87b9a0298aa646">_AT91S_SSC::SSC_IMR</a></div><div class="ttdeci">AT91_REG SSC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00878">AT91SAM7X256.h:878</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_abfe51da216ae435c31852efbcfa92db7"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a></div><div class="ttdeci">struct _AT91S_TC * AT91PS_TC</div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a8cbcb365dc730062e8d25307c54305f5"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a8cbcb365dc730062e8d25307c54305f5">_AT91S_PIO::PIO_OWDR</a></div><div class="ttdeci">AT91_REG PIO_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00388">AT91SAM7X256.h:388</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ad50d494de6fc6381f1f98ca95019f2a4"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ad50d494de6fc6381f1f98ca95019f2a4">_AT91S_AIC::AIC_DCR</a></div><div class="ttdeci">AT91_REG AIC_DCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00233">AT91SAM7X256.h:233</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_w_i_html_a6db63eb6f9c1504221a2d53fcfc14fa2"><div class="ttname"><a href="struct___a_t91_s___t_w_i.html#a6db63eb6f9c1504221a2d53fcfc14fa2">_AT91S_TWI::TWI_MMR</a></div><div class="ttdeci">AT91_REG TWI_MMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00960">AT91SAM7X256.h:960</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_adc2d66a9b251e35fc29fc3989c3de30a"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#adc2d66a9b251e35fc29fc3989c3de30a">_AT91S_DBGU::DBGU_BRGR</a></div><div class="ttdeci">AT91_REG DBGU_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00293">AT91SAM7X256.h:293</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html_a208e358e5e40be90d09f42cf90683b19"><div class="ttname"><a href="struct___a_t91_s___t_c.html#a208e358e5e40be90d09f42cf90683b19">_AT91S_TC::TC_IER</a></div><div class="ttdeci">AT91_REG TC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01164">AT91SAM7X256.h:1164</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_aff721192edce1be478138f33180ed9ed"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aff721192edce1be478138f33180ed9ed">_AT91S_PIO::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00366">AT91SAM7X256.h:366</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_a9bd363b91bbf1fad7c2205b403f4bda0"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#a9bd363b91bbf1fad7c2205b403f4bda0">_AT91S_PWMC_CH::PWMC_CPRDR</a></div><div class="ttdeci">AT91_REG PWMC_CPRDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01008">AT91SAM7X256.h:1008</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a8b1413ef206fd57fcd3dbedaeebbb0a5"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a8b1413ef206fd57fcd3dbedaeebbb0a5">_AT91S_SPI::SPI_IDR</a></div><div class="ttdeci">AT91_REG SPI_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00691">AT91SAM7X256.h:691</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a05b94f8432b0a50446e30b4e3529f677"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a05b94f8432b0a50446e30b4e3529f677">_AT91S_DBGU::DBGU_PTSR</a></div><div class="ttdeci">AT91_REG DBGU_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00308">AT91SAM7X256.h:308</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html">_AT91S_PDC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00261">AT91SAM7X256.h:261</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_af9dea3e4136eb95ce33c311d9e60777a"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#af9dea3e4136eb95ce33c311d9e60777a">_AT91S_PWMC::PWMC_CH</a></div><div class="ttdeci">AT91S_PWMC_CH PWMC_CH[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01046">AT91SAM7X256.h:1046</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adc377bfc6dcfc1869ffde8e6e5f6da9d"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adc377bfc6dcfc1869ffde8e6e5f6da9d">_AT91S_USART::US_TCR</a></div><div class="ttdeci">AT91_REG US_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00787">AT91SAM7X256.h:787</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_aeacd9bc65de675dbc7d3984474d46301"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#aeacd9bc65de675dbc7d3984474d46301">_AT91S_PIO::PIO_IER</a></div><div class="ttdeci">AT91_REG PIO_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00371">AT91SAM7X256.h:371</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_abf09f99d79f36066fc5c13540b1c6ed4"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#abf09f99d79f36066fc5c13540b1c6ed4">AT91S_UDP</a></div><div class="ttdeci">struct _AT91S_UDP AT91S_UDP</div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a9e309fb0bce267b80a4ebecc83246523"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a9e309fb0bce267b80a4ebecc83246523">_AT91S_PMC::PMC_PCKR</a></div><div class="ttdeci">AT91_REG PMC_PCKR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00444">AT91SAM7X256.h:444</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adb169c39500af9792d94e66c63d185ca"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adb169c39500af9792d94e66c63d185ca">_AT91S_USART::US_IF</a></div><div class="ttdeci">AT91_REG US_IF</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00782">AT91SAM7X256.h:782</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c_html_a88af22dd78f3a197f35ad398a80d7394"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c.html#a88af22dd78f3a197f35ad398a80d7394">_AT91S_PWMC::PWMC_DIS</a></div><div class="ttdeci">AT91_REG PWMC_DIS</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01037">AT91SAM7X256.h:1037</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_ac1e7c71a265c9818fe96b59796aaed7e"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#ac1e7c71a265c9818fe96b59796aaed7e">_AT91S_AIC::AIC_CISR</a></div><div class="ttdeci">AT91_REG AIC_CISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00225">AT91SAM7X256.h:225</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ac5f9b2e464f34e72ebd46474400671f7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ac5f9b2e464f34e72ebd46474400671f7">_AT91S_SYSC::SYSC_AIC_FFDR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FFDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00059">AT91SAM7S64.h:59</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_ab2884bb7b1cbca9125cde189992a6ea7"><div class="ttname"><a href="struct___a_t91_s___m_c.html#ab2884bb7b1cbca9125cde189992a6ea7">_AT91S_MC::MC_FSR</a></div><div class="ttdeci">AT91_REG MC_FSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00611">AT91SAM7X256.h:611</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a64dfd9798a49e4d95a3f032bd285579f"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a64dfd9798a49e4d95a3f032bd285579f">_AT91S_PIO::PIO_BSR</a></div><div class="ttdeci">AT91_REG PIO_BSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00384">AT91SAM7X256.h:384</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a68bf1240bbc08d5c8e5b354ac9f3ce92"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a68bf1240bbc08d5c8e5b354ac9f3ce92">_AT91S_ADC::ADC_CDR1</a></div><div class="ttdeci">AT91_REG ADC_CDR1</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01621">AT91SAM7X256.h:1621</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a1bb30be3714bf821c53f14301f302027"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a1bb30be3714bf821c53f14301f302027">_AT91S_SPI::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00693">AT91SAM7X256.h:693</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a75672780f3968be11be5e56b65cb504a"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a></div><div class="ttdeci">struct _AT91S_PIO * AT91PS_PIO</div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_adef923bfc125bf851683efb2f8ac6ba7"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#adef923bfc125bf851683efb2f8ac6ba7">_AT91S_USART::US_FIDI</a></div><div class="ttdeci">AT91_REG US_FIDI</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00779">AT91SAM7X256.h:779</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ae5d473e8c1718c585434a25dd7205467"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ae5d473e8c1718c585434a25dd7205467">_AT91S_ADC::ADC_CHDR</a></div><div class="ttdeci">AT91_REG ADC_CHDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01613">AT91SAM7X256.h:1613</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00035">AT91SAM7S64.h:35</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a8db8959953584eac2c327f2e35bacc73"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a8db8959953584eac2c327f2e35bacc73">_AT91S_USART::US_THR</a></div><div class="ttdeci">AT91_REG US_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00774">AT91SAM7X256.h:774</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html"><div class="ttname"><a href="struct___a_t91_s___m_c.html">_AT91S_MC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00604">AT91SAM7X256.h:604</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_ac9d67009c3cbb850141d171621d3b600"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#ac9d67009c3cbb850141d171621d3b600">_AT91S_ADC::ADC_RNPR</a></div><div class="ttdeci">AT91_REG ADC_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01633">AT91SAM7X256.h:1633</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ae0e5f9f558394389d4ff646410e9a47f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae0e5f9f558394389d4ff646410e9a47f">_AT91S_SYSC::SYSC_PITC_PISR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PISR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00152">AT91SAM7S64.h:152</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a5925ec00e2ae763b80160cde06b050b4"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a></div><div class="ttdeci">struct _AT91S_MC * AT91PS_MC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a4bfd3c735517f18c5c633fdc440e3ca7"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a4bfd3c735517f18c5c633fdc440e3ca7">_AT91S_SYSC::SYSC_PMC_IMR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00141">AT91SAM7S64.h:141</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a2db894b14cb959349cf55c85588c65d0"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a2db894b14cb959349cf55c85588c65d0">_AT91S_SSC::SSC_TNPR</a></div><div class="ttdeci">AT91_REG SSC_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00886">AT91SAM7X256.h:886</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_a81f675759b06d83bf2be86add42a53b2"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#a81f675759b06d83bf2be86add42a53b2">_AT91S_TCB::TCB_TC1</a></div><div class="ttdeci">AT91S_TC TCB_TC1</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01289">AT91SAM7X256.h:1289</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a5e9f5310c24be113b680a6bd890d5813"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a5e9f5310c24be113b680a6bd890d5813">_AT91S_PMC::PMC_PLLR</a></div><div class="ttdeci">AT91_REG PMC_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00441">AT91SAM7X256.h:441</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ab46ff909a6a18214fb8da9e2e5c3fc39"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ab46ff909a6a18214fb8da9e2e5c3fc39">_AT91S_SYSC::SYSC_PIOA_PDSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00102">AT91SAM7S64.h:102</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a154ef2ddb0c9134565eeba5f37cce5cd"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a></div><div class="ttdeci">struct _AT91S_TWI * AT91PS_TWI</div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a95eee70079408b5151b96661759c9c9c"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a></div><div class="ttdeci">struct _AT91S_UDP * AT91PS_UDP</div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a79beafff21463b90ed761353a33e6b32"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a79beafff21463b90ed761353a33e6b32">_AT91S_PIO::PIO_PPUER</a></div><div class="ttdeci">AT91_REG PIO_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00380">AT91SAM7X256.h:380</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_html"><div class="ttname"><a href="struct___a_t91_s___t_c.html">_AT91S_TC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01155">AT91SAM7X256.h:1155</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a6268bf89a23b76facf3cacd7a756dd3f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6268bf89a23b76facf3cacd7a756dd3f">_AT91S_SYSC::SYSC_AIC_IVR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IVR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00043">AT91SAM7S64.h:43</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_s_t_c_html"><div class="ttname"><a href="struct___a_t91_s___r_s_t_c.html">_AT91S_RSTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00493">AT91SAM7X256.h:493</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a2eecd9e74afeac555e7b90c3594bc910"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a2eecd9e74afeac555e7b90c3594bc910">_AT91S_AIC::AIC_IMR</a></div><div class="ttdeci">AT91_REG AIC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00224">AT91SAM7X256.h:224</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a56c3fc5401c20caa33b8867bb76a76fb"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a56c3fc5401c20caa33b8867bb76a76fb">_AT91S_ADC::ADC_CDR0</a></div><div class="ttdeci">AT91_REG ADC_CDR0</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01620">AT91SAM7X256.h:1620</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_adb1cb5a5c2111563773cb2d223338d3d"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#adb1cb5a5c2111563773cb2d223338d3d">_AT91S_SSC::SSC_PTCR</a></div><div class="ttdeci">AT91_REG SSC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00888">AT91SAM7X256.h:888</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a228aba209f257d06c153fc497d1adac5"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC * AT91PS_WDTC</div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a01eedcf923063bcd8c2f74bf0aa4c367"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a01eedcf923063bcd8c2f74bf0aa4c367">_AT91S_PIO::PIO_CODR</a></div><div class="ttdeci">AT91_REG PIO_CODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00368">AT91SAM7X256.h:368</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a901133e2417fc0bb2fa10c8b5e94bf4c"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a901133e2417fc0bb2fa10c8b5e94bf4c">_AT91S_SYSC::SYSC_PIOA_OWDR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00120">AT91SAM7S64.h:120</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_a96c8c767475f69faf5c83cbac1690102"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#a96c8c767475f69faf5c83cbac1690102">_AT91S_PDC::PDC_RPR</a></div><div class="ttdeci">AT91_REG PDC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00262">AT91SAM7X256.h:262</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ae5247d40c73f0a917e46d62113181bca"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ae5247d40c73f0a917e46d62113181bca">_AT91S_SYSC::SYSC_AIC_FFSR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FFSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00060">AT91SAM7S64.h:60</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_d_c_html_af54cc3edd8cf870f581ca7f598e2e9ba"><div class="ttname"><a href="struct___a_t91_s___p_d_c.html#af54cc3edd8cf870f581ca7f598e2e9ba">_AT91S_PDC::PDC_PTCR</a></div><div class="ttdeci">AT91_REG PDC_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00270">AT91SAM7X256.h:270</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a32f4b586912749156ea79ed1480e9004"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a32f4b586912749156ea79ed1480e9004">_AT91S_SYSC::SYSC_PIOA_IMR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00105">AT91SAM7S64.h:105</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a02606d2b8a0950a0c616d5572d2e5a18"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a02606d2b8a0950a0c616d5572d2e5a18">_AT91S_PMC::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[3]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00443">AT91SAM7X256.h:443</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a8608ee56b7f18cd5bb79a8d9602160e9"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a8608ee56b7f18cd5bb79a8d9602160e9">_AT91S_SSC::SSC_TCMR</a></div><div class="ttdeci">AT91_REG SSC_TCMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00867">AT91SAM7X256.h:867</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_t_c_html_ac663de20d192b5d2c7032bf2e1b663cb"><div class="ttname"><a href="struct___a_t91_s___p_i_t_c.html#ac663de20d192b5d2c7032bf2e1b663cb">_AT91S_PITC::PITC_PIIR</a></div><div class="ttdeci">AT91_REG PITC_PIIR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00552">AT91SAM7X256.h:552</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a53c8dfe2e423e8032df8655ea1c55ae3"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a53c8dfe2e423e8032df8655ea1c55ae3">_AT91S_SPI::SPI_MR</a></div><div class="ttdeci">AT91_REG SPI_MR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00686">AT91SAM7X256.h:686</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aabbeeb9acff8761c8121aad3b8696b57"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aabbeeb9acff8761c8121aad3b8696b57">_AT91S_SYSC::SYSC_AIC_ISR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00045">AT91SAM7S64.h:45</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a8acac53213525a33b71d08d953ed17e3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8acac53213525a33b71d08d953ed17e3">_AT91S_SYSC::SYSC_AIC_SVR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_SVR[32]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00042">AT91SAM7S64.h:42</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_ac5ccf9a9b596512f34e6c324b406e071"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#ac5ccf9a9b596512f34e6c324b406e071">_AT91S_PIO::PIO_OWER</a></div><div class="ttdeci">AT91_REG PIO_OWER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00387">AT91SAM7X256.h:387</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abee63348ab1a4e1eb883c5b3e0ff3faf"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abee63348ab1a4e1eb883c5b3e0ff3faf">_AT91S_SSC::SSC_IER</a></div><div class="ttdeci">AT91_REG SSC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00876">AT91SAM7X256.h:876</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aca4f41737d26a1d8e5c8363cd35665b9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aca4f41737d26a1d8e5c8363cd35665b9">_AT91S_SYSC::SYSC_DBGU_RPR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00076">AT91SAM7S64.h:76</a></div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html">_AT91S_WDTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00569">AT91SAM7X256.h:569</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a3bc511afac6093bd26666794525358f5"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a3bc511afac6093bd26666794525358f5">_AT91S_SSC::SSC_RFMR</a></div><div class="ttdeci">AT91_REG SSC_RFMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00866">AT91SAM7X256.h:866</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a8dfa8fe447ffd7badd4227189827077e"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a8dfa8fe447ffd7badd4227189827077e">_AT91S_SYSC::SYSC_PITC_PIIR</a></div><div class="ttdeci">AT91_REG SYSC_PITC_PIIR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00154">AT91SAM7S64.h:154</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a53850e84e11d3ca0f70622fab96693f6"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a53850e84e11d3ca0f70622fab96693f6">_AT91S_SYSC::SYSC_PMC_PCSR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_PCSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00129">AT91SAM7S64.h:129</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a39cf231d5f3ab8c23337e37c617c4467"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a39cf231d5f3ab8c23337e37c617c4467">AT91S_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC AT91S_RTTC</div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_a470321e5ff042078e3f69f257aaa0b9d"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#a470321e5ff042078e3f69f257aaa0b9d">_AT91S_DBGU::DBGU_RNPR</a></div><div class="ttdeci">AT91_REG DBGU_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00303">AT91SAM7X256.h:303</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_af7214be994c52cf0ae55e15e2ab9c9e2"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#af7214be994c52cf0ae55e15e2ab9c9e2">_AT91S_RTTC::RTTC_RTMR</a></div><div class="ttdeci">AT91_REG RTTC_RTMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00526">AT91SAM7X256.h:526</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_aded288e78b8df1bdaede6ee57ade500f"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#aded288e78b8df1bdaede6ee57ade500f">_AT91S_ADC::ADC_IDR</a></div><div class="ttdeci">AT91_REG ADC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01618">AT91SAM7X256.h:1618</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_w_m_c___c_h_html_abb4f81af917724b30274a8c08918ea32"><div class="ttname"><a href="struct___a_t91_s___p_w_m_c___c_h.html#abb4f81af917724b30274a8c08918ea32">_AT91S_PWMC_CH::PWMC_CUPDR</a></div><div class="ttdeci">AT91_REG PWMC_CUPDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01010">AT91SAM7X256.h:1010</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html">_AT91S_CKGR</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00396">AT91SAM7X256.h:396</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_aa276a1765641b516aafb1cd399aaca7f"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#aa276a1765641b516aafb1cd399aaca7f">_AT91S_SPI::SPI_IMR</a></div><div class="ttdeci">AT91_REG SPI_IMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00692">AT91SAM7X256.h:692</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html">_AT91S_SPI</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00684">AT91SAM7X256.h:684</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a4695fe425ffd8cad1f64aa1776ee4cd5"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a4695fe425ffd8cad1f64aa1776ee4cd5">AT91S_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC AT91S_WDTC</div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a0c441ba136413330a5de9dd5160d4d42"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a0c441ba136413330a5de9dd5160d4d42">_AT91S_UDP::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01083">AT91SAM7X256.h:1083</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a8d0eed279cd1fcc9d0d9d22e5f6e4d15"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a8d0eed279cd1fcc9d0d9d22e5f6e4d15">_AT91S_PIO::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00362">AT91SAM7X256.h:362</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_ab171e6dc8a3bade2c3ba5359d74b7fea"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#ab171e6dc8a3bade2c3ba5359d74b7fea">_AT91S_UDP::UDP_RSTEP</a></div><div class="ttdeci">AT91_REG UDP_RSTEP</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01082">AT91SAM7X256.h:1082</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_af378e870e30dc3b20aeaad26c151477c"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#af378e870e30dc3b20aeaad26c151477c">_AT91S_SYSC::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[45]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00061">AT91SAM7S64.h:61</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_aedee94d81d0ea7fe2260b61094f9d128"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a></div><div class="ttdeci">struct _AT91S_PDC * AT91PS_PDC</div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_a844c3de9ee8f891c0ce899f946951983"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#a844c3de9ee8f891c0ce899f946951983">_AT91S_SSC::SSC_TSHR</a></div><div class="ttdeci">AT91_REG SSC_TSHR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00873">AT91SAM7X256.h:873</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ad1fef521068196987a30b2ac7cd30fc5"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad1fef521068196987a30b2ac7cd30fc5">_AT91S_SYSC::SYSC_PIOA_PPUSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00113">AT91SAM7S64.h:113</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a3f542699cf89fd43a3ff5d0214960a76"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3f542699cf89fd43a3ff5d0214960a76">_AT91S_SYSC::SYSC_PMC_SR</a></div><div class="ttdeci">AT91_REG SYSC_PMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00140">AT91SAM7S64.h:140</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_accca387631438422260c8a8652800eed"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#accca387631438422260c8a8652800eed">_AT91S_AIC::AIC_FVR</a></div><div class="ttdeci">AT91_REG AIC_FVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00221">AT91SAM7X256.h:221</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a7db2677210323a015f2fde0d5402d54b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a7db2677210323a015f2fde0d5402d54b">_AT91S_SYSC::SYSC_AIC_ICCR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_ICCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00052">AT91SAM7S64.h:52</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a077be6e0bd684a4641e5957f9d830c6c"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a077be6e0bd684a4641e5957f9d830c6c">_AT91S_ADC::ADC_SR</a></div><div class="ttdeci">AT91_REG ADC_SR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01615">AT91SAM7X256.h:1615</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_aa7bc844b1136c77f0e771bb2d9069ab9"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#aa7bc844b1136c77f0e771bb2d9069ab9">_AT91S_TCB::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01292">AT91SAM7X256.h:1292</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_m_c_html_a8b9d2ec1773c1ab2ba294d722fc44c00"><div class="ttname"><a href="struct___a_t91_s___p_m_c.html#a8b9d2ec1773c1ab2ba294d722fc44c00">_AT91S_PMC::PMC_SCER</a></div><div class="ttdeci">AT91_REG PMC_SCER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00430">AT91SAM7X256.h:430</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a5854e5fcacf33a4682015d50ba87fc8a"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5854e5fcacf33a4682015d50ba87fc8a">_AT91S_SYSC::SYSC_DBGU_C1R</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_C1R</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00072">AT91SAM7S64.h:72</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a98ed6f2924809ca6f340468ef36dda5d"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a98ed6f2924809ca6f340468ef36dda5d">_AT91S_ADC::ADC_RPR</a></div><div class="ttdeci">AT91_REG ADC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01629">AT91SAM7X256.h:1629</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_s_c_html_abcd06245f70e735d7f12b6961da0b2c9"><div class="ttname"><a href="struct___a_t91_s___s_s_c.html#abcd06245f70e735d7f12b6961da0b2c9">_AT91S_SSC::SSC_RPR</a></div><div class="ttdeci">AT91_REG SSC_RPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00880">AT91SAM7X256.h:880</a></div></div>
<div class="ttc" id="struct___a_t91_s___d_b_g_u_html_ac541e251a8f6e42eddba11eea5c837b9"><div class="ttname"><a href="struct___a_t91_s___d_b_g_u.html#ac541e251a8f6e42eddba11eea5c837b9">_AT91S_DBGU::DBGU_THR</a></div><div class="ttdeci">AT91_REG DBGU_THR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00292">AT91SAM7X256.h:292</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ac1e8028a2b5dac67a1f1061b1e7205bb"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a></div><div class="ttdeci">struct _AT91S_USART * AT91PS_USART</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html">_AT91S_SYSC</a></div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00040">AT91SAM7S64.h:40</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a0346349ceee4faa8a9ae99169f017e4c"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a0346349ceee4faa8a9ae99169f017e4c">AT91S_SYSC</a></div><div class="ttdeci">struct _AT91S_SYSC AT91S_SYSC</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a3452e9ad0a0382c664718ad4ad71f7fb"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a3452e9ad0a0382c664718ad4ad71f7fb">_AT91S_SYSC::SYSC_PIOA_IER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00103">AT91SAM7S64.h:103</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a02a5cd67157e001ed6e5c3236e5b88da"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a02a5cd67157e001ed6e5c3236e5b88da">_AT91S_SYSC::SYSC_DBGU_FNTR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_FNTR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00074">AT91SAM7S64.h:74</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_i_c_html_a179b0425e4194dd6a0a2a44dfabc7d67"><div class="ttname"><a href="struct___a_t91_s___a_i_c.html#a179b0425e4194dd6a0a2a44dfabc7d67">_AT91S_AIC::AIC_IDCR</a></div><div class="ttdeci">AT91_REG AIC_IDCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00228">AT91SAM7X256.h:228</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aaeea27e0f5b34ba94b0d0246754cda8b"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aaeea27e0f5b34ba94b0d0246754cda8b">_AT91S_SYSC::SYSC_AIC_SPU</a></div><div class="ttdeci">AT91_REG SYSC_AIC_SPU</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00055">AT91SAM7S64.h:55</a></div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a8e7a307ada80aa6887291e6258f3839e"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a8e7a307ada80aa6887291e6258f3839e">_AT91S_ADC::ADC_CDR2</a></div><div class="ttdeci">AT91_REG ADC_CDR2</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01622">AT91SAM7X256.h:1622</a></div></div>
<div class="ttc" id="struct___a_t91_s___m_c_html_ae7a860b146a2962b83c31ed2750da583"><div class="ttname"><a href="struct___a_t91_s___m_c.html#ae7a860b146a2962b83c31ed2750da583">_AT91S_MC::MC_FCR</a></div><div class="ttdeci">AT91_REG MC_FCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00610">AT91SAM7X256.h:610</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a948037d8bdad25fe7ec434b48842f290"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a948037d8bdad25fe7ec434b48842f290">_AT91S_USART::US_XXR</a></div><div class="ttdeci">AT91_REG US_XXR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00930">AT91SAM7S64.h:930</a></div></div>
<div class="ttc" id="struct___a_t91_s___w_d_t_c_html_afb49315d8e3b7aa048339a1f9d78145e"><div class="ttname"><a href="struct___a_t91_s___w_d_t_c.html#afb49315d8e3b7aa048339a1f9d78145e">_AT91S_WDTC::WDTC_WDMR</a></div><div class="ttdeci">AT91_REG WDTC_WDMR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00571">AT91SAM7X256.h:571</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_a73a8f1bdca5556e7f2750664cf0a635f"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#a73a8f1bdca5556e7f2750664cf0a635f">AT91S_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR AT91S_CKGR</div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a600572df75f9ef864fa7423c95e45637"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a600572df75f9ef864fa7423c95e45637">_AT91S_SYSC::SYSC_WDTC_WDSR</a></div><div class="ttdeci">AT91_REG SYSC_WDTC_WDSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00157">AT91SAM7S64.h:157</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a5487e1dc226d511f8fe09f440ad663b7"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a5487e1dc226d511f8fe09f440ad663b7">_AT91S_UDP::UDP_IDR</a></div><div class="ttdeci">AT91_REG UDP_IDR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01077">AT91SAM7X256.h:1077</a></div></div>
<div class="ttc" id="struct___a_t91_s___r_t_t_c_html_a6939d12b84e3913d9d8bfeee281ea08f"><div class="ttname"><a href="struct___a_t91_s___r_t_t_c.html#a6939d12b84e3913d9d8bfeee281ea08f">_AT91S_RTTC::RTTC_RTVR</a></div><div class="ttdeci">AT91_REG RTTC_RTVR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00528">AT91SAM7X256.h:528</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a7994c9c78ecec3f0793d60c6e7701d5d"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a7994c9c78ecec3f0793d60c6e7701d5d">_AT91S_PIO::PIO_ODR</a></div><div class="ttdeci">AT91_REG PIO_ODR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00360">AT91SAM7X256.h:360</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a83b861d5cf938b16d0f9a2b06ad428d9"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a83b861d5cf938b16d0f9a2b06ad428d9">_AT91S_UDP::UDP_ISR</a></div><div class="ttdeci">AT91_REG UDP_ISR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01079">AT91SAM7X256.h:1079</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a2fa15bf0fb87a96161a4d5a4147f719d"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a2fa15bf0fb87a96161a4d5a4147f719d">_AT91S_SYSC::SYSC_PMC_IER</a></div><div class="ttdeci">AT91_REG SYSC_PMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00138">AT91SAM7S64.h:138</a></div></div>
<div class="ttc" id="struct___a_t91_s___p_i_o_html_a104b2e81a10a1fc02b327bf9ec570d23"><div class="ttname"><a href="struct___a_t91_s___p_i_o.html#a104b2e81a10a1fc02b327bf9ec570d23">_AT91S_PIO::PIO_OSR</a></div><div class="ttdeci">AT91_REG PIO_OSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00361">AT91SAM7X256.h:361</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a5e031a68fb84b86cefebf48b7d6e2811"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a5e031a68fb84b86cefebf48b7d6e2811">_AT91S_SYSC::SYSC_AIC_FFER</a></div><div class="ttdeci">AT91_REG SYSC_AIC_FFER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00058">AT91SAM7S64.h:58</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aa754395ec0a545829dd2c1b24524da2f"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aa754395ec0a545829dd2c1b24524da2f">_AT91S_SYSC::SYSC_AIC_EOICR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_EOICR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00054">AT91SAM7S64.h:54</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ad73a0c505db0291f312241d6cd9e6531"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ad73a0c505db0291f312241d6cd9e6531">_AT91S_SYSC::SYSC_AIC_IECR</a></div><div class="ttdeci">AT91_REG SYSC_AIC_IECR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00050">AT91SAM7S64.h:50</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html">_AT91S_UDP</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01071">AT91SAM7X256.h:1071</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a324199fd9f95b29e321b856b9ac9c277"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a324199fd9f95b29e321b856b9ac9c277">_AT91S_SPI::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[48]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00695">AT91SAM7X256.h:695</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_ac31966a9399c2d126b9b0caa2708eeb5"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#ac31966a9399c2d126b9b0caa2708eeb5">_AT91S_SPI::SPI_TNPR</a></div><div class="ttdeci">AT91_REG SPI_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00702">AT91SAM7X256.h:702</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a8f2f0740757a4297aaa4b9f617677526"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a8f2f0740757a4297aaa4b9f617677526">_AT91S_USART::US_TNPR</a></div><div class="ttdeci">AT91_REG US_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00790">AT91SAM7X256.h:790</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_a185ef5c1beda2534149dbfd1861597e0"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#a185ef5c1beda2534149dbfd1861597e0">_AT91S_SPI::SPI_PTSR</a></div><div class="ttdeci">AT91_REG SPI_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00705">AT91SAM7X256.h:705</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a6b73b89d6489e591fcc3b572cf0c9284"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a6b73b89d6489e591fcc3b572cf0c9284">_AT91S_SYSC::SYSC_PIOA_IFSR</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00097">AT91SAM7S64.h:97</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_aba466403547cf044df7857fc91106552"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#aba466403547cf044df7857fc91106552">_AT91S_SYSC::SYSC_PIOA_OWER</a></div><div class="ttdeci">AT91_REG SYSC_PIOA_OWER</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00119">AT91SAM7S64.h:119</a></div></div>
<div class="ttc" id="struct___a_t91_s___t_c_b_html_afdc45358f1b9877848d86c2a961b8fcd"><div class="ttname"><a href="struct___a_t91_s___t_c_b.html#afdc45358f1b9877848d86c2a961b8fcd">_AT91S_TCB::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01288">AT91SAM7X256.h:1288</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_s_a_r_t_html_a02c84ac26acfbb9621cde9e11e70b3e1"><div class="ttname"><a href="struct___a_t91_s___u_s_a_r_t.html#a02c84ac26acfbb9621cde9e11e70b3e1">_AT91S_USART::US_CR</a></div><div class="ttdeci">AT91_REG US_CR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00767">AT91SAM7X256.h:767</a></div></div>
<div class="ttc" id="struct___a_t91_s___c_k_g_r_html_ab4c63bf05ff53bad7f78ed2ffee2c7c4"><div class="ttname"><a href="struct___a_t91_s___c_k_g_r.html#ab4c63bf05ff53bad7f78ed2ffee2c7c4">_AT91S_CKGR::CKGR_MOR</a></div><div class="ttdeci">AT91_REG CKGR_MOR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00397">AT91SAM7X256.h:397</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_p_i_html_abbf4500576969ea8013cca841d0b1979"><div class="ttname"><a href="struct___a_t91_s___s_p_i.html#abbf4500576969ea8013cca841d0b1979">_AT91S_SPI::SPI_CSR</a></div><div class="ttdeci">AT91_REG SPI_CSR[4]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l00694">AT91SAM7X256.h:694</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_ab0dcdb857dc101097cd12da428a2b5d9"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#ab0dcdb857dc101097cd12da428a2b5d9">_AT91S_SYSC::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00049">AT91SAM7S64.h:49</a></div></div>
<div class="ttc" id="struct___a_t91_s___u_d_p_html_a269c69151e7a68327cfc230b3f694508"><div class="ttname"><a href="struct___a_t91_s___u_d_p.html#a269c69151e7a68327cfc230b3f694508">_AT91S_UDP::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01081">AT91SAM7X256.h:1081</a></div></div>
<div class="ttc" id="struct___a_t91_s___s_y_s_c_html_a998ebea2f058ce7f0b5fa21de4a80ea3"><div class="ttname"><a href="struct___a_t91_s___s_y_s_c.html#a998ebea2f058ce7f0b5fa21de4a80ea3">_AT91S_SYSC::SYSC_DBGU_RCR</a></div><div class="ttdeci">AT91_REG SYSC_DBGU_RCR</div><div class="ttdef"><b>Definition:</b> <a href="_a_t91_s_a_m7_s64_8h_source.html#l00077">AT91SAM7S64.h:77</a></div></div>
<div class="ttc" id="_a_t91_s_a_m7_s64_8h_html_ab16273b4e274ca3505da629619abdd0f"><div class="ttname"><a href="_a_t91_s_a_m7_s64_8h.html#ab16273b4e274ca3505da629619abdd0f">AT91S_TCB</a></div><div class="ttdeci">struct _AT91S_TCB AT91S_TCB</div></div>
<div class="ttc" id="struct___a_t91_s___a_d_c_html_a4f8589fa410270966d794445e8f9cadc"><div class="ttname"><a href="struct___a_t91_s___a_d_c.html#a4f8589fa410270966d794445e8f9cadc">_AT91S_ADC::ADC_TCR</a></div><div class="ttdeci">AT91_REG ADC_TCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m7___a_t91_s_a_m7_s_2_a_t91_s_a_m7_x256_8h_source.html#l01632">AT91SAM7X256.h:1632</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_a3bc36d27ac900b14f04c9e2c43db8b5.html">portable</a></li><li class="navelem"><a class="el" href="dir_15315e845ed14f3cd8e31ade5443d7d6.html">IAR</a></li><li class="navelem"><a class="el" href="dir_084f3f78ebfee5a1b2e1ee54dcfd315d.html">AtmelSAM7S64</a></li><li class="navelem"><a class="el" href="_a_t91_s_a_m7_s64_8h.html">AT91SAM7S64.h</a></li>
    <li class="footer">Generated on Thu Feb 4 2016 15:55:40 for QFreeRTOS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
