// Seed: 2852223097
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4
);
  wire id_6;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd16
) (
    output supply1 id_0,
    input supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri1 id_5,
    output uwire _id_6,
    input wor id_7,
    input tri1 id_8
    , id_12,
    output supply0 id_9,
    output wand id_10
);
  wire id_13;
  logic [id_6 : 1  ==?  1] id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_8
  );
  assign id_14 = 1;
endmodule
