INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pradyumna/Verilog_files/VSD-IAT/Day1/Counter_VIVADO.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_noVIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pradyumna/Verilog_files/VSD-IAT/Day1/Counter_VIVADO.srcs/sim_1/new/Counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pradyumna/Verilog_files/VSD-IAT/Day1/Counter_VIVADO/Counter_VIVADO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
