
Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f microblaze_top.ut microblaze_top.ncd
INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
WARNING:PhysDesignRules:367 - The signal <microblaze_i/dlmb_LMB_ABus<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <microblaze_i/dlmb_LMB_ABus<30>> is
   incomplete. The signal does not drive any load pins in the design.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v4_ini
A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v4_ini
   t.ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init
   .ram/SP.SINGLE_PRIM.SP>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is used
   then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_B>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_1/plb_dac_1/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_q/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:PhysDesignRules:1221 - Issue with pin connections and/or configuration on
   block:<microblaze_i/plb_dac_0/plb_dac_0/USER_LOGIC_I/bram_arb_i/U0/xst_blk_me
   m_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v4_ini
   t.ram/SP.CASCADED_PRIM.C_SP_T>:<RAMB16_RAMB16>.  If port A WRITE_WIDTH_A is
   used then the CLKA and DIA0 pins must be used.
ERROR:Bitgen:25 - DRC detected 144 errors and 2 warnings.  Please see the
   previously displayed individual error or warning messages for more details.

Process "Generate Programming File" failed
