// Seed: 1785085128
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_0,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_16 = -1;
  wire id_18;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output wor id_2,
    output supply0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    output wor id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri id_11,
    input wire id_12,
    output wor id_13,
    output wor id_14,
    output wor id_15
);
  assign id_4 = ~id_10 == ~id_10;
  logic id_17;
  ;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
  wire id_18;
  ;
endmodule
