[
  {
    "author": [
      {
        "family": "Abadir",
        "given": "M.S."
      },
      {
        "family": "Ferguson",
        "given": "J."
      },
      {
        "family": "Kirkland",
        "given": "T.E."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1988-01"
    ],
    "pages": [
      "138–148"
    ],
    "title": [
      "Logic Verification via Test Generation”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "Bradley",
        "given": "P."
      },
      {
        "family": "Dwarakanath",
        "given": "K."
      },
      {
        "family": "Levin",
        "given": "P."
      },
      {
        "family": "Memmi",
        "given": "G."
      },
      {
        "family": "Miller",
        "given": "D."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "7–12"
    ],
    "title": [
      "A Reconfigurable Design-for-Debug Infrastructure for SoCs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Adya",
        "given": "S.N."
      },
      {
        "family": "Chaturvedi",
        "given": "S."
      },
      {
        "family": "Roy",
        "given": "J.A."
      },
      {
        "family": "Papa",
        "given": "D.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "550–557"
    ],
    "title": [
      "Unification of Partitioning, Floorplanning and Placement”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ajami",
        "given": "A.H."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "595–600"
    ],
    "title": [
      "Post-Layout Timing-Driven Cell Placement Using an Accurate Net Length Model with Movable Steiner Points”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ali",
        "given": "M.F."
      },
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Abadir",
        "given": "M.S."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "871–876"
    ],
    "title": [
      "Post-Verification Debugging of Hierarchical Designs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ali",
        "given": "M.F."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Drechsler",
        "given": "R."
      },
      {
        "family": "Smith",
        "given": "A."
      },
      {
        "family": "Abadir",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "44–49"
    ],
    "title": [
      "Debugging Sequential Circuits Using Boolean Satisfiability”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aloul",
        "given": "F.A."
      },
      {
        "family": "Ramani",
        "given": "A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003-09"
    ],
    "pages": [
      "1117–1137"
    ],
    "title": [
      "Solving Difficult Instances of Boolean Satisfiability in the Presence of Symmetry”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Andraus",
        "given": "Z.S."
      },
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "19–24"
    ],
    "title": [
      "Refinement Strategies for Verification Methods Based on Datapath Abstraction”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Anonymous"
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2007-03-30"
    ],
    "genre": [
      "ESNUG 464 Item 4,"
    ],
    "title": [
      "Conformal Finds DC/PhysOpt was Missing 40 DFFs!”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Baker",
        "given": "K."
      },
      {
        "family": "Beers",
        "given": "J.V."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "90–97,"
    ],
    "title": [
      "Shmoo Plotting: The Black Art of IC Testing”"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Barzilai",
        "given": "Z."
      },
      {
        "family": "Carter",
        "given": "J.L."
      },
      {
        "family": "Rutledge",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1987-07"
    ],
    "pages": [
      "601–617"
    ],
    "title": [
      "HSS – a High-speed Simulator”"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Bentley",
        "given": "B."
      },
      {
        "family": "Gray",
        "given": "R."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Intel Technology Journal"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1–8"
    ],
    "title": [
      "Validating the Intel Pentium 4 Processor”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bergeron",
        "given": "Janick"
      }
    ],
    "citation-number": [
      "13"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Writing Testbenches: Functional Verification of HDL Models”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Scalable Hardware Verification with Symbolic Simulation”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Damiani",
        "given": "M."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "78–82"
    ],
    "title": [
      "The Disjunctive Decomposition of Logic Functions”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Biere",
        "given": "A."
      },
      {
        "family": "Cimatti",
        "given": "A."
      },
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "Zhu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proc. International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS"
    ],
    "date": [
      "1999"
    ],
    "note": [
      "– Lecture Notes in Computer Science (LNCS) 1579,"
    ],
    "pages": [
      "193–207"
    ],
    "title": [
      "Symbolic model checking without BDDs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bingert",
        "given": "C."
      },
      {
        "family": "Gorsuch",
        "given": "C.D."
      },
      {
        "family": "Mercado",
        "given": "O.G."
      },
      {
        "family": "Myers",
        "given": "A.K."
      },
      {
        "family": "Schadt",
        "given": "J.A."
      },
      {
        "family": "Yeager",
        "given": "B.W."
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "2003-07"
    ],
    "genre": [
      "US Patent 6600341 B2,"
    ],
    "title": [
      "Integrated Circuit and Associated Design Method Using Spare Gate Islands”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Bloem",
        "given": "R."
      },
      {
        "family": "Wotawa",
        "given": "F."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Journal of the Telematics Engineering Society (TIV"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "30–33"
    ],
    "title": [
      "Verification and Fault Localization for VHDL Programs”"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Brand",
        "given": "D."
      },
      {
        "family": "Bergamaschi",
        "given": "R.A."
      },
      {
        "family": "Stok",
        "given": "L."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "83–86"
    ],
    "title": [
      "Be Careful with Don’t Cares"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brayant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1986-08"
    ],
    "pages": [
      "677–691"
    ],
    "title": [
      "Graph-Based Algorithms for Boolean Function Manipulation”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Brazell",
        "given": "M."
      },
      {
        "family": "Essbaum",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "2006-01"
    ],
    "genre": [
      "US Patent 6993738 B2,"
    ],
    "title": [
      "Method for Allocating Spare Cells in Auto-Place-Route Blocks”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Brayant",
        "given": "R.E."
      },
      {
        "family": "Beatty",
        "given": "D."
      },
      {
        "family": "Brace",
        "given": "K."
      },
      {
        "family": "Cho",
        "given": "K."
      },
      {
        "family": "Sheffler",
        "given": "T."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "9–16"
    ],
    "title": [
      "COSMOS: a Compiled Simulator for MOS Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bushnell",
        "given": "M.L."
      },
      {
        "family": "Agrawal",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Essentials of Electronic Testing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A.E."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "693–698"
    ],
    "title": [
      "Can Recursive Bisection Alone Produce Routable Placements?”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Caldwell",
        "given": "A.E."
      },
      {
        "family": "Kahng",
        "given": "A.B."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2002-05"
    ],
    "pages": [
      "72–81"
    ],
    "title": [
      "Toward CAD-IP Reuse: The MARCO GSRC Bookshelf of Fundamental CAD Algorithms”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Campenhout",
        "given": "D.V."
      },
      {
        "family": "Al-Asaad",
        "given": "H."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Brown",
        "given": "R.B."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems"
    ],
    "date": [
      "1998-10"
    ],
    "pages": [
      "581–599"
    ],
    "title": [
      "High-Level Design Verification of Microprocessors via Error Modeling”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Campenhout",
        "given": "D.V."
      },
      {
        "family": "Hayes",
        "given": "J.P."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "IEEE Design and Test of Computers, Oct.–Dec"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "51–60"
    ],
    "title": [
      "Collection and Analysis of Microprocessor Design Errors”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chai",
        "given": "D."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proc. International Workshop on Logic and Synthesis (IWLS"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "391–398"
    ],
    "title": [
      "Building a Better Boolean Matcher and Symmetry Detector”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chai",
        "given": "D."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proc. International Workshop on Logic and Synthesis (IWLS"
    ],
    "date": [
      "2006-06"
    ],
    "pages": [
      "228–234"
    ],
    "title": [
      "A Compositional Approach to Symmetry Detection in Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chai",
        "given": "D."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "Proc. International Workshop on Logic and Synthesis (IWLS"
    ],
    "date": [
      "2007-05"
    ],
    "pages": [
      "305–311"
    ],
    "title": [
      "Symmetry Detection for Large Multi-Output Functions”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chaisemartin",
        "given": "P."
      }
    ],
    "citation-number": [
      "31"
    ],
    "date": [
      "2003-07"
    ],
    "genre": [
      "US Patent 6586961 B2,"
    ],
    "title": [
      "Structure and Method of Repair of Integrated Circuits”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C.W."
      },
      {
        "family": "Hsiao",
        "given": "M.F."
      },
      {
        "family": "Hu",
        "given": "B."
      },
      {
        "family": "Wang",
        "given": "K."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      },
      {
        "family": "Cheng",
        "given": "C.H."
      },
      {
        "family": "Chen",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004-01"
    ],
    "pages": [
      "102–118"
    ],
    "title": [
      "Fast Postplacement Optimization Using Functional Symmetries”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "C.W."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2001-11"
    ],
    "pages": [
      "606–609"
    ],
    "title": [
      "Single-Pass Redundancy Addition and Removal”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "1045–1051"
    ],
    "title": [
      "Simulation-Based Bug Trace Minimization with BMC-Based Refinement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "152–165"
    ],
    "title": [
      "Simulation-Based Bug Trace Minimization with BMC-Based Refinement"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005-11"
    ],
    "pages": [
      "56–63"
    ],
    "title": [
      "Post-Placement Rewiring and Rebuffering by Exhaustive Search For Functional Symmetries"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "ACM Trans. on Design Automation of Electronic Systems, Article"
    ],
    "date": [
      "2007-08"
    ],
    "doi": [
      "10.1145/1255456.1255469."
    ],
    "title": [
      "Post-Placement Rewiring by Exhaustive Search For Functional Symmetries"
    ],
    "type": "article-journal",
    "volume": [
      "32"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "628–633"
    ],
    "title": [
      "Safe Delay Optimization for Physical Synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Integration: the VLSI Journal"
    ],
    "date": [
      "2008-07"
    ],
    "pages": [
      "544–556"
    ],
    "title": [
      "SafeResynth: A New Technique for Physical Synthesis”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2007-01"
    ],
    "pages": [
      "944–949"
    ],
    "title": [
      "Fixing Design Errors with Counterexamples and Resynthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2008-01"
    ],
    "pages": [
      "184–188"
    ],
    "title": [
      "Fixing Design Errors with Counterexamples and Resynthesis”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "91–98"
    ],
    "title": [
      "Automating Post-Silicon Debugging and Repair”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2008-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "47–54"
    ],
    "title": [
      "Automating Post-Silicon Debugging and Repair”"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Papa",
        "given": "D.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proc. International Symposium on Quality Electronic Design (ISQED), Mar"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "487–492"
    ],
    "title": [
      "InVerS: An Incremental Verification System with Circuit Similarity Metrics and Error Visualization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.-H."
      },
      {
        "family": "Wagner",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proc. IEEE International High Level Design Validation and Test Workshop (HLDVT"
    ],
    "date": [
      "2007-11"
    ],
    "pages": [
      "65–72"
    ],
    "title": [
      "Automatic Error Diagnosis and Correction for RTL Designs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "K.H."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proc. ACM International Symposium on Physical Design (ISPD), Mar"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "103–110"
    ],
    "title": [
      "Reap What You Sow: Spare Cells for Post-Silicon Metal Fix”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "S.C."
      },
      {
        "family": "Ginneken",
        "given": "L.P.P.P.",
        "particle": "van"
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1999-09"
    ],
    "pages": [
      "962–969"
    ],
    "title": [
      "Circuit Optimization by Rewiring”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Changfan",
        "given": "C."
      },
      {
        "family": "Hsu",
        "given": "Y.C."
      },
      {
        "family": "Tsai",
        "given": "F.S."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Feb"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "188–196"
    ],
    "title": [
      "Timing Optimization on Routed Designs with Incremental Placement and Routing Characterization”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chayut",
        "given": "I."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Design Automation Conference (DAC"
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "Section 23.2,"
    ],
    "title": [
      "Next-Generation Multimedia Designs: Verification Needs”"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.dac.com/43rd/43talkindex.html"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.A."
      },
      {
        "family": "Chen",
        "given": "F.S."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "99–103"
    ],
    "title": [
      "Algorithms for Compacting Error Traces”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.-P."
      },
      {
        "family": "Fang",
        "given": "J.-W."
      },
      {
        "family": "Chang",
        "given": "Y.-W."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "ECO Timing Optimization Using Spare Cells”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chiang",
        "given": "C."
      },
      {
        "family": "Kawa",
        "given": "J."
      }
    ],
    "citation-number": [
      "52"
    ],
    "date": [
      "2007"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Design for Manufacturability and Yield for Nano-Scale CMOS”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pan",
        "given": "S.-J."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Moondanos",
        "given": "J."
      },
      {
        "family": "Hanna",
        "given": "Z."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "25–29"
    ],
    "title": [
      "Generation of Shorter Sequences for High Resolution Error Diagnosis Using Sequential SAT”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chung",
        "given": "P.-Y."
      },
      {
        "family": "Hajj",
        "given": "I.N."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proc. International Test Conference (ITC"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "742–751"
    ],
    "title": [
      "ACCORD: Automatic Catching and CORrection of Logic Design Errors in Combinational Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Long",
        "given": "W."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proc. International Workshop on Logic and Synthesis (IWLS"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "150–155"
    ],
    "title": [
      "Theory and Algorithm for SPFD-Based Global Rewiring”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cook",
        "given": "S."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "ACM symposium on Theory of Computing”"
    ],
    "date": [
      "1971"
    ],
    "pages": [
      "151–158"
    ],
    "title": [
      "Proc"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Berthet",
        "given": "C."
      },
      {
        "family": "Madre",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proc. Automatic Verification Methods for Finite State Systems – Lecture Notes in Computer Science (LNCS"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "365–373"
    ],
    "title": [
      "Verification of Synchronous Sequential Machines Based on Symbolic Execution”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Darga",
        "given": "P.T."
      },
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "530–534"
    ],
    "title": [
      "Exploiting Structure in Symmetry Detection for CNF”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Darga",
        "given": "P.T."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      },
      {
        "family": "Markov",
        "given": "I.L."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "149–154"
    ],
    "title": [
      "Faster Symmetry Discovery using Sparsity of Symmetries”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Demillo",
        "given": "R.A."
      },
      {
        "family": "Lipton",
        "given": "R.J."
      },
      {
        "family": "Sayward",
        "given": "F.G."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "IEEE Computer, Apr"
    ],
    "date": [
      "1978"
    ],
    "pages": [
      "34–41"
    ],
    "title": [
      "Hints on Test Data Selection: Help for the Practicing Programmer”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "N."
      },
      {
        "family": "Sorensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Proc. Theory and Applications of Satisfiability Testing"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "502–518"
    ],
    "title": [
      "An extensible SAT-solver”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Een",
        "given": "N."
      },
      {
        "family": "Sorensson",
        "given": "N."
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Journal on Satisfiability, Boolean Modeling and Computation (JSAT"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1–25"
    ],
    "title": [
      "Translating Pseudo-Boolean Constraints into SAT”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ferguson",
        "given": "J."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "IEE Electronics Systems and Software"
    ],
    "date": [
      "Jun./Jul. 2003"
    ],
    "pages": [
      "12–15,"
    ],
    "title": [
      "Turning Up the Yield”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gao",
        "given": "M."
      },
      {
        "family": "Jiang",
        "given": "J."
      },
      {
        "family": "Jiang",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Singha",
        "given": "S."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Proc. International Workshop on Logic and Synthesis (IWLS"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "MVSIS"
    ],
    "type": "paper-conference",
    "url": [
      "http://embedded.eecs.berkeley.edu/Respep/Research/mvsis/"
    ]
  },
  {
    "author": [
      {
        "family": "Gastin",
        "given": "P."
      },
      {
        "family": "Moro",
        "given": "P."
      },
      {
        "family": "Zeitoun",
        "given": "M."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "Proc. SPIN – Lecture Notes in Computer Science (LNCS"
    ],
    "date": [
      "2989"
    ],
    "pages": [
      "92–108"
    ],
    "title": [
      "Minimization of Counterexamples in SPIN”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Giles",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "66"
    ],
    "date": [
      "2003-11"
    ],
    "genre": [
      "US Patent 6650139 B1,"
    ],
    "title": [
      "Modular Collection of Spare Gates for Use in Hierarchical Integrated Circuit Design Process”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Goering",
        "given": "R."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "EETimes, Feb"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Post-Silicon Debugging Worth a Second Look”"
    ],
    "type": "article-journal",
    "volume": [
      "05"
    ]
  },
  {
    "author": [
      {
        "family": "Groce",
        "given": "A."
      },
      {
        "family": "Kroening",
        "given": "D."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "Proc. Workshop on BMC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "71–84"
    ],
    "title": [
      "Making the Most of BMC Counterexamples”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hildebrandt",
        "given": "R."
      },
      {
        "family": "Zeller",
        "given": "A."
      }
    ],
    "citation-number": [
      "69"
    ],
    "container-title": [
      "Proc. International Symposium on Software Testing and Analysis"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "134–145"
    ],
    "title": [
      "Simplifying Failure-Inducing Input”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "P.-H."
      },
      {
        "family": "Shiple",
        "given": "T."
      },
      {
        "family": "Harer",
        "given": "K."
      },
      {
        "family": "Kukula",
        "given": "J."
      },
      {
        "family": "Damiano",
        "given": "R."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Taylor",
        "given": "J."
      },
      {
        "family": "Long",
        "given": "J."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "120–126"
    ],
    "title": [
      "Smart simulation using collaborative formal and simulation engines”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hrkic",
        "given": "M."
      },
      {
        "family": "Lillis",
        "given": "J."
      },
      {
        "family": "Beraudo",
        "given": "G."
      }
    ],
    "citation-number": [
      "71"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "711–716"
    ],
    "title": [
      "An Approach to Placement-Coupled Logic Replication”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "A."
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "Proc. Pacific Rim Conference (PACRIM"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "677–682"
    ],
    "title": [
      "Formal Hardware Verification with BDDs: An Introduction”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "S.-Y."
      },
      {
        "family": "Chen",
        "given": "K.-C."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999-09"
    ],
    "pages": [
      "1376–1384"
    ],
    "title": [
      "AutoFix: A Hybrid Tool for Automatic Logic Rectification”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "J.-H.R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design, Jun"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "686–697"
    ],
    "title": [
      "On the Verification of Sequential Equivalence”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "T.-Y."
      },
      {
        "family": "Liu",
        "given": "C.-N.J."
      },
      {
        "family": "Jou",
        "given": "J.-Y."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "Proc. International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "5682–5685"
    ],
    "title": [
      "Estimating Likelihood of Correctness for Error Candidates to Assist Debugging Faulty HDL Designs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Marwah",
        "given": "T."
      },
      {
        "family": "Bouldin",
        "given": "D."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "Proc. International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "879–882"
    ],
    "title": [
      "Enhancing Reliability and Flexibility of a System-on-Chip Using Reconfigurable Logic”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jin",
        "given": "H."
      },
      {
        "family": "Ravi",
        "given": "K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "77"
    ],
    "container-title": [
      "Proc. International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS"
    ],
    "date": [
      "2002"
    ],
    "note": [
      "– Lecture Notes in Computer Science (LNCS) 2280,"
    ],
    "pages": [
      "445–459"
    ],
    "title": [
      "Fate and Free Will in Error Traces”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "D."
      }
    ],
    "citation-number": [
      "78"
    ],
    "container-title": [
      "Proc. International Test Conference (ITC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "657–663"
    ],
    "title": [
      "The Manic Depression of Microprocessor Debug”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Josephson",
        "given": "D."
      }
    ],
    "citation-number": [
      "79"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "3–6"
    ],
    "title": [
      "The Good, the Bad, and the Ugly of Silicon Debug”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kannan",
        "given": "L.N."
      },
      {
        "family": "Suaris",
        "given": "P.R."
      },
      {
        "family": "Fang",
        "given": "H.G."
      }
    ],
    "citation-number": [
      "80"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "327–332"
    ],
    "title": [
      "A Methodology and Algorithms for Post-Placement Delay Optimization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Killpack",
        "given": "K."
      },
      {
        "family": "Kashyap",
        "given": "C.V."
      },
      {
        "family": "Chiprout",
        "given": "E."
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "390–395"
    ],
    "title": [
      "Silicon Speedpath Measurement and Feedback into EDA Flows”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kolbl",
        "given": "A."
      },
      {
        "family": "Kukula",
        "given": "J."
      },
      {
        "family": "Damiano",
        "given": "R."
      }
    ],
    "citation-number": [
      "82"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "47–52"
    ],
    "title": [
      "Symbolic RTL simulation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kolbl",
        "given": "A."
      },
      {
        "family": "Kukula",
        "given": "J."
      },
      {
        "family": "Antreich",
        "given": "K."
      },
      {
        "family": "Damiano",
        "given": "R."
      }
    ],
    "citation-number": [
      "83"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "105–110"
    ],
    "title": [
      "Handling Special Constructs in Symbolic Simulation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kravets",
        "given": "V.N."
      },
      {
        "family": "Kudva",
        "given": "P."
      }
    ],
    "citation-number": [
      "84"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "438–441"
    ],
    "title": [
      "Implicit Enumeration of Structural Changes in Circuit Optimization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Krohm",
        "given": "F."
      }
    ],
    "citation-number": [
      "85"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "263–268"
    ],
    "title": [
      "Equivalence Checking Using Cuts and Heaps”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuo",
        "given": "S.-Y."
      }
    ],
    "citation-number": [
      "86"
    ],
    "container-title": [
      "Proc. European Design Automation Conference (EDAC"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "466–471"
    ],
    "title": [
      "Locating Logic Design Errors via Test Generation and Don’t-Care Propagation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "D."
      }
    ],
    "citation-number": [
      "87"
    ],
    "date": [
      "1997-12"
    ],
    "genre": [
      "US Patent 5696943,"
    ],
    "title": [
      "Method and Apparatus for Quick and Reliable Design Modification on Silicon”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Leiserson",
        "given": "C.E."
      },
      {
        "family": "Saxe",
        "given": "J.B."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "Algorithmica"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "5–35"
    ],
    "title": [
      "Retiming Synchronous Circuitry”"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Leveson",
        "given": "N.G."
      },
      {
        "family": "Turner",
        "given": "C.S."
      }
    ],
    "citation-number": [
      "89"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1993-07"
    ],
    "pages": [
      "18–41"
    ],
    "title": [
      "An Investigation of the Therac-25 Accidents”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "90"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "726–737"
    ],
    "title": [
      "A Hierarchical Compiled-code Event-driven Logic Simulator”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "C."
      },
      {
        "family": "Koh",
        "given": "C.-K."
      },
      {
        "family": "Madden",
        "given": "P.H."
      }
    ],
    "citation-number": [
      "91"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "349–354"
    ],
    "title": [
      "Floorplan Management: Incremental Placement for Gate Sizing and Buffer Insertion”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-C."
      },
      {
        "family": "Chen",
        "given": "K.-C."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "92"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999-03"
    ],
    "pages": [
      "282–202"
    ],
    "title": [
      "Logic Synthesis for Engineering Change”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-H."
      },
      {
        "family": "Huang",
        "given": "Y.-C."
      },
      {
        "family": "Chang",
        "given": "S.-C."
      },
      {
        "family": "Jone",
        "given": "W.-B."
      }
    ],
    "citation-number": [
      "93"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1006–1009"
    ],
    "title": [
      "Design and Design Automation of Rectification Logic for Engineering Change”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "A."
      },
      {
        "family": "Eisenmann",
        "given": "H."
      },
      {
        "family": "Stenz",
        "given": "G."
      },
      {
        "family": "Johannes",
        "given": "F.M."
      }
    ],
    "citation-number": [
      "94"
    ],
    "container-title": [
      "Proc. International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "616–621"
    ],
    "title": [
      "Combining Technology Mapping with Post-Placement Resynthesis for Performance Optimization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lu",
        "given": "F."
      },
      {
        "family": "Iyer",
        "given": "M.K."
      },
      {
        "family": "Parthasarathy",
        "given": "G."
      },
      {
        "family": "Wang",
        "given": "L.-C."
      },
      {
        "family": "Cheng",
        "given": "K.-T."
      },
      {
        "family": "Chen",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "95"
    ],
    "container-title": [
      "Proc. Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1102–1107"
    ],
    "title": [
      "An efficient sequential SAT solver with improved search strategies”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "T."
      },
      {
        "family": "Ren",
        "given": "H."
      },
      {
        "family": "Alpert",
        "given": "C.J."
      },
      {
        "family": "Pan",
        "given": "D."
      }
    ],
    "citation-number": [
      "96"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "41–47"
    ],
    "title": [
      "Computational Geometry Based Placement Migration”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Madre",
        "given": "J.C."
      },
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Billon",
        "given": "J.Pl"
      }
    ],
    "citation-number": [
      "97"
    ],
    "container-title": [
      "International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "30–33"
    ],
    "title": [
      "Automating the Diagnosis and the Rectification of Design Errors with PRIAM”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marques-Silva",
        "given": "J.P."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "98"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1999-05"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "506–521"
    ],
    "title": [
      "GRASP: A Search Algorithm for Propositional Satisfiability”"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Melngailis",
        "given": "J."
      },
      {
        "family": "Swanson",
        "given": "L.W."
      },
      {
        "family": "Thompson",
        "given": "W."
      }
    ],
    "citation-number": [
      "99"
    ],
    "container-title": [
      "Wiley Encyclopedia of Electrical and Electronics Engineering"
    ],
    "date": [
      "1999-12"
    ],
    "title": [
      "Focused Ion Beams in Semiconductor Manufacturing”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      }
    ],
    "citation-number": [
      "100"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2003-11"
    ],
    "pages": [
      "1588–1593"
    ],
    "title": [
      "Fast Computation of Symmetries in Boolean Functions”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mishchenko",
        "given": "A."
      },
      {
        "family": "Zhang",
        "given": "J.S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Burch",
        "given": "J.R."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Chrzanowska-Jeske",
        "given": "M."
      }
    ],
    "citation-number": [
      "101"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006-05"
    ],
    "pages": [
      "743–755"
    ],
    "title": [
      "Using Simulation and Satisfiability to Compute Flexibilities in Boolean Networks”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Moller",
        "given": "D."
      },
      {
        "family": "Mohnke",
        "given": "J."
      },
      {
        "family": "Weber",
        "given": "M."
      }
    ],
    "citation-number": [
      "102"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "680–684"
    ],
    "title": [
      "Detection of Symmetry of Boolean Functions Represented by ROBDDs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Moskewicz",
        "given": "M.W."
      },
      {
        "family": "Madigan",
        "given": "C.F."
      },
      {
        "family": "Zhao",
        "given": "Y."
      },
      {
        "family": "Zhang",
        "given": "L."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "103"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "530–535"
    ],
    "title": [
      "Chaff: Engineering an Efficient SAT Solver”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nayak",
        "given": "D."
      },
      {
        "family": "Walker",
        "given": "D.M.H."
      }
    ],
    "citation-number": [
      "104"
    ],
    "container-title": [
      "Proc. VLSI Test Symposium (VTS"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "25–29"
    ],
    "title": [
      "Simulation-Based Design Error Diagnosis and Correction in Combinational Digital Circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Or-Bach",
        "given": "Z."
      }
    ],
    "citation-number": [
      "105"
    ],
    "date": [
      "2004-06"
    ],
    "genre": [
      "US Patent 6756811 B2,"
    ],
    "title": [
      "Customizable and Programmable Cell Array”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "S."
      },
      {
        "family": "Somenzi",
        "given": "F."
      },
      {
        "family": "Plessier",
        "given": "B.F."
      }
    ],
    "citation-number": [
      "106"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "628–631"
    ],
    "title": [
      "Symmetry Detection and Dynamic Variable Ordering of Decision Diagrams”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Payne",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "107"
    ],
    "date": [
      "1999-09"
    ],
    "genre": [
      "US Patent 5959905,"
    ],
    "title": [
      "Cell-Based Integrated Circuit Design Repair Using Gate Array Repair Cells”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Plaza",
        "given": "S.M."
      },
      {
        "family": "Markov",
        "given": "I.L."
      },
      {
        "family": "Bertacco",
        "given": "V."
      }
    ],
    "citation-number": [
      "108"
    ],
    "container-title": [
      "Proc. Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2008"
    ],
    "pages": [
      "664–669"
    ],
    "title": [
      "Random Stimulus Generation using Entropy and XOR constraints”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pomeranz",
        "given": "I."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "109"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994-11"
    ],
    "pages": [
      "1428–1434"
    ],
    "title": [
      "On Determining Symmetries in Inputs of Logic Circuits”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Rashinkar",
        "given": "P."
      },
      {
        "family": "Paterson",
        "given": "P."
      },
      {
        "family": "Singh",
        "given": "L."
      }
    ],
    "citation-number": [
      "110"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "System-on-a-chip Verification: Methodology and Techniques”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "J.-C."
      },
      {
        "family": "Chang",
        "given": "Y.-Y."
      },
      {
        "family": "Lin",
        "given": "C.-H."
      }
    ],
    "citation-number": [
      "111"
    ],
    "container-title": [
      "Proc. International Workshop on System-on-Chip for Real-Time Applications (IWSOC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "370–373"
    ],
    "title": [
      "An Efficient Mechanism for Debugging RTL Description”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ravi",
        "given": "K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "112"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "154–158"
    ],
    "title": [
      "High-Density Reachability Analysis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ravi",
        "given": "K."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "113"
    ],
    "container-title": [
      "Proc. International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS"
    ],
    "date": [
      "2004"
    ],
    "note": [
      "– Lecture Notes in Computer Science (LNCS) 2988,"
    ],
    "pages": [
      "31–45"
    ],
    "title": [
      "Minimal Satisfying Assignments for Bounded Model Checking”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "114"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1987-09"
    ],
    "pages": [
      "727–750,"
    ],
    "title": [
      "Multiple-Valued Minimization for PLA Optimization”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      }
    ],
    "citation-number": [
      "115"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "932–937"
    ],
    "title": [
      "Trace Compaction using SAT-Based Reachability Analysis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      }
    ],
    "citation-number": [
      "116"
    ],
    "container-title": [
      "Proc. Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "1182–1187"
    ],
    "title": [
      "Abstraction and Refinement Techniques in Automated Design Debugging”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Safarpour",
        "given": "S."
      },
      {
        "family": "Mangassarian",
        "given": "H."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Liffiton",
        "given": "M.H."
      },
      {
        "family": "Sakallah",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "117"
    ],
    "container-title": [
      "Proc. (FMCAD"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "13–19"
    ],
    "title": [
      "Improved Design Debugging Using Maximum Satisfiability”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saranqi",
        "given": "S."
      },
      {
        "family": "Narayanasamy",
        "given": "S."
      },
      {
        "family": "Carneal",
        "given": "B."
      },
      {
        "family": "Tiwarj",
        "given": "A."
      },
      {
        "family": "Calder",
        "given": "B."
      },
      {
        "family": "Torrellas",
        "given": "J."
      }
    ],
    "citation-number": [
      "118"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–25"
    ],
    "title": [
      "Patching Processor Design Errors with Programmable Hardware”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Schadt",
        "given": "J.A."
      }
    ],
    "citation-number": [
      "119"
    ],
    "date": [
      "2002-06"
    ],
    "genre": [
      "US Patent 6404226 B1,"
    ],
    "title": [
      "Integrated Circuit with Standard Cell Logic and Spare Gates”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Shenoy",
        "given": "N."
      },
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "120"
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design (ICCAD"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "226–233"
    ],
    "title": [
      "Efficient Implementation of Retiming”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shen",
        "given": "S."
      },
      {
        "family": "Qin",
        "given": "Y."
      },
      {
        "family": "Li",
        "given": "S."
      }
    ],
    "citation-number": [
      "121"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "451–454"
    ],
    "title": [
      "A Fast Counterexample Minimization Approach with Refutation Analysis and Incremental SAT"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shi",
        "given": "C.-H."
      },
      {
        "family": "Jou",
        "given": "J.-Y."
      }
    ],
    "citation-number": [
      "122"
    ],
    "container-title": [
      "Proc. International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "732–735"
    ],
    "title": [
      "An Efficient Approach for Error Diagnosis in HDL Design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sinha",
        "given": "S."
      }
    ],
    "citation-number": [
      "123"
    ],
    "date": [
      "2002-05"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Berkeley"
    ],
    "publisher": [
      "University of California"
    ],
    "title": [
      "SPFDs: A New Approach to Flexibility in Logic Synthesis”"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Shimizu",
        "given": "K."
      },
      {
        "family": "Dill",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "124"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "801–806"
    ],
    "title": [
      "Deriving a Simulation Input Generator and a Coverage Metric From a Formal Specification”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "A."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Viglas",
        "given": "A."
      }
    ],
    "citation-number": [
      "125"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "218–223"
    ],
    "title": [
      "Design Diagnosis Using Boolean Satisfiability”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Staber",
        "given": "S."
      },
      {
        "family": "Jobstmann",
        "given": "B."
      },
      {
        "family": "Bloem",
        "given": "R."
      }
    ],
    "citation-number": [
      "126"
    ],
    "container-title": [
      "Proc. Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME"
    ],
    "date": [
      "2005"
    ],
    "note": [
      "– Lecture Notes in Computer Science (LNCS) 3725,"
    ],
    "pages": [
      "35–49"
    ],
    "title": [
      "Finding and Fixing Faults”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Staber",
        "given": "S."
      },
      {
        "family": "Fey",
        "given": "G."
      },
      {
        "family": "Bloem",
        "given": "R."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "127"
    ],
    "collection-title": [
      "Lecture Notes in Computer Science (LNCS"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "50–64"
    ],
    "title": [
      "Automatic Fault Localization for Property Checking”"
    ],
    "type": null,
    "volume": [
      "4383"
    ]
  },
  {
    "author": [
      {
        "family": "Swamy",
        "given": "G."
      },
      {
        "family": "Rajamani",
        "given": "S."
      },
      {
        "family": "Lennard",
        "given": "C."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "128"
    ],
    "container-title": [
      "Proc. International Symposium on Circuits and Systems (IS-CAS"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "1596–1599"
    ],
    "title": [
      "Minimal Logic Re-Synthesis for Engineering Change”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vaishnav",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "C.K."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "129"
    ],
    "container-title": [
      "Proc. International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "211–216"
    ],
    "title": [
      "Post-Layout Circuit Speed-up by Event Elimination”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Hajj",
        "given": "I.N."
      }
    ],
    "citation-number": [
      "130"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999-12"
    ],
    "pages": [
      "1803–1816"
    ],
    "title": [
      "Design Error Diagnosis and Correction via Test Vector Simulation”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Vergnes",
        "given": "A."
      }
    ],
    "citation-number": [
      "131"
    ],
    "date": [
      "2004-09"
    ],
    "genre": [
      "US Patent 6791355 B2,"
    ],
    "title": [
      "Spare Cell Architecture for Fixing Design Errors in Manufactured Integrated Circuits”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "citation-number": [
      "132"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "783–788"
    ],
    "title": [
      "StressTest: An Automatic Approach to Test Generation via Activity Monitors”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wagner",
        "given": "I."
      },
      {
        "family": "Bertacco",
        "given": "V."
      },
      {
        "family": "Austin",
        "given": "T."
      }
    ],
    "citation-number": [
      "133"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "344–347"
    ],
    "title": [
      "Shielding Against Design Flaws with Field Repairable Control Logic”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wallace",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "134"
    ],
    "container-title": [
      "Proc. International Workshop on Logic and Synthesis (IWLS"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "207–212"
    ],
    "title": [
      "Recognizing Input Equivalence in Digital Logic”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "family": "Kuehlmann",
        "given": "A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "135"
    ],
    "container-title": [
      "Proc. International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "498–503"
    ],
    "title": [
      "Structural Detection of Symmetries in Boolean Functions”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "C."
      },
      {
        "family": "Dill",
        "given": "D.L."
      }
    ],
    "citation-number": [
      "136"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "124–129"
    ],
    "title": [
      "Reliable Verification Using Symbolic Simulation with Scalar Values”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wong",
        "given": "J."
      },
      {
        "family": "Chiang",
        "given": "D."
      },
      {
        "family": "Tolentino",
        "given": "J."
      }
    ],
    "citation-number": [
      "137"
    ],
    "date": [
      "2001-07"
    ],
    "genre": [
      "US Patent 6255845 B1,"
    ],
    "title": [
      "Efficient Use of Spare Gates for Post-Silicon Debug and Enhancements”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "Y.L."
      },
      {
        "family": "Long",
        "given": "W."
      },
      {
        "family": "Fan",
        "given": "H."
      }
    ],
    "citation-number": [
      "138"
    ],
    "container-title": [
      "Proc. International VLSI Design Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "268–273"
    ],
    "title": [
      "A Fast Graph-Based Alternative Wiring Scheme for Boolean Networks”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "Q."
      },
      {
        "family": "Chen",
        "given": "C.Y.R."
      },
      {
        "family": "Aken",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "139"
    ],
    "container-title": [
      "Proc. International Conference on Computer Design (ICCD"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "36–39"
    ],
    "title": [
      "Efficient Boolean Matching Algorithm for Cell Libraries”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xiang",
        "given": "H."
      },
      {
        "family": "Huang",
        "given": "L.-D."
      },
      {
        "family": "Chao",
        "given": "K.-Y."
      },
      {
        "family": "Wong",
        "given": "M.D.F."
      }
    ],
    "citation-number": [
      "140"
    ],
    "container-title": [
      "Proc. International Conference On ASIC (ASICON"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "784–787"
    ],
    "title": [
      "An ECO Algorithm for Resolving OPC and Coupling Capacitance Violations”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamashita",
        "given": "S."
      },
      {
        "family": "Sawada",
        "given": "H."
      },
      {
        "family": "Nagoya",
        "given": "A."
      }
    ],
    "citation-number": [
      "141"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000-08"
    ],
    "pages": [
      "840–849,"
    ],
    "title": [
      "SPFD: A New Method to Express Functional Flexibility”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Y.-S."
      },
      {
        "family": "Sinha",
        "given": "S."
      },
      {
        "family": "Veneris",
        "given": "A."
      },
      {
        "family": "Brayton",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "142"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference (ASPDAC"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "402–407"
    ],
    "title": [
      "Automating Logic Rectification by Approximate SPFDs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yee",
        "given": "C.L."
      },
      {
        "family": "Aji",
        "given": "S."
      },
      {
        "family": "Rusu",
        "given": "S."
      }
    ],
    "citation-number": [
      "143"
    ],
    "date": [
      "1997-04"
    ],
    "genre": [
      "US Patent 5623420,"
    ],
    "title": [
      "Method and Apparatus to Distribute Spare Cells within a Standard Cell Region of an Integrated Circuit”"
    ],
    "type": "patent"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "J."
      },
      {
        "family": "Albin",
        "given": "K."
      },
      {
        "family": "Aziz",
        "given": "A."
      },
      {
        "family": "Pixley",
        "given": "C."
      }
    ],
    "citation-number": [
      "144"
    ],
    "container-title": [
      "Proc. Design Automation Conference (DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "296–299"
    ],
    "title": [
      "Constraint Synthesis for Environment Modeling in Functional Verification”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Q.K."
      },
      {
        "family": "Kilze",
        "given": "P."
      }
    ],
    "citation-number": [
      "145"
    ],
    "container-title": [
      "IEEE Computer Society Annual Symposium on VLSI (ISVLSI"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "33–37"
    ],
    "title": [
      "Metal Fix and Power Network Repair for SOC”"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "146"
    ],
    "container-title": [
      "FDIV bug"
    ],
    "type": "chapter",
    "url": [
      "http://en.wikipedia.org/wiki/Pentium"
    ]
  },
  {
    "citation-number": [
      "147"
    ],
    "type": null,
    "url": [
      "http://www.avery-design.com/"
    ]
  },
  {
    "citation-number": [
      "148"
    ],
    "container-title": [
      "Release"
    ],
    "title": [
      "Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification"
    ],
    "type": "article-journal",
    "url": [
      "http://www-cad.eecs.berkeley.edu/"
    ],
    "volume": [
      "51205"
    ]
  },
  {
    "author": [
      {
        "family": "UnderGround",
        "given": "Bug"
      }
    ],
    "citation-number": [
      "149"
    ],
    "type": null,
    "url": [
      "http://bug.eecs.umich.edu/"
    ]
  },
  {
    "citation-number": [
      "150"
    ],
    "type": null,
    "url": [
      "http://www.cadence.com/"
    ]
  },
  {
    "citation-number": [
      "151"
    ],
    "type": null,
    "url": [
      "http://www.denali.com/"
    ]
  },
  {
    "citation-number": [
      "152"
    ],
    "container-title": [
      "EE Times"
    ],
    "date": [
      "2007-12-10"
    ],
    "title": [
      "AMD Exec Discusses Barcelona Debacle”"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "153"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors 2005 Edition"
    ],
    "type": null,
    "url": [
      "http://www.itrs.net"
    ]
  },
  {
    "citation-number": [
      "154"
    ],
    "type": null,
    "url": [
      "http://www.opencores.org/"
    ]
  },
  {
    "citation-number": [
      "155"
    ],
    "type": null,
    "url": [
      "http://openedatools.si2.org/oagear/"
    ]
  },
  {
    "citation-number": [
      "156"
    ],
    "type": null,
    "url": [
      "http://vlsicad.eecs.umich.edu/BK/PlaceUtils/"
    ]
  },
  {
    "citation-number": [
      "157"
    ],
    "title": [
      "ITC’99 Benchmarks(2nd release"
    ],
    "type": null,
    "url": [
      "http://www.cad.polito.it/tools/itc99.html"
    ]
  },
  {
    "citation-number": [
      "158"
    ],
    "title": [
      "UMICH Physical Design Tools"
    ],
    "type": null,
    "url": [
      "http://vlsicad.eecs.umich.edu/BK/PDtools/"
    ]
  },
  {
    "citation-number": [
      "159"
    ],
    "type": null,
    "url": [
      "http://www.dafca.com/"
    ]
  },
  {
    "citation-number": [
      "160"
    ],
    "type": null,
    "url": [
      "http://www.intel.com/design/core2duo/documentation.htm"
    ]
  },
  {
    "citation-number": [
      "161"
    ],
    "type": null,
    "url": [
      "http://iwls.org/iwls2005/benchmarks.html"
    ]
  },
  {
    "citation-number": [
      "162"
    ],
    "type": null,
    "url": [
      "http://www.openedatools.org/projects/oagear/"
    ]
  },
  {
    "citation-number": [
      "163"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com/"
    ]
  },
  {
    "citation-number": [
      "164"
    ],
    "type": null,
    "url": [
      "http://opensparc-t1.sunsource.net/"
    ]
  },
  {
    "citation-number": [
      "165"
    ],
    "note": [
      "picoJave Core,"
    ],
    "type": null,
    "url": [
      "http://www.sun.com/microelectronics/picoJava/"
    ]
  }
]
