{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 16:26:36 2017 " "Info: Processing started: Thu Dec 07 16:26:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment8_1 -c experiment8_1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment8_1 -c experiment8_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment8_1 EP3C40F780C8 " "Info: Selected device EP3C40F780C8 for design \"experiment8_1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C8 " "Info: Device EP3C55F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C8 " "Info: Device EP3C80F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780C8 " "Info: Device EP3C120F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "Warning: No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[7\] " "Info: Pin LED7S\[7\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[7] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[6\] " "Info: Pin LED7S\[6\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[6] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[5\] " "Info: Pin LED7S\[5\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[5] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[4\] " "Info: Pin LED7S\[4\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[4] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[3\] " "Info: Pin LED7S\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[3] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[2\] " "Info: Pin LED7S\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[2] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[1\] " "Info: Pin LED7S\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[1] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[0\] " "Info: Pin LED7S\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[0] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[2\] " "Info: Pin SEL\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { SEL[2] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 216 408 584 232 "SEL\[2..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[1\] " "Info: Pin SEL\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { SEL[1] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 216 408 584 232 "SEL\[2..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[0\] " "Info: Pin SEL\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { SEL[0] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 216 408 584 232 "SEL\[2..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { CLK } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 200 8 176 216 "CLK" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WE " "Info: Pin WE not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { WE } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 216 8 176 232 "WE" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 264 8 176 280 "DATA\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { WR } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 8 176 248 "WR" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[0\] " "Info: Pin RA\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { RA[0] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 248 8 176 264 "RA\[1..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HLINPUT " "Info: Pin HLINPUT not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { HLINPUT } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 296 8 176 312 "HLINPUT" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { HLINPUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[1\] " "Info: Pin RA\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { RA[1] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 248 8 176 264 "RA\[1..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 264 8 176 280 "DATA\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 264 8 176 280 "DATA\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 264 8 176 280 "DATA\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "experiment8_1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'experiment8_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPU:inst13\|CLK2 (Rise) CPU:inst13\|CLK2 (Rise) setup and hold " "Critical Warning: From CPU:inst13\|CLK2 (Rise) to CPU:inst13\|CLK2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPU:inst13\|CLK2 (Fall) CPU:inst13\|CLK2 (Rise) setup and hold " "Critical Warning: From CPU:inst13\|CLK2 (Fall) to CPU:inst13\|CLK2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPU:inst13\|CLK2 (Rise) setup and hold " "Critical Warning: From CLK (Rise) to CPU:inst13\|CLK2 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPU:inst13\|CLK2 (Rise) CPU:inst13\|CLK2 (Fall) setup and hold " "Critical Warning: From CPU:inst13\|CLK2 (Rise) to CPU:inst13\|CLK2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPU:inst13\|CLK2 (Fall) CPU:inst13\|CLK2 (Fall) setup and hold " "Critical Warning: From CPU:inst13\|CLK2 (Fall) to CPU:inst13\|CLK2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CPU:inst13\|CLK2 (Fall) setup and hold " "Critical Warning: From CLK (Rise) to CPU:inst13\|CLK2 (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPU:inst13\|CLK2 (Rise) CLK (Rise) setup and hold " "Critical Warning: From CPU:inst13\|CLK2 (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CPU:inst13\|CLK2 (Fall) CLK (Rise) setup and hold " "Critical Warning: From CPU:inst13\|CLK2 (Fall) to CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CLK~input (placed in PIN J2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 200 8 176 216 "CLK" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst13\|CLK2  " "Info: Automatically promoted node CPU:inst13\|CLK2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst13\|CLK2~0 " "Info: Destination node CPU:inst13\|CLK2~0" {  } { { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 22 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|CLK2~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 22 -1 0 } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|CLK2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 9 11 0 " "Info: Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 9 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 56 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 67 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.548 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.548" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -5.548 (VIOLATED) " "Info: Path #1: Setup slack is -5.548 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : CPU:inst13\|PC\[2\] " "Info: From Node    : CPU:inst13\|PC\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : CPU:inst13\|R1\[5\] " "Info: To Node      : CPU:inst13\|R1\[5\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CPU:inst13\|CLK2 (INVERTED) " "Info: Launch Clock : CPU:inst13\|CLK2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CPU:inst13\|CLK2 (INVERTED) " "Info: Latch Clock  : CPU:inst13\|CLK2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           launch edge time " "Info:      0.500      0.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      3.543  F        clock network delay " "Info:      4.043      3.543  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      0.261     uTco  CPU:inst13\|PC\[2\] " "Info:      4.304      0.261     uTco  CPU:inst13\|PC\[2\]" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|PC[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 31 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      0.000 FF  CELL  inst13\|PC\[2\]\|q " "Info:      4.304      0.000 FF  CELL  inst13\|PC\[2\]\|q" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|PC[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 31 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.890      0.586 FF    IC  inst13\|STATE~8\|datad " "Info:      4.890      0.586 FF    IC  inst13\|STATE~8\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|STATE~8 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 29 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.058      0.168 FR  CELL  inst13\|STATE~8\|combout " "Info:      5.058      0.168 FR  CELL  inst13\|STATE~8\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|STATE~8 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 29 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.216      1.158 RR    IC  inst13\|RX~3\|datad " "Info:      6.216      1.158 RR    IC  inst13\|RX~3\|datad" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|RX~3 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 28 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.371      0.155 RF  CELL  inst13\|RX~3\|combout " "Info:      6.371      0.155 RF  CELL  inst13\|RX~3\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|RX~3 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 28 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.210      0.839 FF    IC  inst13\|R1\[2\]~52\|datab " "Info:      7.210      0.839 FF    IC  inst13\|R1\[2\]~52\|datab" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|R1[2]~52 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 21 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.606      0.396 FF  CELL  inst13\|R1\[2\]~52\|combout " "Info:      7.606      0.396 FF  CELL  inst13\|R1\[2\]~52\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|R1[2]~52 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 21 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.127      0.521 FF    IC  inst13\|R1\[6\]~54\|dataa " "Info:      8.127      0.521 FF    IC  inst13\|R1\[6\]~54\|dataa" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|R1[6]~54 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 21 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.608      0.481 FR  CELL  inst13\|R1\[6\]~54\|combout " "Info:      8.608      0.481 FR  CELL  inst13\|R1\[6\]~54\|combout" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|R1[6]~54 } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 21 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.768      1.160 RR    IC  inst13\|R1\[5\]\|ena " "Info:      9.768      1.160 RR    IC  inst13\|R1\[5\]\|ena" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|R1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 21 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.563      0.795 RR  CELL  CPU:inst13\|R1\[5\] " "Info:     10.563      0.795 RR  CELL  CPU:inst13\|R1\[5\]" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|R1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 21 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.500      1.500           latch edge time " "Info:      1.500      1.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.994      3.494  F        clock network delay " "Info:      4.994      3.494  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.021     uTsu  CPU:inst13\|R1\[5\] " "Info:      5.015      0.021     uTsu  CPU:inst13\|R1\[5\]" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst13|R1[5] } "NODE_NAME" } } { "cpu.vhd" "" { Text "E:/Computer Organization Experiment/Experiment8.1/cpu.vhd" 21 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.563 " "Info: Data Arrival Time  :    10.563" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.015 " "Info: Data Required Time :     5.015" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -5.548 (VIOLATED) " "Info: Slack              :    -5.548 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y11 X55_Y21 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y11 to location X55_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED7S\[7\] GND " "Info: Pin LED7S\[7\] has GND driving its datain port" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[7] } } } { "TopLevelEntity.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment8.1/TopLevelEntity.bdf" { { 232 408 584 248 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Computer Organization Experiment/Experiment8.1/experiment8_1.fit.smsg " "Info: Generated suppressed messages file E:/Computer Organization Experiment/Experiment8.1/experiment8_1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Info: Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 16:26:46 2017 " "Info: Processing ended: Thu Dec 07 16:26:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
