module top_module (
	input wire clk,
	input wire L,
	input wire r_in,
	input wire q_in,
	output reg Q);
    
    wire d;
    
    assign d= L? r_in: q_in;
    
    always @(posedge clk) begin
        Q = d;
    end

endmodule
