0.7
2020.2
May 21 2025
22:59:56
/home/omar/Documents/projects/riscv-cpu/riscv-cpu/riscv-cpu.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
/home/omar/Documents/projects/riscv-cpu/src/alu.v,1767208868,verilog,,/home/omar/Documents/projects/riscv-cpu/src/combined_memory.v,,alu,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/combined_memory.v,1767482982,verilog,,/home/omar/Documents/projects/riscv-cpu/src/controller_main.v,,combined_memory,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/controller_main.v,1767480779,verilog,,/home/omar/Documents/projects/riscv-cpu/src/datapath_main.v,,controller_main,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/datapath_main.v,1767390483,verilog,,/home/omar/Documents/projects/riscv-cpu/src/extend.v,,datapath_main,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/extend.v,1767200639,verilog,,/home/omar/Documents/projects/riscv-cpu/src/mux_2to1.v,,extend,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/mux_2to1.v,1767199326,verilog,,/home/omar/Documents/projects/riscv-cpu/src/mux_3to1.v,,mux_2to1,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/mux_3to1.v,1767390483,verilog,,/home/omar/Documents/projects/riscv-cpu/src/output_buffer.v,,mux_3to1,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/output_buffer.v,1767200516,verilog,,/home/omar/Documents/projects/riscv-cpu/src/register.v,,output_buffer,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/register.v,1767390483,verilog,,/home/omar/Documents/projects/riscv-cpu/src/register_file.v,,register,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/register_file.v,1767200364,verilog,,/home/omar/Documents/projects/riscv-cpu/src/riscv_cpu_main.v,,register_file,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/src/riscv_cpu_main.v,1767390483,verilog,,/home/omar/Documents/projects/riscv-cpu/tb/riscv_cpu_tb.v,,riscv_cpu_main,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
/home/omar/Documents/projects/riscv-cpu/tb/riscv_cpu_tb.v,1767382891,verilog,,,,riscv_cpu_tb,,,../../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef,,,,,
