INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/endle/Desktop/VHDL/SLN/SR_FF_withTB/SR_FF_withTB.srcs/sources_1/new/SR_FF_withTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS_FF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/endle/Desktop/VHDL/SLN/SR_FF_withTB/SR_FF_withTB.srcs/sim_1/new/SR_FF_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SY_RSFF_TEST'
