TimeQuest Timing Analyzer report for DSS
Thu Nov 28 14:16:13 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clkin'
 13. Slow 1200mV 85C Model Setup: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 14. Slow 1200mV 85C Model Hold: 'clkin'
 15. Slow 1200mV 85C Model Hold: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clkin'
 30. Slow 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 31. Slow 1200mV 0C Model Hold: 'clkin'
 32. Slow 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clkin'
 46. Fast 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 47. Fast 1200mV 0C Model Hold: 'clkin'
 48. Fast 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DSS                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C5F256C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; clkin                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin }                                                          ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] } ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 362.84 MHz ; 250.0 MHz       ; clkin                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 937.21 MHz ; 500.0 MHz       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -1.756 ; -18.787       ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; -0.067 ; -0.067        ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.090 ; -0.090        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.358  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -3.000 ; -32.566       ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; -1.000 ; -9.000        ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkin'                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -0.703 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.635      ;
; -0.685 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.616      ;
; -0.619 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.551      ;
; -0.602 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.533      ;
; -0.588 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.520      ;
; -0.587 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.519      ;
; -0.584 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.516      ;
; -0.581 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.513      ;
; -0.570 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.501      ;
; -0.569 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.500      ;
; -0.567 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.498      ;
; -0.563 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.494      ;
; -0.507 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.439      ;
; -0.503 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.435      ;
; -0.487 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.418      ;
; -0.486 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.417      ;
; -0.468 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.400      ;
; -0.466 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.398      ;
; -0.451 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.382      ;
; -0.451 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 1.382      ;
; -0.071 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.003      ;
; -0.068 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 1.000      ;
; -0.067 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 0.999      ;
; -0.059 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 0.991      ;
; -0.055 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 0.986      ;
; -0.054 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 0.985      ;
; -0.034 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 0.965      ;
; -0.033 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.064     ; 0.964      ;
; 0.017  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 0.500        ; 2.089      ; 2.756      ;
; 0.221  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.063     ; 0.711      ;
; 0.231  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 1.050      ;
; 0.246  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 1.035      ;
; 0.262  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 1.019      ;
; 0.309  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 0.972      ;
; 0.312  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.253      ; 0.969      ;
; 0.601  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 1.000        ; 2.089      ; 2.672      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                                                                                       ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.067 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 1.000      ;
; 0.213  ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.720      ;
; 0.214  ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.719      ;
; 0.222  ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.711      ;
; 0.223  ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.710      ;
; 0.224  ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.709      ;
; 0.225  ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.708      ;
; 0.225  ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.708      ;
; 0.225  ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.708      ;
; 0.226  ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.707      ;
; 0.274  ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.062     ; 0.659      ;
+--------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkin'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.090 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 0.000        ; 2.165      ; 2.461      ;
; 0.316  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.881      ;
; 0.332  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.897      ;
; 0.354  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.919      ;
; 0.370  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.935      ;
; 0.385  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.378      ; 0.950      ;
; 0.390  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.610      ;
; 0.510  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; -0.500       ; 2.165      ; 2.561      ;
; 0.551  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 0.772      ;
; 0.551  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 0.772      ;
; 0.553  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 0.774      ;
; 0.569  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.789      ;
; 0.572  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.792      ;
; 0.573  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 0.794      ;
; 0.573  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.793      ;
; 0.580  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 0.800      ;
; 0.825  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.046      ;
; 0.825  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.046      ;
; 0.840  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.061      ;
; 0.840  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.061      ;
; 0.842  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.063      ;
; 0.842  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.063      ;
; 0.844  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.064      ;
; 0.845  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.065      ;
; 0.858  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.078      ;
; 0.858  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.078      ;
; 0.860  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.080      ;
; 0.860  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.080      ;
; 0.935  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.156      ;
; 0.937  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.158      ;
; 0.952  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.173      ;
; 0.954  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.174      ;
; 0.954  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.064      ; 1.175      ;
; 0.956  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.176      ;
; 0.970  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.190      ;
; 0.972  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.063      ; 1.192      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                                                                                       ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.393 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.614      ;
; 0.397 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.616      ;
; 0.402 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.621      ;
; 0.572 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.062      ; 0.791      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.061  ; 0.291        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.464  ; 0.694        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.255  ; 0.439        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|inclk[0] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|q                ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|inclk[0] ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|outclk   ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 2.330 ; 2.733 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.824 ; 0.925 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.700 ; 1.015 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 2.330 ; 2.700 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 2.127 ; 2.733 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 2.304 ; 2.693 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 0.140  ; 0.007  ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.140  ; 0.007  ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.130  ; -0.012 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -1.392 ; -1.797 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -1.346 ; -1.764 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -1.816 ; -2.214 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                       ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 6.595 ; 6.587 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 6.371 ; 6.373 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 6.392 ; 6.393 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 6.150 ; 6.151 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 5.873 ; 5.856 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 6.595 ; 6.587 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 6.203 ; 6.201 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 6.390 ; 6.422 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 6.487 ; 6.514 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 6.048 ; 6.058 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 5.391 ; 5.366 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 5.674 ; 5.634 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 5.442 ; 5.398 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 5.470 ; 5.447 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 6.014 ; 5.976 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 6.037 ; 6.021 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 5.899 ; 5.935 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 6.048 ; 6.058 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 6.144 ; 6.234 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 5.139 ; 5.145 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 5.133 ; 5.146 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 6.144 ; 6.234 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 5.107 ; 5.120 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 5.123 ; 5.127 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.835 ; 5.877 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.806 ; 5.853 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.619 ; 5.642 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.835 ; 5.877 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.580 ; 5.597 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.390 ; 5.462 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.069 ; 5.149 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.514 ; 5.537 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.311 ; 5.417 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.950 ; 6.083 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.946 ; 4.996 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.803 ; 4.863 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.677 ; 4.742 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.785 ; 4.845 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.654 ; 4.692 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.373 ; 4.412 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.391 ; 4.423 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.950 ; 6.083 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.664 ; 4.688 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.946 ; 4.996 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                               ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 5.752 ; 5.733 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 6.234 ; 6.232 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 6.201 ; 6.186 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 6.016 ; 6.015 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 5.752 ; 5.733 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 6.448 ; 6.438 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 6.068 ; 6.064 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 6.248 ; 6.276 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 6.340 ; 6.364 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 5.289 ; 5.264 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 5.289 ; 5.264 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 5.561 ; 5.522 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 5.339 ; 5.295 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 5.365 ; 5.342 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 5.887 ; 5.849 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 5.909 ; 5.892 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 5.777 ; 5.810 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 5.919 ; 5.928 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 5.000 ; 5.012 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 5.031 ; 5.037 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 5.025 ; 5.037 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 6.047 ; 6.136 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 5.000 ; 5.012 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 5.016 ; 5.019 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.921 ; 4.983 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.633 ; 5.661 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.463 ; 5.484 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.670 ; 5.710 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.427 ; 5.442 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.247 ; 5.315 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.921 ; 4.983 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.363 ; 5.384 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.154 ; 5.239 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.266 ; 4.304 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.821 ; 4.869 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.683 ; 4.741 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.559 ; 4.621 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.667 ; 4.723 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.536 ; 4.573 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.266 ; 4.304 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.284 ; 4.314 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.832 ; 5.963 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.548 ; 4.570 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.821 ; 4.869 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                              ;
+-------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 402.58 MHz  ; 250.0 MHz       ; clkin                                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1050.42 MHz ; 500.0 MHz       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -1.484 ; -15.082       ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.048  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.085 ; -0.085        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.312  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -3.000 ; -32.566       ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; -1.000 ; -9.000        ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -0.509 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.448      ;
; -0.494 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.432      ;
; -0.438 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.377      ;
; -0.424 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.362      ;
; -0.410 ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.349      ;
; -0.409 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.348      ;
; -0.409 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.348      ;
; -0.394 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.332      ;
; -0.394 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.332      ;
; -0.393 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.331      ;
; -0.391 ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.330      ;
; -0.376 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.314      ;
; -0.344 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.283      ;
; -0.338 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.277      ;
; -0.324 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.262      ;
; -0.324 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.262      ;
; -0.309 ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.248      ;
; -0.306 ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 1.245      ;
; -0.293 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.231      ;
; -0.293 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 1.231      ;
; 0.047  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.892      ;
; 0.048  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.891      ;
; 0.050  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.889      ;
; 0.060  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.879      ;
; 0.064  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 0.874      ;
; 0.064  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 0.874      ;
; 0.074  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 0.864      ;
; 0.074  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.057     ; 0.864      ;
; 0.112  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 0.500        ; 1.923      ; 2.476      ;
; 0.288  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.953      ;
; 0.300  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.056     ; 0.639      ;
; 0.313  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.928      ;
; 0.327  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.914      ;
; 0.359  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.882      ;
; 0.362  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.221      ; 0.879      ;
; 0.645  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 1.000        ; 1.923      ; 2.443      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                                                                                       ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.048 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.892      ;
; 0.294 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.646      ;
; 0.302 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.638      ;
; 0.309 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.631      ;
; 0.310 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.630      ;
; 0.311 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.629      ;
; 0.312 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.628      ;
; 0.312 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.628      ;
; 0.312 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.628      ;
; 0.313 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.627      ;
; 0.357 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.055     ; 0.583      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.085 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 0.000        ; 1.990      ; 2.259      ;
; 0.312  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.820      ;
; 0.327  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.835      ;
; 0.346  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.854      ;
; 0.347  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.547      ;
; 0.360  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.868      ;
; 0.376  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.339      ; 0.884      ;
; 0.452  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; -0.500       ; 1.990      ; 2.296      ;
; 0.496  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.697      ;
; 0.496  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.697      ;
; 0.497  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.698      ;
; 0.511  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.711      ;
; 0.514  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.715      ;
; 0.515  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.715      ;
; 0.516  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.716      ;
; 0.524  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.724      ;
; 0.741  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.942      ;
; 0.741  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.942      ;
; 0.746  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.947      ;
; 0.747  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.948      ;
; 0.753  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.954      ;
; 0.754  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 0.955      ;
; 0.758  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.958      ;
; 0.759  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.959      ;
; 0.761  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.961      ;
; 0.763  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.963      ;
; 0.768  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.968      ;
; 0.770  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 0.970      ;
; 0.830  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 1.031      ;
; 0.837  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 1.038      ;
; 0.843  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 1.044      ;
; 0.847  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.047      ;
; 0.850  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.057      ; 1.051      ;
; 0.854  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.054      ;
; 0.859  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.059      ;
; 0.866  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.056      ; 1.066      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                                                                                        ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.354 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.558      ;
; 0.364 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.563      ;
; 0.514 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.055      ; 0.713      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.064  ; 0.294        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.068  ; 0.298        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.429  ; 0.645        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.470  ; 0.700        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.474  ; 0.704        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.282  ; 0.466        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|inclk[0] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|q                ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|inclk[0] ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|outclk   ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 1.994 ; 2.333 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.728 ; 0.890 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.620 ; 0.967 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 1.994 ; 2.311 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 1.801 ; 2.333 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 1.984 ; 2.306 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 0.118  ; -0.056 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.118  ; -0.056 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.117  ; -0.074 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -1.172 ; -1.510 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -1.124 ; -1.476 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -1.560 ; -1.880 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                       ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 6.224 ; 6.167 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 6.009 ; 5.958 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 6.035 ; 5.961 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 5.802 ; 5.745 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 5.554 ; 5.484 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 6.224 ; 6.167 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 5.856 ; 5.792 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 6.015 ; 5.997 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 6.107 ; 6.069 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 5.700 ; 5.663 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 5.110 ; 5.044 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 5.366 ; 5.288 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 5.158 ; 5.079 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 5.178 ; 5.118 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 5.674 ; 5.605 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 5.694 ; 5.635 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 5.568 ; 5.560 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 5.700 ; 5.663 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 5.910 ; 5.977 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 4.891 ; 4.866 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 4.882 ; 4.856 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 5.910 ; 5.977 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 4.858 ; 4.833 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 4.873 ; 4.848 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.470 ; 5.462 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.450 ; 5.430 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.278 ; 5.256 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.470 ; 5.462 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.240 ; 5.217 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.062 ; 5.103 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.753 ; 4.795 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.178 ; 5.142 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.974 ; 5.029 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.674 ; 5.779 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.655 ; 4.667 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.523 ; 4.551 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.402 ; 4.437 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.508 ; 4.536 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.380 ; 4.401 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.118 ; 4.144 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.137 ; 4.155 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.674 ; 5.779 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.391 ; 4.404 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.655 ; 4.667 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                               ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 5.438 ; 5.371 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 5.878 ; 5.830 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 5.853 ; 5.770 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 5.674 ; 5.621 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 5.438 ; 5.371 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 6.084 ; 6.031 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 5.727 ; 5.667 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 5.880 ; 5.862 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 5.967 ; 5.932 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 5.012 ; 4.948 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 5.012 ; 4.948 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 5.258 ; 5.182 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 5.058 ; 4.982 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 5.078 ; 5.019 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 5.553 ; 5.486 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 5.572 ; 5.515 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 5.452 ; 5.444 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 5.578 ; 5.542 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 4.762 ; 4.738 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 4.794 ; 4.770 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 4.786 ; 4.760 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 5.824 ; 5.891 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 4.762 ; 4.738 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 4.777 ; 4.753 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.618 ; 4.649 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.291 ; 5.262 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.136 ; 5.115 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.320 ; 5.312 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.102 ; 5.078 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.934 ; 4.972 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.618 ; 4.649 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.040 ; 5.007 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.830 ; 4.872 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.023 ; 4.047 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.543 ; 4.554 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.416 ; 4.442 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.295 ; 4.329 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.401 ; 4.428 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.274 ; 4.295 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.023 ; 4.047 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.041 ; 4.058 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.568 ; 5.672 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.286 ; 4.298 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.543 ; 4.554 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.324 ; -2.592        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.401  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -0.078 ; -0.078        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.187  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clkin                                                          ; -3.000 ; -23.728       ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; -1.000 ; -9.000        ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; 0.047  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.904      ;
; 0.058  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.892      ;
; 0.096  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.855      ;
; 0.106  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.844      ;
; 0.111  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.840      ;
; 0.115  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.836      ;
; 0.115  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.836      ;
; 0.122  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.828      ;
; 0.125  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.825      ;
; 0.126  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.824      ;
; 0.126  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.825      ;
; 0.130  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 0.500        ; 1.196      ; 1.648      ;
; 0.136  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.814      ;
; 0.164  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.787      ;
; 0.164  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.787      ;
; 0.173  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.777      ;
; 0.174  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.776      ;
; 0.193  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.758      ;
; 0.194  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.757      ;
; 0.204  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.746      ;
; 0.204  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.746      ;
; 0.400  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.551      ;
; 0.400  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.551      ;
; 0.400  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.551      ;
; 0.409  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.541      ;
; 0.410  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.540      ;
; 0.410  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.541      ;
; 0.418  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.532      ;
; 0.419  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 1.000        ; -0.037     ; 0.531      ;
; 0.535  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.139      ; 0.613      ;
; 0.548  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.139      ; 0.600      ;
; 0.555  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.139      ; 0.593      ;
; 0.567  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 1.000        ; -0.036     ; 0.384      ;
; 0.579  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.139      ; 0.569      ;
; 0.585  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 1.000        ; 0.139      ; 0.563      ;
; 0.778  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 1.000        ; 1.196      ; 1.500      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                                                                                       ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.550      ;
; 0.559 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.392      ;
; 0.563 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.388      ;
; 0.564 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.387      ;
; 0.565 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.386      ;
; 0.566 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.385      ;
; 0.566 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.385      ;
; 0.566 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.385      ;
; 0.567 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.384      ;
; 0.568 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.383      ;
; 0.592 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 1.000        ; -0.036     ; 0.359      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.078 ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; 0.000        ; 1.241      ; 1.382      ;
; 0.156  ; lpm_ff:myFF|dffs[4]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.479      ;
; 0.164  ; lpm_ff:myFF|dffs[0]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.487      ;
; 0.172  ; lpm_ff:myFF|dffs[3]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.495      ;
; 0.178  ; lpm_ff:myFF|dffs[1]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.501      ;
; 0.193  ; lpm_ff:myFF|dffs[2]                                                                                         ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; clkin                                                          ; clkin       ; 0.000        ; 0.219      ; 0.516      ;
; 0.205  ; lpm_ff:myFF|dffs[4]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.325      ;
; 0.294  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.415      ;
; 0.295  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.416      ;
; 0.305  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.428      ;
; 0.312  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[0]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.432      ;
; 0.443  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.564      ;
; 0.443  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.564      ;
; 0.453  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.574      ;
; 0.455  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; lpm_ff:myFF|dffs[3]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.577      ;
; 0.464  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[1]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.585      ;
; 0.467  ; lpm_ff:myFF|dffs[2]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[2]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.588      ;
; 0.506  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.627      ;
; 0.509  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.630      ;
; 0.518  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.640      ;
; 0.521  ; lpm_ff:myFF|dffs[1]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.641      ;
; 0.522  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; clkin                                                          ; clkin       ; 0.000        ; 0.037      ; 0.643      ;
; 0.531  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[3]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.651      ;
; 0.534  ; lpm_ff:myFF|dffs[0]                                                                                         ; lpm_ff:myFF|dffs[4]                                                                                         ; clkin                                                          ; clkin       ; 0.000        ; 0.036      ; 0.654      ;
; 0.573  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin       ; -0.500       ; 1.241      ; 1.533      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ; clkin                                                          ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                                                                                        ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_shiftreg:shift_reg|dffs[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_shiftreg:shift_reg|dffs[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_shiftreg:shift_reg|dffs[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_shiftreg:shift_reg|dffs[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; lpm_shiftreg:shift_reg|dffs[1] ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; lpm_shiftreg:shift_reg|dffs[4] ; lpm_shiftreg:shift_reg|dffs[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.330      ;
; 0.306 ; lpm_shiftreg:shift_reg|dffs[0] ; lpm_shiftreg:shift_reg|dffs[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 0.000        ; 0.036      ; 0.426      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[0]                                                                                         ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[1]                                                                                         ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[2]                                                                                         ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[3]                                                                                         ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_ff:myFF|dffs[4]                                                                                         ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[0]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[1]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[2]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[3]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[4]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[5]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[6]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|q_a[7]                          ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[0]                                              ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[1]                                              ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[2]                                              ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[3]                                              ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]                                              ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_6or3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[0]|clk                                                                                            ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[1]|clk                                                                                            ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[2]|clk                                                                                            ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[3]|clk                                                                                            ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; myFF|dffs[4]|clk                                                                                            ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[0]|clk                                                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[1]|clk                                                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[2]|clk                                                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[3]|clk                                                               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; counter|auto_generated|counter_reg_bit[4]|clk                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]'                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[0]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[1]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[2]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[3]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[4]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[5]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[6]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[7]                             ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; lpm_shiftreg:shift_reg|dffs[8]                             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|inclk[0] ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]|q                ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|inclk[0] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; counter|auto_generated|counter_reg_bit[4]~clkctrl|outclk   ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[0]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[1]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[2]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[3]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[4]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[5]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[6]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[7]|clk                                      ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; Rise       ; shift_reg|dffs[8]|clk                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 1.303 ; 1.879 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.472 ; 0.727 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.402 ; 0.795 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 1.303 ; 1.855 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 1.187 ; 1.863 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 1.286 ; 1.879 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 0.069  ; -0.212 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.069  ; -0.212 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.060  ; -0.235 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -0.784 ; -1.351 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -0.754 ; -1.321 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -1.013 ; -1.603 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                       ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 3.868 ; 4.008 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 3.727 ; 3.864 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 3.718 ; 3.826 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 3.595 ; 3.691 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 3.439 ; 3.516 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 3.868 ; 4.008 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 3.643 ; 3.725 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 3.742 ; 3.850 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 3.800 ; 3.920 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 3.573 ; 3.668 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 3.182 ; 3.233 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 3.331 ; 3.395 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 3.197 ; 3.249 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 3.230 ; 3.285 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 3.541 ; 3.632 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 3.563 ; 3.655 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 3.505 ; 3.593 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 3.573 ; 3.668 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 3.792 ; 3.902 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 3.028 ; 3.099 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 3.021 ; 3.095 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 3.792 ; 3.902 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 3.004 ; 3.078 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 3.016 ; 3.087 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.398 ; 3.537 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.372 ; 3.528 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.276 ; 3.398 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.398 ; 3.537 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.252 ; 3.374 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.177 ; 3.312 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.981 ; 3.079 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.207 ; 3.311 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.126 ; 3.244 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.716 ; 3.833 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.943 ; 3.037 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.873 ; 2.963 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.805 ; 2.868 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.863 ; 2.952 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.766 ; 2.836 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.607 ; 2.653 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.620 ; 2.663 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.716 ; 3.833 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.774 ; 2.846 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.943 ; 3.037 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                               ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 3.362 ; 3.437 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 3.641 ; 3.773 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 3.603 ; 3.701 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 3.511 ; 3.604 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 3.362 ; 3.437 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 3.775 ; 3.912 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 3.556 ; 3.637 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 3.653 ; 3.757 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 3.707 ; 3.824 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 3.115 ; 3.165 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 3.115 ; 3.165 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 3.259 ; 3.321 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 3.129 ; 3.180 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 3.161 ; 3.215 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 3.460 ; 3.548 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 3.480 ; 3.569 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 3.426 ; 3.510 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 3.490 ; 3.581 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 2.943 ; 3.014 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 2.966 ; 3.035 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 2.960 ; 3.031 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 3.737 ; 3.845 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 2.943 ; 3.014 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 2.955 ; 3.023 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.899 ; 2.982 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.279 ; 3.416 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.191 ; 3.308 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.307 ; 3.440 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.168 ; 3.284 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.096 ; 3.228 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.899 ; 2.982 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.123 ; 3.224 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.038 ; 3.139 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.546 ; 2.591 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.872 ; 2.963 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.805 ; 2.892 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.737 ; 2.798 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.795 ; 2.882 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.699 ; 2.767 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.546 ; 2.591 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.559 ; 2.601 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.649 ; 3.764 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.707 ; 2.777 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.872 ; 2.963 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                           ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                ; -1.756  ; -0.090 ; N/A      ; N/A     ; -3.000              ;
;  clkin                                                          ; -1.756  ; -0.090 ; N/A      ; N/A     ; -3.000              ;
;  lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; -0.067  ; 0.187  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                 ; -18.854 ; -0.09  ; 0.0      ; 0.0     ; -41.566             ;
;  clkin                                                          ; -18.787 ; -0.090 ; N/A      ; N/A     ; -32.566             ;
;  lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; -0.067  ; 0.000  ; N/A      ; N/A     ; -9.000              ;
+-----------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 2.330 ; 2.733 ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.824 ; 0.925 ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.700 ; 1.015 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; 2.330 ; 2.700 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; 2.127 ; 2.733 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; 2.304 ; 2.693 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_A[*]  ; clkin      ; 0.140  ; 0.007  ; Rise       ; clkin           ;
;  data_port_A[0] ; clkin      ; 0.140  ; 0.007  ; Rise       ; clkin           ;
;  data_port_A[1] ; clkin      ; 0.130  ; -0.012 ; Rise       ; clkin           ;
;  data_port_A[2] ; clkin      ; -0.784 ; -1.351 ; Rise       ; clkin           ;
;  data_port_A[3] ; clkin      ; -0.754 ; -1.321 ; Rise       ; clkin           ;
;  data_port_A[4] ; clkin      ; -1.013 ; -1.603 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                       ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 6.595 ; 6.587 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 6.371 ; 6.373 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 6.392 ; 6.393 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 6.150 ; 6.151 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 5.873 ; 5.856 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 6.595 ; 6.587 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 6.203 ; 6.201 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 6.390 ; 6.422 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 6.487 ; 6.514 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 6.048 ; 6.058 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 5.391 ; 5.366 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 5.674 ; 5.634 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 5.442 ; 5.398 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 5.470 ; 5.447 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 6.014 ; 5.976 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 6.037 ; 6.021 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 5.899 ; 5.935 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 6.048 ; 6.058 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 6.144 ; 6.234 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 5.139 ; 5.145 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 5.133 ; 5.146 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 6.144 ; 6.234 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 5.107 ; 5.120 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 5.123 ; 5.127 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.835 ; 5.877 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.806 ; 5.853 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.619 ; 5.642 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.835 ; 5.877 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.580 ; 5.597 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.390 ; 5.462 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.069 ; 5.149 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.514 ; 5.537 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.311 ; 5.417 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.950 ; 6.083 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.946 ; 4.996 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.803 ; 4.863 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.677 ; 4.742 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.785 ; 4.845 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.654 ; 4.692 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.373 ; 4.412 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.391 ; 4.423 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 5.950 ; 6.083 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.664 ; 4.688 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 4.946 ; 4.996 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                               ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port    ; Clock Port                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+
; ASK_OUT[*]   ; clkin                                                          ; 3.362 ; 3.437 ; Rise       ; clkin                                                          ;
;  ASK_OUT[0]  ; clkin                                                          ; 3.641 ; 3.773 ; Rise       ; clkin                                                          ;
;  ASK_OUT[1]  ; clkin                                                          ; 3.603 ; 3.701 ; Rise       ; clkin                                                          ;
;  ASK_OUT[2]  ; clkin                                                          ; 3.511 ; 3.604 ; Rise       ; clkin                                                          ;
;  ASK_OUT[3]  ; clkin                                                          ; 3.362 ; 3.437 ; Rise       ; clkin                                                          ;
;  ASK_OUT[4]  ; clkin                                                          ; 3.775 ; 3.912 ; Rise       ; clkin                                                          ;
;  ASK_OUT[5]  ; clkin                                                          ; 3.556 ; 3.637 ; Rise       ; clkin                                                          ;
;  ASK_OUT[6]  ; clkin                                                          ; 3.653 ; 3.757 ; Rise       ; clkin                                                          ;
;  ASK_OUT[7]  ; clkin                                                          ; 3.707 ; 3.824 ; Rise       ; clkin                                                          ;
; LUT_OUT[*]   ; clkin                                                          ; 3.115 ; 3.165 ; Rise       ; clkin                                                          ;
;  LUT_OUT[0]  ; clkin                                                          ; 3.115 ; 3.165 ; Rise       ; clkin                                                          ;
;  LUT_OUT[1]  ; clkin                                                          ; 3.259 ; 3.321 ; Rise       ; clkin                                                          ;
;  LUT_OUT[2]  ; clkin                                                          ; 3.129 ; 3.180 ; Rise       ; clkin                                                          ;
;  LUT_OUT[3]  ; clkin                                                          ; 3.161 ; 3.215 ; Rise       ; clkin                                                          ;
;  LUT_OUT[4]  ; clkin                                                          ; 3.460 ; 3.548 ; Rise       ; clkin                                                          ;
;  LUT_OUT[5]  ; clkin                                                          ; 3.480 ; 3.569 ; Rise       ; clkin                                                          ;
;  LUT_OUT[6]  ; clkin                                                          ; 3.426 ; 3.510 ; Rise       ; clkin                                                          ;
;  LUT_OUT[7]  ; clkin                                                          ; 3.490 ; 3.581 ; Rise       ; clkin                                                          ;
; PA_out[*]    ; clkin                                                          ; 2.943 ; 3.014 ; Rise       ; clkin                                                          ;
;  PA_out[0]   ; clkin                                                          ; 2.966 ; 3.035 ; Rise       ; clkin                                                          ;
;  PA_out[1]   ; clkin                                                          ; 2.960 ; 3.031 ; Rise       ; clkin                                                          ;
;  PA_out[2]   ; clkin                                                          ; 3.737 ; 3.845 ; Rise       ; clkin                                                          ;
;  PA_out[3]   ; clkin                                                          ; 2.943 ; 3.014 ; Rise       ; clkin                                                          ;
;  PA_out[4]   ; clkin                                                          ; 2.955 ; 3.023 ; Rise       ; clkin                                                          ;
; ASK_OUT[*]   ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.899 ; 2.982 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[0]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.279 ; 3.416 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[1]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.191 ; 3.308 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[2]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.307 ; 3.440 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[3]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.168 ; 3.284 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[4]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.096 ; 3.228 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[5]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.899 ; 2.982 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[6]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.123 ; 3.224 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  ASK_OUT[7]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.038 ; 3.139 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_BUS[*]  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.546 ; 2.591 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[0] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.872 ; 2.963 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[1] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.805 ; 2.892 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[2] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.737 ; 2.798 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[3] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.795 ; 2.882 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.699 ; 2.767 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[5] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.546 ; 2.591 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[6] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.559 ; 2.601 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[7] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 3.649 ; 3.764 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
;  LFSR_BUS[8] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.707 ; 2.777 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
; LFSR_OUTPUT  ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 2.872 ; 2.963 ; Rise       ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ;
+--------------+----------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASK_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PA_out[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PA_out[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PA_out[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PA_out[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PA_out[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_OUTPUT   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LFSR_BUS[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LUT_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_A[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00343 V          ; 0.134 V                              ; 0.076 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00343 V         ; 0.134 V                             ; 0.076 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; PA_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_OUTPUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ASK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ASK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ASK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; ASK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; PA_out[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PA_out[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_OUTPUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LFSR_BUS[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LFSR_BUS[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LFSR_BUS[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LFSR_BUS[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; LFSR_BUS[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; LFSR_BUS[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LUT_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clkin                                                          ; clkin                                                          ; 42       ; 0        ; 0        ; 0        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin                                                          ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 11       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clkin                                                          ; clkin                                                          ; 42       ; 0        ; 0        ; 0        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; clkin                                                          ; 1        ; 1        ; 0        ; 0        ;
; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] ; 11       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 28 14:16:09 2024
Info: Command: quartus_sta DSS -c DSS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DSS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkin clkin
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.756             -18.787 clkin 
    Info (332119):    -0.067              -0.067 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info (332146): Worst-case hold slack is -0.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.090              -0.090 clkin 
    Info (332119):     0.358               0.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.566 clkin 
    Info (332119):    -1.000              -9.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.484             -15.082 clkin 
    Info (332119):     0.048               0.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info (332146): Worst-case hold slack is -0.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.085              -0.085 clkin 
    Info (332119):     0.312               0.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.566 clkin 
    Info (332119):    -1.000              -9.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -2.592 clkin 
    Info (332119):     0.401               0.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info (332146): Worst-case hold slack is -0.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.078              -0.078 clkin 
    Info (332119):     0.187               0.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -23.728 clkin 
    Info (332119):    -1.000              -9.000 lpm_counter:counter|cntr_0vh:auto_generated|counter_reg_bit[4] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4649 megabytes
    Info: Processing ended: Thu Nov 28 14:16:13 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


