\hypertarget{group__CACHE__L2}{}\section{L2 Cache Management A\+PI}
\label{group__CACHE__L2}\index{L2 Cache Management API@{L2 Cache Management API}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__CACHE__L2_gab7cc11181ab6e21874366afb0caddb37}\label{group__CACHE__L2_gab7cc11181ab6e21874366afb0caddb37}} 
typedef enum \mbox{\hyperlink{group__CACHE__L2_ga84becd73f55dba868c78e0304d27ea39}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+e}} {\bfseries A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+t}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__CACHE__L2_ga84becd73f55dba868c78e0304d27ea39}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae08cfedd1f73cfd60cfb640e5d09aa6b}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+E\+C\+E\+RR}} = 1 $<$$<$ 8, 
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ad56a26826484962e56087c462c74dcff}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+L\+V\+E\+RR}} = 1 $<$$<$ 7, 
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a3bcb62deddde2ddb7bd498d94258e3ea}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+RD}} = 1 $<$$<$ 6, 
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39aaed7117e8f2d8fccf5a75a473c07cdc5}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+RT}} = 1 $<$$<$ 5, 
\newline
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a1ade51884376aca2e714634279600671}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+WD}} = 1 $<$$<$ 4, 
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae2ccf2729e418b4f245f51db6720fef3}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+WT}} = 1 $<$$<$ 3, 
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a159514da6faecd609dfc77490e3ce458}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+RD}} = 1 $<$$<$ 2, 
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39acd120e3841277da4602e1a661faf9843}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+RT}} = 1 $<$$<$ 1, 
\newline
\mbox{\hyperlink{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae73a43b687754cd126140d5084b8233e}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+C\+N\+TR}} = 1 $<$$<$ 0
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_gaa8a03246338e3186f8f465e9f92f96c7}{alt\+\_\+cache\+\_\+l2\+\_\+init}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga7c72b6e3e8159ad78631fbbe84de90a1}{alt\+\_\+cache\+\_\+l2\+\_\+uninit}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga1dbb9c8fc8a119abd49ee9ed49f774bf}{alt\+\_\+cache\+\_\+l2\+\_\+prefetch\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga3bc22bfb8ce2160c21b95725863fec16}{alt\+\_\+cache\+\_\+l2\+\_\+prefetch\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L2_ga427443378a01449d77425d5987f3b0f6}{alt\+\_\+cache\+\_\+l2\+\_\+prefetch\+\_\+is\+\_\+enabled}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga0101cd8cb7724cdaf24f6118b43da644}{alt\+\_\+cache\+\_\+l2\+\_\+parity\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga844dcab3f941e07b72efc46b14bb2109}{alt\+\_\+cache\+\_\+l2\+\_\+parity\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L2_gaf3286f34867940e182bf7fbb467521e1}{alt\+\_\+cache\+\_\+l2\+\_\+parity\+\_\+is\+\_\+enabled}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_gac2d766315c914d39ea4fabc35342146a}{alt\+\_\+cache\+\_\+l2\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_gad6db03b517205f1d0dff0db2df8ba90c}{alt\+\_\+cache\+\_\+l2\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L2_ga711945a9d1def9077fb84de19307f239}{alt\+\_\+cache\+\_\+l2\+\_\+is\+\_\+enabled}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_gaf1ee900f730914ee04eb77b6eaaa0c2e}{alt\+\_\+cache\+\_\+l2\+\_\+sync}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga8966481a84ce459a27cb6d4083a0db50}{alt\+\_\+cache\+\_\+l2\+\_\+invalidate}} (void $\ast$paddress, size\+\_\+t length)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga1cdb7173953544d39d40faecd51cdbc5}{alt\+\_\+cache\+\_\+l2\+\_\+invalidate\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga3db8001307963ac2d2f0ff90e13ca884}{alt\+\_\+cache\+\_\+l2\+\_\+clean}} (void $\ast$paddress, size\+\_\+t length)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga0e34cd30b2e77d846ead21b8ac95f715}{alt\+\_\+cache\+\_\+l2\+\_\+clean\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga4dbc7de380de66569cf924bf09a14cf6}{alt\+\_\+cache\+\_\+l2\+\_\+purge}} (void $\ast$paddress, size\+\_\+t length)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga5445bd6e07c38ab4fa8fde65e83217a5}{alt\+\_\+cache\+\_\+l2\+\_\+purge\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_ga5cd474d1aebc852e901ddc988de2a62d}{alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+enable}} (uint32\+\_\+t interrupt)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_gae4a0dd36f01ceeb9fb59b226f97fcee7}{alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+disable}} (uint32\+\_\+t interrupt)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CACHE__L2_ga2de7e9de23c2269431442082abdcf44e}{alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+status\+\_\+get}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L2_gac5f93b2bfd3a80f19e24e196164d13d4}{alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+status\+\_\+clear}} (uint32\+\_\+t interrupt)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This A\+PI group provides functions to interact with various features of the L2 cache on the So\+C\+F\+P\+GA. This includes the following features\+:
\begin{DoxyItemize}
\item L2 cache
\item Parity error detection
\item Data prefetching
\item Interrupt Management
\end{DoxyItemize}

The A\+PI within this group affects the L2 cache which is visible to all C\+P\+Us on the system.

With respect to bring-\/up, the L1 and L2 cache controller setups are fully independent. The L2 can be setup at any time, before or after the L1 is setup. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__CACHE__L2_ga84becd73f55dba868c78e0304d27ea39}\label{group__CACHE__L2_ga84becd73f55dba868c78e0304d27ea39}} 
\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_e@{ALT\_CACHE\_L2\_INTERRUPT\_e}}
\index{ALT\_CACHE\_L2\_INTERRUPT\_e@{ALT\_CACHE\_L2\_INTERRUPT\_e}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{ALT\_CACHE\_L2\_INTERRUPT\_e}{ALT\_CACHE\_L2\_INTERRUPT\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__CACHE__L2_ga84becd73f55dba868c78e0304d27ea39}{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+e}}}

This type definition enumerates all the interrupt conditions that can be generated by the L2 cache controller as register mask values. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_DECERR@{ALT\_CACHE\_L2\_INTERRUPT\_DECERR}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_DECERR@{ALT\_CACHE\_L2\_INTERRUPT\_DECERR}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae08cfedd1f73cfd60cfb640e5d09aa6b}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae08cfedd1f73cfd60cfb640e5d09aa6b}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+E\+C\+E\+RR&Decode error received on the master ports from L3. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_SLVERR@{ALT\_CACHE\_L2\_INTERRUPT\_SLVERR}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_SLVERR@{ALT\_CACHE\_L2\_INTERRUPT\_SLVERR}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ad56a26826484962e56087c462c74dcff}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ad56a26826484962e56087c462c74dcff}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+L\+V\+E\+RR&Slave error received on the master ports from L3. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_ERRRD@{ALT\_CACHE\_L2\_INTERRUPT\_ERRRD}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_ERRRD@{ALT\_CACHE\_L2\_INTERRUPT\_ERRRD}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a3bcb62deddde2ddb7bd498d94258e3ea}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a3bcb62deddde2ddb7bd498d94258e3ea}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+RD&Error on the L2 data R\+AM read. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_ERRRT@{ALT\_CACHE\_L2\_INTERRUPT\_ERRRT}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_ERRRT@{ALT\_CACHE\_L2\_INTERRUPT\_ERRRT}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39aaed7117e8f2d8fccf5a75a473c07cdc5}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39aaed7117e8f2d8fccf5a75a473c07cdc5}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+RT&Error on the L2 tag R\+AM read. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_ERRWD@{ALT\_CACHE\_L2\_INTERRUPT\_ERRWD}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_ERRWD@{ALT\_CACHE\_L2\_INTERRUPT\_ERRWD}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a1ade51884376aca2e714634279600671}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a1ade51884376aca2e714634279600671}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+WD&Error on the L2 data R\+AM write. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_ERRWT@{ALT\_CACHE\_L2\_INTERRUPT\_ERRWT}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_ERRWT@{ALT\_CACHE\_L2\_INTERRUPT\_ERRWT}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae2ccf2729e418b4f245f51db6720fef3}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae2ccf2729e418b4f245f51db6720fef3}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+R\+R\+WT&Error on the L2 tag R\+AM write. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_PARRD@{ALT\_CACHE\_L2\_INTERRUPT\_PARRD}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_PARRD@{ALT\_CACHE\_L2\_INTERRUPT\_PARRD}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a159514da6faecd609dfc77490e3ce458}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39a159514da6faecd609dfc77490e3ce458}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+RD&Parity error on the L2 data R\+AM read. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_PARRT@{ALT\_CACHE\_L2\_INTERRUPT\_PARRT}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_PARRT@{ALT\_CACHE\_L2\_INTERRUPT\_PARRT}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39acd120e3841277da4602e1a661faf9843}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39acd120e3841277da4602e1a661faf9843}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+RT&Parity error on the L2 tag R\+AM read. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_CACHE\_L2\_INTERRUPT\_ECNTR@{ALT\_CACHE\_L2\_INTERRUPT\_ECNTR}!L2 Cache Management API@{L2 Cache Management API}}\index{L2 Cache Management API@{L2 Cache Management API}!ALT\_CACHE\_L2\_INTERRUPT\_ECNTR@{ALT\_CACHE\_L2\_INTERRUPT\_ECNTR}}}\mbox{\Hypertarget{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae73a43b687754cd126140d5084b8233e}\label{group__CACHE__L2_gga84becd73f55dba868c78e0304d27ea39ae73a43b687754cd126140d5084b8233e}} 
A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+E\+C\+N\+TR&Event counter overflow or increment. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__CACHE__L2_ga3db8001307963ac2d2f0ff90e13ca884}\label{group__CACHE__L2_ga3db8001307963ac2d2f0ff90e13ca884}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_clean@{alt\_cache\_l2\_clean}}
\index{alt\_cache\_l2\_clean@{alt\_cache\_l2\_clean}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_clean()}{alt\_cache\_l2\_clean()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+clean (\begin{DoxyParamCaption}\item[{void $\ast$}]{paddress,  }\item[{size\+\_\+t}]{length }\end{DoxyParamCaption})}

Cleans the specified contents of the L2 cache for the given memory segment.

The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the {\bfseries{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} macro.


\begin{DoxyParams}{Parameters}
{\em paddress} & The physical address of the memory segment to be cleaned.\\
\hline
{\em length} & The length of the memory segment to be cleaned.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The memory segment is invalid. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & The memory operation timed out. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga0e34cd30b2e77d846ead21b8ac95f715}\label{group__CACHE__L2_ga0e34cd30b2e77d846ead21b8ac95f715}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_clean\_all@{alt\_cache\_l2\_clean\_all}}
\index{alt\_cache\_l2\_clean\_all@{alt\_cache\_l2\_clean\_all}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_clean\_all()}{alt\_cache\_l2\_clean\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+clean\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Cleans the entire L2 cache. All L2 cache controller interrupts will be temporarily disabled while the clean operation is in progress and restored once the it is finished.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & The memory operation timed out. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_gad6db03b517205f1d0dff0db2df8ba90c}\label{group__CACHE__L2_gad6db03b517205f1d0dff0db2df8ba90c}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_disable@{alt\_cache\_l2\_disable}}
\index{alt\_cache\_l2\_disable@{alt\_cache\_l2\_disable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_disable()}{alt\_cache\_l2\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables the L2 cache.

If the L2 cache is already disabled, nothing is done. Otherwise the entire contents of the cache is first cleaned before being disabled.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_gac2d766315c914d39ea4fabc35342146a}\label{group__CACHE__L2_gac2d766315c914d39ea4fabc35342146a}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_enable@{alt\_cache\_l2\_enable}}
\index{alt\_cache\_l2\_enable@{alt\_cache\_l2\_enable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_enable()}{alt\_cache\_l2\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables the L2 cache.

If the L2 cache is already enabled, nothing is done. Otherwise the entire contents of the cache is first invalidated before being enabled.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_gaa8a03246338e3186f8f465e9f92f96c7}\label{group__CACHE__L2_gaa8a03246338e3186f8f465e9f92f96c7}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_init@{alt\_cache\_l2\_init}}
\index{alt\_cache\_l2\_init@{alt\_cache\_l2\_init}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_init()}{alt\_cache\_l2\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Initializes the L2 cache controller.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_gae4a0dd36f01ceeb9fb59b226f97fcee7}\label{group__CACHE__L2_gae4a0dd36f01ceeb9fb59b226f97fcee7}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_int\_disable@{alt\_cache\_l2\_int\_disable}}
\index{alt\_cache\_l2\_int\_disable@{alt\_cache\_l2\_int\_disable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_int\_disable()}{alt\_cache\_l2\_int\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+disable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{interrupt }\end{DoxyParamCaption})}

Disables the L2 cache controller interrupts for the specified set of condition(s).


\begin{DoxyParams}{Parameters}
{\em interrupt} & A register mask of the selected L2 cache controller interrupting conditions.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga5cd474d1aebc852e901ddc988de2a62d}\label{group__CACHE__L2_ga5cd474d1aebc852e901ddc988de2a62d}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_int\_enable@{alt\_cache\_l2\_int\_enable}}
\index{alt\_cache\_l2\_int\_enable@{alt\_cache\_l2\_int\_enable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_int\_enable()}{alt\_cache\_l2\_int\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+enable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{interrupt }\end{DoxyParamCaption})}

Enables the L2 cache controller interrupts for the specified set of condition(s).


\begin{DoxyParams}{Parameters}
{\em interrupt} & A register mask of the selected L2 cache controller interrupting conditions.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_gac5f93b2bfd3a80f19e24e196164d13d4}\label{group__CACHE__L2_gac5f93b2bfd3a80f19e24e196164d13d4}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_int\_status\_clear@{alt\_cache\_l2\_int\_status\_clear}}
\index{alt\_cache\_l2\_int\_status\_clear@{alt\_cache\_l2\_int\_status\_clear}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_int\_status\_clear()}{alt\_cache\_l2\_int\_status\_clear()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+status\+\_\+clear (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{interrupt }\end{DoxyParamCaption})}

Clears the specified conditon(s) causing the L2 cache controller to interrupt as a mask. Condition(s) specified which are not causing an interrupt or condition(s) specified which are not enabled are ignored.


\begin{DoxyParams}{Parameters}
{\em interrupt} & A register mask of the selected L2 cache controller interrupting conditions.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga2de7e9de23c2269431442082abdcf44e}\label{group__CACHE__L2_ga2de7e9de23c2269431442082abdcf44e}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_int\_status\_get@{alt\_cache\_l2\_int\_status\_get}}
\index{alt\_cache\_l2\_int\_status\_get@{alt\_cache\_l2\_int\_status\_get}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_int\_status\_get()}{alt\_cache\_l2\_int\_status\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+status\+\_\+get (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Gets the condition(s) causing the L2 cache controller to interrupt as a register mask.

\begin{DoxyReturn}{Returns}
A register mask of the currently asserted and enabled conditions resulting in an interrupt being generated. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__CACHE__L2_ga8966481a84ce459a27cb6d4083a0db50}\label{group__CACHE__L2_ga8966481a84ce459a27cb6d4083a0db50}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_invalidate@{alt\_cache\_l2\_invalidate}}
\index{alt\_cache\_l2\_invalidate@{alt\_cache\_l2\_invalidate}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_invalidate()}{alt\_cache\_l2\_invalidate()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+invalidate (\begin{DoxyParamCaption}\item[{void $\ast$}]{paddress,  }\item[{size\+\_\+t}]{length }\end{DoxyParamCaption})}

Invalidates the specified contents of the L2 cache for the given memory segment.

The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the {\bfseries{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} macro.


\begin{DoxyParams}{Parameters}
{\em paddress} & The physical address of the memory segment to be invalidated.\\
\hline
{\em length} & The length of the memory segment to be invalidated.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The memory segment is invalid. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & The memory operation timed out. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga1cdb7173953544d39d40faecd51cdbc5}\label{group__CACHE__L2_ga1cdb7173953544d39d40faecd51cdbc5}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_invalidate\_all@{alt\_cache\_l2\_invalidate\_all}}
\index{alt\_cache\_l2\_invalidate\_all@{alt\_cache\_l2\_invalidate\_all}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_invalidate\_all()}{alt\_cache\_l2\_invalidate\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+invalidate\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Invalidates th entire contents of the L2 cache.

Normally this is done automatically as part of \mbox{\hyperlink{group__CACHE__L2_gac2d766315c914d39ea4fabc35342146a}{alt\+\_\+cache\+\_\+l2\+\_\+enable()}}, but in certain circumstances it may be necessary to invalidate it manually. An example of this situation is when the address space is remapped and the processor accesses memory from the new memory area.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & The memory operation timed out. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga711945a9d1def9077fb84de19307f239}\label{group__CACHE__L2_ga711945a9d1def9077fb84de19307f239}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_is\_enabled@{alt\_cache\_l2\_is\_enabled}}
\index{alt\_cache\_l2\_is\_enabled@{alt\_cache\_l2\_is\_enabled}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_is\_enabled()}{alt\_cache\_l2\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l2\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} when the L2 cache is enabled and {\bfseries{false}} when it is disabled.


\begin{DoxyRetVals}{Return values}
{\em true} & The L2 cache is enabled. \\
\hline
{\em false} & The L2 cache is disabled. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga844dcab3f941e07b72efc46b14bb2109}\label{group__CACHE__L2_ga844dcab3f941e07b72efc46b14bb2109}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_parity\_disable@{alt\_cache\_l2\_parity\_disable}}
\index{alt\_cache\_l2\_parity\_disable@{alt\_cache\_l2\_parity\_disable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_parity\_disable()}{alt\_cache\_l2\_parity\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+parity\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables parity error detection in the L2 cache.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga0101cd8cb7724cdaf24f6118b43da644}\label{group__CACHE__L2_ga0101cd8cb7724cdaf24f6118b43da644}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_parity\_enable@{alt\_cache\_l2\_parity\_enable}}
\index{alt\_cache\_l2\_parity\_enable@{alt\_cache\_l2\_parity\_enable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_parity\_enable()}{alt\_cache\_l2\_parity\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+parity\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables parity error detection in the L2 cache.

Ideally parity should be enabled before the L2 cache is enabled. If the cache is already enabled, it will first be cleaned and disabled before parity is enabled in hardware. Afterwards, the cache will be invalidated and enabled.

For a parity error to be reported, the A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+RD and / or A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L2\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+P\+A\+R\+RT interrupt condition(s) must be enabled. This is done by calling \mbox{\hyperlink{group__CACHE__L2_ga5cd474d1aebc852e901ddc988de2a62d}{alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+enable()}}. As well, the L2 cache interrupt must be enabled using the interrupt controller A\+PI. Refer to the interrupt controller A\+PI for more details about programming the interrupt controller.

In the event of a parity error is detected, the appropriate L2 cache parity interrupt will be raised. To clear the parity interrupt(s), the appropriate L2 cache parity interrupt must be cleared by calling \mbox{\hyperlink{group__CACHE__L2_gac5f93b2bfd3a80f19e24e196164d13d4}{alt\+\_\+cache\+\_\+l2\+\_\+int\+\_\+status\+\_\+clear()}}.

For E\+CC support, refer to the E\+CC related A\+PI documentation for more information.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_gaf3286f34867940e182bf7fbb467521e1}\label{group__CACHE__L2_gaf3286f34867940e182bf7fbb467521e1}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_parity\_is\_enabled@{alt\_cache\_l2\_parity\_is\_enabled}}
\index{alt\_cache\_l2\_parity\_is\_enabled@{alt\_cache\_l2\_parity\_is\_enabled}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_parity\_is\_enabled()}{alt\_cache\_l2\_parity\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l2\+\_\+parity\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} when parity error detection is enabled and {\bfseries{false}} when it is disabled.


\begin{DoxyRetVals}{Return values}
{\em true} & The L2 cache parity error detection feature is enabled. \\
\hline
{\em false} & The L2 cache parity error detection feature is disabled. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga3bc22bfb8ce2160c21b95725863fec16}\label{group__CACHE__L2_ga3bc22bfb8ce2160c21b95725863fec16}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_prefetch\_disable@{alt\_cache\_l2\_prefetch\_disable}}
\index{alt\_cache\_l2\_prefetch\_disable@{alt\_cache\_l2\_prefetch\_disable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_prefetch\_disable()}{alt\_cache\_l2\_prefetch\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+prefetch\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables the L2 cache features for data and instruction prefetching.

Prefetching can be enabled or disabled while the L2 cache is enabled.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga1dbb9c8fc8a119abd49ee9ed49f774bf}\label{group__CACHE__L2_ga1dbb9c8fc8a119abd49ee9ed49f774bf}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_prefetch\_enable@{alt\_cache\_l2\_prefetch\_enable}}
\index{alt\_cache\_l2\_prefetch\_enable@{alt\_cache\_l2\_prefetch\_enable}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_prefetch\_enable()}{alt\_cache\_l2\_prefetch\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+prefetch\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables the L2 cache features for data and instruction prefetching.

Prefetching can be enabled or disabled while the L2 cache is enabled.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga427443378a01449d77425d5987f3b0f6}\label{group__CACHE__L2_ga427443378a01449d77425d5987f3b0f6}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_prefetch\_is\_enabled@{alt\_cache\_l2\_prefetch\_is\_enabled}}
\index{alt\_cache\_l2\_prefetch\_is\_enabled@{alt\_cache\_l2\_prefetch\_is\_enabled}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_prefetch\_is\_enabled()}{alt\_cache\_l2\_prefetch\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l2\+\_\+prefetch\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} if either L2 cache data or instruction prefetch features are enabled and {\bfseries{false}} if no prefetching features are enabled.


\begin{DoxyRetVals}{Return values}
{\em true} & The L2 data and instruction prefetch features are enabled. \\
\hline
{\em false} & Some L2 data and instruction prefetch features are disabled. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga4dbc7de380de66569cf924bf09a14cf6}\label{group__CACHE__L2_ga4dbc7de380de66569cf924bf09a14cf6}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_purge@{alt\_cache\_l2\_purge}}
\index{alt\_cache\_l2\_purge@{alt\_cache\_l2\_purge}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_purge()}{alt\_cache\_l2\_purge()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+purge (\begin{DoxyParamCaption}\item[{void $\ast$}]{paddress,  }\item[{size\+\_\+t}]{length }\end{DoxyParamCaption})}

Cleans and invalidates the specified contents of the L2 cache for the given memory segment.

The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the {\bfseries{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} macro.


\begin{DoxyParams}{Parameters}
{\em paddress} & The physical address of the memory segment to be purged.\\
\hline
{\em length} & The length of the memory segment to be purged.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The memory segment is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga5445bd6e07c38ab4fa8fde65e83217a5}\label{group__CACHE__L2_ga5445bd6e07c38ab4fa8fde65e83217a5}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_purge\_all@{alt\_cache\_l2\_purge\_all}}
\index{alt\_cache\_l2\_purge\_all@{alt\_cache\_l2\_purge\_all}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_purge\_all()}{alt\_cache\_l2\_purge\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+purge\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Cleans and invalidates the entire L2 cache. All L2 cache controller interrupts will be temporarily disabled while the clean and invalidate operation is in progress and restored once the it is finished.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & The memory operation timed out. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_gaf1ee900f730914ee04eb77b6eaaa0c2e}\label{group__CACHE__L2_gaf1ee900f730914ee04eb77b6eaaa0c2e}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_sync@{alt\_cache\_l2\_sync}}
\index{alt\_cache\_l2\_sync@{alt\_cache\_l2\_sync}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_sync()}{alt\_cache\_l2\_sync()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+sync (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Flushes the L2 cache controller hardware buffers.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+T\+MO} & The memory operation timed out. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L2_ga7c72b6e3e8159ad78631fbbe84de90a1}\label{group__CACHE__L2_ga7c72b6e3e8159ad78631fbbe84de90a1}} 
\index{L2 Cache Management API@{L2 Cache Management API}!alt\_cache\_l2\_uninit@{alt\_cache\_l2\_uninit}}
\index{alt\_cache\_l2\_uninit@{alt\_cache\_l2\_uninit}!L2 Cache Management API@{L2 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l2\_uninit()}{alt\_cache\_l2\_uninit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l2\+\_\+uninit (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Uninitializes the L2 cache controller.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
