Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 17:38:56 2018
| Host         : DESKTOP-3NU7J11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.520        0.000                      0                  632        0.117        0.000                      0                  632        6.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               0.520        0.000                      0                  632        0.117        0.000                      0                  632        6.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 9.013ns (68.588%)  route 4.128ns (31.412%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 18.637 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.787    17.249    current_address[15]_i_4_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.124    17.373 f  state[4]_i_4/O
                         net (fo=2, routed)           0.165    17.538    state[4]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I5_O)        0.124    17.662 r  state[4]_i_1/O
                         net (fo=5, routed)           0.577    18.239    state[4]_i_1_n_0
    SLICE_X8Y115         FDRE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.646    18.637    i_clk_IBUF_BUFG
    SLICE_X8Y115         FDRE                                         r  state_reg[2]/C
                         clock pessimism              0.326    18.964    
                         clock uncertainty           -0.035    18.928    
    SLICE_X8Y115         FDRE (Setup_fdre_C_CE)      -0.169    18.759    state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                         -18.239    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        13.072ns  (logic 9.013ns (68.947%)  route 4.059ns (31.053%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 18.638 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.787    17.249    current_address[15]_i_4_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.124    17.373 f  state[4]_i_4/O
                         net (fo=2, routed)           0.165    17.538    state[4]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I5_O)        0.124    17.662 r  state[4]_i_1/O
                         net (fo=5, routed)           0.508    18.171    state[4]_i_1_n_0
    SLICE_X11Y115        FDRE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.647    18.638    i_clk_IBUF_BUFG
    SLICE_X11Y115        FDRE                                         r  state_reg[3]/C
                         clock pessimism              0.340    18.979    
                         clock uncertainty           -0.035    18.943    
    SLICE_X11Y115        FDRE (Setup_fdre_C_CE)      -0.205    18.738    state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        13.092ns  (logic 9.013ns (68.842%)  route 4.079ns (31.158%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 18.638 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.787    17.249    current_address[15]_i_4_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.124    17.373 f  state[4]_i_4/O
                         net (fo=2, routed)           0.165    17.538    state[4]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I5_O)        0.124    17.662 r  state[4]_i_1/O
                         net (fo=5, routed)           0.528    18.191    state[4]_i_1_n_0
    SLICE_X12Y115        FDRE                                         r  state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.647    18.638    i_clk_IBUF_BUFG
    SLICE_X12Y115        FDRE                                         r  state_reg[4]/C
                         clock pessimism              0.326    18.965    
                         clock uncertainty           -0.035    18.929    
    SLICE_X12Y115        FDRE (Setup_fdre_C_CE)      -0.169    18.760    state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.760    
                         arrival time                         -18.191    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        12.979ns  (logic 9.013ns (69.444%)  route 3.966ns (30.556%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 18.637 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.787    17.249    current_address[15]_i_4_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.124    17.373 f  state[4]_i_4/O
                         net (fo=2, routed)           0.165    17.538    state[4]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I5_O)        0.124    17.662 r  state[4]_i_1/O
                         net (fo=5, routed)           0.415    18.077    state[4]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.646    18.637    i_clk_IBUF_BUFG
    SLICE_X11Y116        FDRE                                         r  state_reg[0]/C
                         clock pessimism              0.340    18.978    
                         clock uncertainty           -0.035    18.942    
    SLICE_X11Y116        FDRE (Setup_fdre_C_CE)      -0.205    18.737    state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        12.979ns  (logic 9.013ns (69.444%)  route 3.966ns (30.556%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 18.637 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.787    17.249    current_address[15]_i_4_n_0
    SLICE_X11Y116        LUT4 (Prop_lut4_I0_O)        0.124    17.373 f  state[4]_i_4/O
                         net (fo=2, routed)           0.165    17.538    state[4]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I5_O)        0.124    17.662 r  state[4]_i_1/O
                         net (fo=5, routed)           0.415    18.077    state[4]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.646    18.637    i_clk_IBUF_BUFG
    SLICE_X11Y116        FDRE                                         r  state_reg[1]/C
                         clock pessimism              0.340    18.978    
                         clock uncertainty           -0.035    18.942    
    SLICE_X11Y116        FDRE (Setup_fdre_C_CE)      -0.205    18.737    state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                         -18.077    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 8.889ns (70.585%)  route 3.704ns (29.415%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 18.636 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.454    16.916    current_address[15]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.040 r  current_address[15]_i_1/O
                         net (fo=16, routed)          0.651    17.692    current_address[15]_i_1_n_0
    SLICE_X10Y117        FDRE                                         r  current_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.645    18.636    i_clk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  current_address_reg[12]/C
                         clock pessimism              0.340    18.977    
                         clock uncertainty           -0.035    18.941    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.524    18.417    current_address_reg[12]
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -17.692    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 8.889ns (70.585%)  route 3.704ns (29.415%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 18.636 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.454    16.916    current_address[15]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.040 r  current_address[15]_i_1/O
                         net (fo=16, routed)          0.651    17.692    current_address[15]_i_1_n_0
    SLICE_X10Y117        FDRE                                         r  current_address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.645    18.636    i_clk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  current_address_reg[13]/C
                         clock pessimism              0.340    18.977    
                         clock uncertainty           -0.035    18.941    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.524    18.417    current_address_reg[13]
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -17.692    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_address_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 8.889ns (70.585%)  route 3.704ns (29.415%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 18.636 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.454    16.916    current_address[15]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.040 r  current_address[15]_i_1/O
                         net (fo=16, routed)          0.651    17.692    current_address[15]_i_1_n_0
    SLICE_X10Y117        FDRE                                         r  current_address_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.645    18.636    i_clk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  current_address_reg[14]/C
                         clock pessimism              0.340    18.977    
                         clock uncertainty           -0.035    18.941    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.524    18.417    current_address_reg[14]
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -17.692    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_address_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        12.593ns  (logic 8.889ns (70.585%)  route 3.704ns (29.415%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 18.636 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.454    16.916    current_address[15]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.040 r  current_address[15]_i_1/O
                         net (fo=16, routed)          0.651    17.692    current_address[15]_i_1_n_0
    SLICE_X10Y117        FDRE                                         r  current_address_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.645    18.636    i_clk_IBUF_BUFG
    SLICE_X10Y117        FDRE                                         r  current_address_reg[15]/C
                         clock pessimism              0.340    18.977    
                         clock uncertainty           -0.035    18.941    
    SLICE_X10Y117        FDRE (Setup_fdre_C_R)       -0.524    18.417    current_address_reg[15]
  -------------------------------------------------------------------
                         required time                         18.417    
                         arrival time                         -17.692    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 current_address3__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (i_clk rise@14.000ns - i_clk rise@0.000ns)
  Data Path Delay:        12.587ns  (logic 8.889ns (70.619%)  route 3.698ns (29.381%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 18.638 - 14.000 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.861     5.098    i_clk_IBUF_BUFG
    DSP48_X0Y43          DSP48E1                                      r  current_address3__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.304 r  current_address3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.306    current_address3__0_n_106
    DSP48_X0Y44          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.824 r  current_address3__1/P[0]
                         net (fo=2, routed)           0.791    11.615    current_address3__1_n_105
    SLICE_X12Y110        LUT2 (Prop_lut2_I0_O)        0.124    11.739 r  state[4]_i_96/O
                         net (fo=1, routed)           0.000    11.739    state[4]_i_96_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.272 r  state_reg[4]_i_84/CO[3]
                         net (fo=1, routed)           0.000    12.272    state_reg[4]_i_84_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.511 r  state_reg[4]_i_65/O[2]
                         net (fo=1, routed)           0.588    13.099    state_reg[4]_i_65_n_5
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    13.950 r  state_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.950    state_reg[4]_i_38_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.284 f  state_reg[4]_i_36/O[1]
                         net (fo=3, routed)           0.618    14.902    p_0_in[26]
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.303    15.205 r  current_address[15]_i_13/O
                         net (fo=1, routed)           0.000    15.205    current_address[15]_i_13_n_0
    SLICE_X10Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.738 r  current_address_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.600    16.338    current_address1
    SLICE_X11Y115        LUT4 (Prop_lut4_I2_O)        0.124    16.462 r  current_address[15]_i_4/O
                         net (fo=9, routed)           0.454    16.916    current_address[15]_i_4_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I0_O)        0.124    17.040 r  current_address[15]_i_1/O
                         net (fo=16, routed)          0.645    17.686    current_address[15]_i_1_n_0
    SLICE_X10Y115        FDRE                                         r  current_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     14.000    14.000 r  
    U20                                               0.000    14.000 r  i_clk (IN)
                         net (fo=0)                   0.000    14.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859    14.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    16.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.647    18.638    i_clk_IBUF_BUFG
    SLICE_X10Y115        FDRE                                         r  current_address_reg[4]/C
                         clock pessimism              0.340    18.979    
                         clock uncertainty           -0.035    18.943    
    SLICE_X10Y115        FDRE (Setup_fdre_C_R)       -0.524    18.419    current_address_reg[4]
  -------------------------------------------------------------------
                         required time                         18.419    
                         arrival time                         -17.686    
  -------------------------------------------------------------------
                         slack                                  0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 curr_colonna_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_max_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.435%)  route 0.222ns (57.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  curr_colonna_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[2]/Q
                         net (fo=9, routed)           0.222     2.018    curr_colonna_reg[2]
    SLICE_X17Y100        FDRE                                         r  y_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X17Y100        FDRE                                         r  y_max_reg[2]/C
                         clock pessimism             -0.257     1.831    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.070     1.901    y_max_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 curr_colonna_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_min_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.602%)  route 0.212ns (56.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  curr_colonna_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[10]/Q
                         net (fo=9, routed)           0.212     2.008    curr_colonna_reg[10]
    SLICE_X18Y100        FDRE                                         r  y_min_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X18Y100        FDRE                                         r  y_min_reg[10]/C
                         clock pessimism             -0.257     1.831    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.059     1.890    y_min_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 curr_colonna_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.342%)  route 0.223ns (57.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y98         FDRE                                         r  curr_colonna_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[4]/Q
                         net (fo=9, routed)           0.223     2.019    curr_colonna_reg[4]
    SLICE_X17Y101        FDRE                                         r  y_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X17Y101        FDRE                                         r  y_max_reg[4]/C
                         clock pessimism             -0.257     1.831    
    SLICE_X17Y101        FDRE (Hold_fdre_C_D)         0.070     1.901    y_max_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 curr_colonna_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.233%)  route 0.224ns (57.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y98         FDRE                                         r  curr_colonna_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[6]/Q
                         net (fo=9, routed)           0.224     2.020    curr_colonna_reg[6]
    SLICE_X17Y101        FDRE                                         r  y_max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X17Y101        FDRE                                         r  y_max_reg[6]/C
                         clock pessimism             -0.257     1.831    
    SLICE_X17Y101        FDRE (Hold_fdre_C_D)         0.070     1.901    y_max_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 curr_colonna_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_max_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.725%)  route 0.249ns (60.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  curr_colonna_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[9]/Q
                         net (fo=9, routed)           0.249     2.045    curr_colonna_reg[9]
    SLICE_X15Y102        FDRE                                         r  y_max_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  y_max_reg[9]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X15Y102        FDRE (Hold_fdre_C_D)         0.076     1.908    y_max_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 curr_colonna_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_max_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.320%)  route 0.243ns (59.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  curr_colonna_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[0]/Q
                         net (fo=11, routed)          0.243     2.038    curr_colonna_reg[0]
    SLICE_X17Y100        FDRE                                         r  y_max_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X17Y100        FDRE                                         r  y_max_reg[0]/C
                         clock pessimism             -0.257     1.831    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.070     1.901    y_max_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 curr_colonna_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.012%)  route 0.267ns (61.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  curr_colonna_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[8]/Q
                         net (fo=9, routed)           0.267     2.063    curr_colonna_reg[8]
    SLICE_X15Y102        FDRE                                         r  y_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.900     2.089    i_clk_IBUF_BUFG
    SLICE_X15Y102        FDRE                                         r  y_max_reg[8]/C
                         clock pessimism             -0.257     1.832    
    SLICE_X15Y102        FDRE (Hold_fdre_C_D)         0.071     1.903    y_max_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 curr_riga_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            x_min_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.626     1.563    i_clk_IBUF_BUFG
    SLICE_X15Y107        FDRE                                         r  curr_riga_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  curr_riga_reg[12]/Q
                         net (fo=7, routed)           0.124     1.828    curr_riga_reg[12]
    SLICE_X13Y106        FDRE                                         r  x_min_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  x_min_reg[12]/C
                         clock pessimism             -0.508     1.580    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.070     1.650    x_min_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 curr_colonna_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            y_max_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.694     1.632    i_clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  curr_colonna_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  curr_colonna_reg[1]/Q
                         net (fo=9, routed)           0.281     2.076    curr_colonna_reg[1]
    SLICE_X17Y100        FDRE                                         r  y_max_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X17Y100        FDRE                                         r  y_max_reg[1]/C
                         clock pessimism             -0.257     1.831    
    SLICE_X17Y100        FDRE (Hold_fdre_C_D)         0.066     1.897    y_max_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 curr_riga_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            x_max_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.360%)  route 0.123ns (46.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.627     1.564    i_clk_IBUF_BUFG
    SLICE_X15Y106        FDRE                                         r  curr_riga_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     1.705 r  curr_riga_reg[8]/Q
                         net (fo=7, routed)           0.123     1.828    curr_riga_reg[8]
    SLICE_X12Y105        FDRE                                         r  x_max_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.899     2.088    i_clk_IBUF_BUFG
    SLICE_X12Y105        FDRE                                         r  x_max_reg[8]/C
                         clock pessimism             -0.508     1.580    
    SLICE_X12Y105        FDRE (Hold_fdre_C_D)         0.063     1.643    x_max_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         14.000      10.116     DSP48_X0Y41    area_int0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         14.000      11.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X11Y101  N_COLONNE_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X11Y101  N_COLONNE_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X11Y101  N_COLONNE_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X10Y102  N_COLONNE_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X11Y101  N_COLONNE_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X10Y102  N_COLONNE_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X10Y104  N_COLONNE_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X10Y104  N_COLONNE_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y97   curr_colonna_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y99   curr_colonna_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y99   curr_colonna_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y97   curr_colonna_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y97   curr_colonna_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y97   curr_colonna_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y98   curr_colonna_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y98   curr_colonna_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y98   curr_colonna_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X14Y98   curr_colonna_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X11Y101  N_COLONNE_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X11Y101  N_COLONNE_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X11Y101  N_COLONNE_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X10Y102  N_COLONNE_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X11Y101  N_COLONNE_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X10Y102  N_COLONNE_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X10Y104  N_COLONNE_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X10Y104  N_COLONNE_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X11Y103  N_RIGHE_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         7.000       6.500      SLICE_X11Y103  N_RIGHE_reg[1]/C



