
*** Running vivado
    with args -log LED_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_test.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LED_test.tcl -notrace
Command: synth_design -top LED_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.137 ; gain = 98.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LED_test' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.runs/synth_1/.Xil/Vivado-12372-DESKTOP-BKSDDJC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.runs/synth_1/.Xil/Vivado-12372-DESKTOP-BKSDDJC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_50khz' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_50khz' (2#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_50khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_9600hz' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_9600khz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_9600hz' (3#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_9600khz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_1hz' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_1hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_1hz' (4#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/clock_1hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_Display' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:91]
WARNING: [Synth 8-567] referenced signal 'L0' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L1' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L2' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L3' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L4' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L5' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L6' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L7' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L8' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'L9' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'La' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lb' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lc' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Ld' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Le' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
WARNING: [Synth 8-567] referenced signal 'Lf' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:89]
INFO: [Synth 8-6155] done synthesizing module 'LED_Display' (5#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_Display.v:23]
INFO: [Synth 8-6157] synthesizing module 'snake_control' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:23]
	Parameter Up bound to: 2'b00 
	Parameter Down bound to: 2'b01 
	Parameter Left bound to: 2'b10 
	Parameter Right bound to: 2'b11 
	Parameter INIT_LENTH bound to: 10'b0000000011 
	Parameter INIT_DIR bound to: 2'b00 
	Parameter INIT_x0 bound to: 4'b0111 
	Parameter INIT_x1 bound to: 4'b1000 
	Parameter INIT_x2 bound to: 4'b1001 
	Parameter INIT_y0 bound to: 4'b1000 
	Parameter INIT_y1 bound to: 4'b1000 
	Parameter INIT_y2 bound to: 4'b1000 
WARNING: [Synth 8-6014] Unused sequential element next_Food_y_reg was removed.  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:140]
WARNING: [Synth 8-6014] Unused sequential element next_Food_x_reg was removed.  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:140]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register next_snake_dir_reg in module snake_control. [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:77]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register next_snake_dir_reg in module snake_control. [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:77]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register next_snake_dir_reg in module snake_control. [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:77]
WARNING: [Synth 8-5788] Register snake_body_reg[3] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[4] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[5] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[6] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[7] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[8] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[9] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[10] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[11] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[12] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[13] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[14] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[15] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[16] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[17] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[18] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[19] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[20] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[21] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[22] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[23] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[24] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[25] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[26] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[27] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[28] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[29] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[30] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
WARNING: [Synth 8-5788] Register snake_body_reg[31] in module snake_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:300]
INFO: [Synth 8-6155] done synthesizing module 'snake_control' (6#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/snake_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_accr_sensor' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:23]
	Parameter MAX bound to: 8'b00001000 
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:110]
WARNING: [Synth 8-567] referenced signal 'x_raw_data' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:110]
WARNING: [Synth 8-567] referenced signal 'y_raw_data' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:110]
INFO: [Synth 8-6155] done synthesizing module 'read_accr_sensor' (7#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_accr_sensor.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_blueteeth' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:23]
	Parameter begin_bit bound to: 1'b0 
	Parameter end_bit bound to: 1'b1 
WARNING: [Synth 8-567] referenced signal 'raw_data' should be on the sensitivity list [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:61]
WARNING: [Synth 8-3848] Net TX in module/entity read_blueteeth does not have driver. [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:25]
INFO: [Synth 8-6155] done synthesizing module 'read_blueteeth' (8#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/read_blueteeth.v:23]
INFO: [Synth 8-6157] synthesizing module 'blueteeth_decoder' [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/blueteeth_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blueteeth_decoder' (9#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/blueteeth_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_test' (10#1) [D:/¿œ”≤≈Ã/digital/lab_11/lab_11_test/lab_11_test.srcs/sources_1/new/LED_test.v:23]
WARNING: [Synth 8-3331] design read_blueteeth has unconnected port TX
WARNING: [Synth 8-3331] design clock_1hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_9600hz has unconnected port rst
WARNING: [Synth 8-3331] design clock_50khz has unconnected port rst
TclStackFree: incorrect freePtr. Call out of sequence?
