<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.catalog.c6000.TMS320C6654</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2016, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    
    33    <span class="comment">/*
</span>    34    <span class="comment"> *  ======== TMS320C6654.xdc ========
</span>    35    <span class="comment"> *
</span>    36    <span class="comment"> */</span>
    37    
    38    <span class=key>package</span> ti.catalog.c6000;
    39    
    40    <span class=key>metaonly</span> <span class=key>module</span> TMS320C6654 <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    41    {
    42        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    43            [<span class="string">"0k"</span>,  0x0000],
    44            [<span class="string">"4k"</span>,  0x1000],
    45            [<span class="string">"8k"</span>,  0x2000],
    46            [<span class="string">"16k"</span>, 0x4000],
    47            [<span class="string">"32k"</span>, 0x8000],
    48        ];
    49    
    50        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    51            [<span class="string">"0k"</span>,    0x000000],
    52            [<span class="string">"32k"</span>,   0x008000],
    53            [<span class="string">"64k"</span>,   0x010000],
    54            [<span class="string">"128k"</span>,  0x020000],
    55            [<span class="string">"256k"</span>,  0x040000],
    56            [<span class="string">"512k"</span>,  0x080000],
    57            [<span class="string">"1024k"</span>, 0x100000]
    58        ];
    59    
    60        <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    61            [<span class="string">'l1PMode'</span>, {
    62                desc:<span class="string">"L1P Cache"</span>,
    63                base: 0x00E00000,
    64                map : [
    65                    [<span class="string">"0k"</span>,0x0000],
    66                    [<span class="string">"4k"</span>,0x1000],
    67                    [<span class="string">"8k"</span>,0x2000],
    68                    [<span class="string">"16k"</span>,0x4000],
    69                    [<span class="string">"32k"</span>,0x8000]
    70                ],
    71                defaultValue: <span class="string">"32k"</span>,
    72                memorySection: <span class="string">"L1PSRAM"</span>
    73            }],
    74            [<span class="string">'l1DMode'</span>, {
    75                desc:<span class="string">"L1D Cache"</span>,
    76                base: 0x00F00000,
    77                map : [
    78                    [<span class="string">"0k"</span>,0x0000],
    79                    [<span class="string">"4k"</span>,0x1000],
    80                    [<span class="string">"8k"</span>,0x2000],
    81                    [<span class="string">"16k"</span>,0x4000],
    82                    [<span class="string">"32k"</span>,0x8000]
    83                ],
    84                defaultValue: <span class="string">"32k"</span>,
    85                memorySection: <span class="string">"L1DSRAM"</span>
    86            }],
    87            [<span class="string">'l2Mode'</span>, {
    88                desc:<span class="string">"L2 Cache"</span>,
    89                base: 0x00800000,
    90                map : [
    91                    [<span class="string">"0k"</span>,0x0000],
    92                    [<span class="string">"32k"</span>,0x8000],
    93                    [<span class="string">"64k"</span>,0x10000],
    94                    [<span class="string">"128k"</span>,0x020000],
    95                    [<span class="string">"256k"</span>,0x040000],
    96                    [<span class="string">"512k"</span>,0x080000],
    97                    [<span class="string">"1024k"</span>, 0x100000]
    98                ],
    99                defaultValue: <span class="string">"0k"</span>,
   100                memorySection: <span class="string">"L2SRAM"</span>
   101            }],
   102        ];
   103    
   104    <span class=key>instance</span>:
   105    
   106        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"6600"</span>;
   107        <span class=key>override</span> <span class=key>config</span> string   isa = <span class="string">"66"</span>;
   108        <span class=key>override</span> <span class=key>config</span> string   cpuCoreRevision = <span class="string">"1.0"</span>;
   109    
   110        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
   111        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;
   112        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
   113    
   114        <span class="xdoc">/*!
</span>   115    <span class="xdoc">     *  ======== memMap ========
</span>   116    <span class="xdoc">     *  The default memory map for this device
</span>   117    <span class="xdoc">     */</span>
   118        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string]  = [
   119            [<span class="string">"L2SRAM"</span>, {
   120                comment:    <span class="string">"1MB L2 SRAM/CACHE"</span>,
   121                name:       <span class="string">"L2SRAM"</span>,
   122                base:       0x00800000,
   123                len:        0x00100000,
   124                space:      <span class="string">"code/data"</span>,
   125                access:     <span class="string">"RWX"</span>
   126            }],
   127    
   128            [<span class="string">"L1PSRAM"</span>, {
   129                comment:    <span class="string">"32KB RAM/CACHE L1 program memory"</span>,
   130                name:       <span class="string">"L1PSRAM"</span>,
   131                base:       0x00E00000,
   132                len:        0x00008000,
   133                space:      <span class="string">"code"</span>,
   134                access:     <span class="string">"RWX"</span>
   135            }],
   136    
   137            [<span class="string">"L1DSRAM"</span>, {
   138                comment:    <span class="string">"32KB RAM/CACHE L1 data memory"</span>,
   139                name:       <span class="string">"L1DSRAM"</span>,
   140                base:       0x00F00000,
   141                len:        0x00008000,
   142                space:      <span class="string">"data"</span>,
   143                access:     <span class="string">"RW"</span>
   144            }],
   145        ];
   146    };
</pre>
</body></html>
