Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Wed Mar 12 22:29:05 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    27          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_100hz_Gen/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.638        0.000                      0                  167        0.190        0.000                      0                  167        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.638        0.000                      0                  167        0.190        0.000                      0                  167        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.842ns (20.564%)  route 3.253ns (79.436%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.556 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.696     9.252    U_DP/U_Count_Hour/E[0]
    SLICE_X58Y11         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.515    14.856    U_DP/U_Count_Hour/CLK
    SLICE_X58Y11         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[1]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X58Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.890    U_DP/U_Count_Hour/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.868ns (22.610%)  route 2.971ns (77.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT2 (Prop_lut2_I0_O)        0.150     8.582 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.414     8.996    U_DP/U_Count_Min/E[0]
    SLICE_X62Y10         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.517    14.858    U_DP/U_Count_Min/CLK
    SLICE_X62Y10         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y10         FDCE (Setup_fdce_C_CE)      -0.407    14.676    U_DP/U_Count_Min/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.868ns (22.610%)  route 2.971ns (77.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT2 (Prop_lut2_I0_O)        0.150     8.582 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.414     8.996    U_DP/U_Count_Min/E[0]
    SLICE_X62Y10         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.517    14.858    U_DP/U_Count_Min/CLK
    SLICE_X62Y10         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y10         FDCE (Setup_fdce_C_CE)      -0.407    14.676    U_DP/U_Count_Min/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.868ns (22.755%)  route 2.947ns (77.245%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT2 (Prop_lut2_I0_O)        0.150     8.582 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.390     8.972    U_DP/U_Count_Min/E[0]
    SLICE_X61Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.515    14.856    U_DP/U_Count_Min/CLK
    SLICE_X61Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X61Y11         FDCE (Setup_fdce_C_CE)      -0.407    14.688    U_DP/U_Count_Min/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.868ns (22.905%)  route 2.922ns (77.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT2 (Prop_lut2_I0_O)        0.150     8.582 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.365     8.947    U_DP/U_Count_Min/E[0]
    SLICE_X62Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.516    14.857    U_DP/U_Count_Min/CLK
    SLICE_X62Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.407    14.675    U_DP/U_Count_Min/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.868ns (22.905%)  route 2.922ns (77.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT2 (Prop_lut2_I0_O)        0.150     8.582 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.365     8.947    U_DP/U_Count_Min/E[0]
    SLICE_X62Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.516    14.857    U_DP/U_Count_Min/CLK
    SLICE_X62Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.407    14.675    U_DP/U_Count_Min/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Min/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.868ns (22.905%)  route 2.922ns (77.095%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT2 (Prop_lut2_I0_O)        0.150     8.582 r  U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.365     8.947    U_DP/U_Count_Min/E[0]
    SLICE_X62Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.516    14.857    U_DP/U_Count_Min/CLK
    SLICE_X62Y11         FDCE                                         r  U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y11         FDCE (Setup_fdce_C_CE)      -0.407    14.675    U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.842ns (21.561%)  route 3.063ns (78.439%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.556 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.506     9.063    U_DP/U_Count_Hour/E[0]
    SLICE_X59Y11         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.515    14.856    U_DP/U_Count_Hour/CLK
    SLICE_X59Y11         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X59Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.890    U_DP/U_Count_Hour/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.842ns (21.685%)  route 3.041ns (78.315%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.556 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.484     9.040    U_DP/U_Count_Hour/E[0]
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.516    14.857    U_DP/U_Count_Hour/CLK
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.891    U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.842ns (21.685%)  route 3.041ns (78.315%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.636     5.157    U_Control_unit/CLK
    SLICE_X58Y7          FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDCE (Prop_fdce_C_Q)         0.419     5.576 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=27, routed)          1.709     7.286    U_DP/U_Count_Msec/w_clear
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.299     7.585 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.848     8.432    U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X63Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.556 r  U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.484     9.040    U_DP/U_Count_Hour/E[0]
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.516    14.857    U_DP/U_Count_Hour/CLK
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.891    U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.390%)  route 0.119ns (38.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    U_DP/U_Count_Hour/CLK
    SLICE_X59Y11         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_DP/U_Count_Hour/counter_reg_reg[0]/Q
                         net (fo=4, routed)           0.119     1.735    U_DP/U_Count_Hour/Q[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I1_O)        0.048     1.783 r  U_DP/U_Count_Hour/counter_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.783    U_DP/U_Count_Hour/counter_reg[1]_i_1__2_n_0
    SLICE_X58Y11         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     1.989    U_DP/U_Count_Hour/CLK
    SLICE_X58Y11         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X58Y11         FDCE (Hold_fdce_C_D)         0.105     1.593    U_DP/U_Count_Hour/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.527%)  route 0.137ns (42.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.476    U_DP/U_Count_Msec/CLK
    SLICE_X59Y8          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_DP/U_Count_Msec/counter_reg_reg[1]/Q
                         net (fo=11, routed)          0.137     1.754    U_DP/U_Count_Msec/w_msec[1]
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  U_DP/U_Count_Msec/counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    U_DP/U_Count_Msec/counter_reg[4]_i_1__2_n_0
    SLICE_X61Y8          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     1.990    U_DP/U_Count_Msec/CLK
    SLICE_X61Y8          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[4]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y8          FDCE (Hold_fdce_C_D)         0.092     1.584    U_DP/U_Count_Msec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    U_DP/U_Count_sec/CLK
    SLICE_X63Y9          FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_DP/U_Count_sec/counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.142     1.760    U_DP/U_Count_sec/w_sec[2]
    SLICE_X62Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  U_DP/U_Count_sec/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.805    U_DP/U_Count_sec/counter_reg[5]_i_2_n_0
    SLICE_X62Y9          FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     1.992    U_DP/U_Count_sec/CLK
    SLICE_X62Y9          FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X62Y9          FDCE (Hold_fdce_C_D)         0.091     1.581    U_DP/U_Count_sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_DP/U_Count_sec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_sec/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    U_DP/U_Count_sec/CLK
    SLICE_X63Y9          FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  U_DP/U_Count_sec/counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.112     1.717    U_DP/U_Count_sec/w_sec[3]
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.099     1.816 r  U_DP/U_Count_sec/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    U_DP/U_Count_sec/counter_reg[4]_i_1_n_0
    SLICE_X63Y9          FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     1.992    U_DP/U_Count_sec/CLK
    SLICE_X63Y9          FDCE                                         r  U_DP/U_Count_sec/counter_reg_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y9          FDCE (Hold_fdce_C_D)         0.092     1.569    U_DP/U_Count_sec/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.476    U_DP/U_Count_Msec/CLK
    SLICE_X61Y8          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_DP/U_Count_Msec/counter_reg_reg[6]/Q
                         net (fo=9, routed)           0.168     1.785    U_DP/U_Count_Msec/w_msec[6]
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  U_DP/U_Count_Msec/counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U_DP/U_Count_Msec/counter_reg[6]_i_2_n_0
    SLICE_X61Y8          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     1.990    U_DP/U_Count_Msec/CLK
    SLICE_X61Y8          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y8          FDCE (Hold_fdce_C_D)         0.091     1.567    U_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_DP/U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y3          FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_DP/U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    U_DP/U_Tick_100hz/r_counter[0]
    SLICE_X61Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  U_DP/U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    U_DP/U_Tick_100hz/r_counter_0[0]
    SLICE_X61Y3          FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.864     1.991    U_DP/U_Tick_100hz/CLK
    SLICE_X61Y3          FDCE                                         r  U_DP/U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.091     1.568    U_DP/U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_100hz_Gen/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_100hz_Gen/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.594     1.477    U_fnd_cntl/U_100hz_Gen/r_counter_reg[19]_0
    SLICE_X65Y7          FDCE                                         r  U_fnd_cntl/U_100hz_Gen/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y7          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_fnd_cntl/U_100hz_Gen/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    U_fnd_cntl/U_100hz_Gen/r_counter_reg_n_0_[0]
    SLICE_X65Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  U_fnd_cntl/U_100hz_Gen/r_counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.831    U_fnd_cntl/U_100hz_Gen/r_counter[0]
    SLICE_X65Y7          FDCE                                         r  U_fnd_cntl/U_100hz_Gen/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.865     1.992    U_fnd_cntl/U_100hz_Gen/r_counter_reg[19]_0
    SLICE_X65Y7          FDCE                                         r  U_fnd_cntl/U_100hz_Gen/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y7          FDCE (Hold_fdce_C_D)         0.091     1.568    U_fnd_cntl/U_100hz_Gen/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    U_DP/U_Count_Hour/CLK
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_DP/U_Count_Hour/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.177     1.793    U_DP/U_Count_Hour/counter_reg[5]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  U_DP/U_Count_Hour/counter_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.838    U_DP/U_Count_Hour/counter_reg[2]_i_1__2_n_0
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     1.989    U_DP/U_Count_Hour/CLK
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.092     1.567    U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Hour/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Hour/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.265%)  route 0.177ns (48.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.592     1.475    U_DP/U_Count_Hour/CLK
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_DP/U_Count_Hour/counter_reg_reg[5]/Q
                         net (fo=4, routed)           0.177     1.793    U_DP/U_Count_Hour/counter_reg[5]
    SLICE_X59Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  U_DP/U_Count_Hour/counter_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.838    U_DP/U_Count_Hour/counter_reg[5]_i_2__1_n_0
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.862     1.989    U_DP/U_Count_Hour/CLK
    SLICE_X59Y10         FDCE                                         r  U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.092     1.567    U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_DP/U_Count_Msec/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/U_Count_Msec/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.069%)  route 0.198ns (48.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.593     1.476    U_DP/U_Count_Msec/CLK
    SLICE_X60Y9          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_DP/U_Count_Msec/counter_reg_reg[0]/Q
                         net (fo=9, routed)           0.198     1.838    U_Control_unit/Q[0]
    SLICE_X60Y9          LUT2 (Prop_lut2_I1_O)        0.043     1.881 r  U_Control_unit/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    U_DP/U_Count_Msec/D[0]
    SLICE_X60Y9          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.863     1.990    U_DP/U_Count_Msec/CLK
    SLICE_X60Y9          FDCE                                         r  U_DP/U_Count_Msec/counter_reg_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.133     1.609    U_DP/U_Count_Msec/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y4    U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y6    U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y6    U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y4    U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_BTN_Debounce_CLEAR/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y4    U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y6    U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_BTN_Debounce_CLEAR/counter_reg[13]/C



