$date
	Thu Feb  5 19:45:03 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module riscv_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # zero $end
$var wire 1 $ we $end
$var wire 2 % result_src [1:0] $end
$var wire 1 & pc_write $end
$var wire 1 ' mem_write $end
$var wire 1 ( ir_write $end
$var wire 32 ) instr [31:0] $end
$var wire 2 * imm_src [1:0] $end
$var wire 2 + alu_srcb [1:0] $end
$var wire 2 , alu_srca [1:0] $end
$var wire 3 - alu_cntrl [2:0] $end
$var wire 1 . adr_src $end
$scope module control $end
$var wire 1 ! clk $end
$var wire 1 & pc_write $end
$var wire 1 " reset $end
$var wire 1 # zero $end
$var wire 1 $ we $end
$var wire 2 / result_src [1:0] $end
$var wire 1 0 pc_update $end
$var wire 1 ' mem_write $end
$var wire 1 ( ir_write $end
$var wire 32 1 instr [31:0] $end
$var wire 2 2 imm_src [1:0] $end
$var wire 1 3 branch $end
$var wire 2 4 alu_srcb [1:0] $end
$var wire 2 5 alu_srca [1:0] $end
$var wire 2 6 alu_op [1:0] $end
$var wire 3 7 alu_cntrl [2:0] $end
$var wire 1 . adr_src $end
$scope module alu_decoder $end
$var wire 3 8 funct3 [2:0] $end
$var wire 1 9 funct7 $end
$var wire 1 : op $end
$var wire 2 ; alu_op [1:0] $end
$var reg 3 < alu_cntrl [2:0] $end
$upscope $end
$scope module instr_decoder $end
$var wire 7 = op [6:0] $end
$var reg 2 > imm_src [1:0] $end
$upscope $end
$scope module main_fsm $end
$var wire 1 ! clk $end
$var wire 7 ? op [6:0] $end
$var wire 1 " reset $end
$var parameter 4 @ alu_wb $end
$var parameter 4 A beq $end
$var parameter 4 B decode $end
$var parameter 4 C execute_I $end
$var parameter 4 D execute_R $end
$var parameter 4 E execute_jalr $end
$var parameter 4 F fetch $end
$var parameter 4 G jal $end
$var parameter 4 H jalr_wb $end
$var parameter 4 I mem_adr $end
$var parameter 4 J mem_read $end
$var parameter 4 K mem_wb $end
$var parameter 4 L mem_write_s $end
$var reg 1 . adr_src $end
$var reg 2 M alu_op [1:0] $end
$var reg 2 N alu_srca [1:0] $end
$var reg 2 O alu_srcb [1:0] $end
$var reg 1 3 branch $end
$var reg 1 ( ir_write $end
$var reg 1 ' mem_write $end
$var reg 4 P nxt_state [3:0] $end
$var reg 1 0 pc_update $end
$var reg 1 $ reg_write $end
$var reg 2 Q result_src [1:0] $end
$var reg 4 R state [3:0] $end
$upscope $end
$upscope $end
$scope module path $end
$var wire 1 . adr_src $end
$var wire 3 S alu_cntrl [2:0] $end
$var wire 2 T alu_srca [1:0] $end
$var wire 2 U alu_srcb [1:0] $end
$var wire 1 ! clk $end
$var wire 2 V imm_src [1:0] $end
$var wire 1 ( ir_write $end
$var wire 1 ' mem_write $end
$var wire 1 & pc_write $end
$var wire 1 " reset $end
$var wire 2 W result_src [1:0] $end
$var wire 1 $ we $end
$var wire 1 # zero $end
$var wire 32 X src_b [31:0] $end
$var wire 32 Y src_a [31:0] $end
$var wire 32 Z result [31:0] $end
$var wire 32 [ rd2 [31:0] $end
$var wire 32 \ rd1 [31:0] $end
$var wire 32 ] rd [31:0] $end
$var wire 32 ^ pc [31:0] $end
$var wire 32 _ old_pc [31:0] $end
$var wire 32 ` instr [31:0] $end
$var wire 32 a imm_ext [31:0] $end
$var wire 32 b data [31:0] $end
$var wire 32 c alu_result [31:0] $end
$var wire 32 d alu_out [31:0] $end
$var wire 32 e adr [31:0] $end
$var wire 32 f a2 [31:0] $end
$var wire 32 g a [31:0] $end
$scope module NA_ALUout $end
$var wire 1 ! clk $end
$var wire 1 h en $end
$var wire 32 i d [31:0] $end
$var reg 32 j q [31:0] $end
$upscope $end
$scope module NA_a1 $end
$var wire 1 ! clk $end
$var wire 1 k en $end
$var wire 32 l d [31:0] $end
$var reg 32 m q [31:0] $end
$upscope $end
$scope module NA_a2 $end
$var wire 1 ! clk $end
$var wire 1 n en $end
$var wire 32 o d [31:0] $end
$var reg 32 p q [31:0] $end
$upscope $end
$scope module NA_data $end
$var wire 1 ! clk $end
$var wire 1 q en $end
$var wire 32 r d [31:0] $end
$var reg 32 s q [31:0] $end
$upscope $end
$scope module NA_instr $end
$var wire 1 ! clk $end
$var wire 1 ( en $end
$var wire 32 t d [31:0] $end
$var reg 32 u q [31:0] $end
$upscope $end
$scope module NA_oldpc $end
$var wire 1 ! clk $end
$var wire 1 ( en $end
$var wire 32 v d [31:0] $end
$var reg 32 w q [31:0] $end
$upscope $end
$scope module adr_mux $end
$var wire 1 . s $end
$var wire 32 x b [31:0] $end
$var wire 32 y a1 [31:0] $end
$var wire 32 z a0 [31:0] $end
$upscope $end
$scope module alu $end
$var wire 3 { alu_cntrl [2:0] $end
$var wire 1 # zero $end
$var wire 32 | src_b [31:0] $end
$var wire 32 } src_a [31:0] $end
$var reg 32 ~ alu_result [31:0] $end
$upscope $end
$scope module imm_extend $end
$var wire 2 !" imm_src [1:0] $end
$var wire 32 "" instr [31:0] $end
$var reg 32 #" imm_ext [31:0] $end
$upscope $end
$scope module memory $end
$var wire 32 $" a [31:0] $end
$var wire 1 ! clk $end
$var wire 32 %" rd [31:0] $end
$var wire 32 &" wd [31:0] $end
$var wire 1 ' we $end
$upscope $end
$scope module pc_reg $end
$var wire 1 ! clk $end
$var wire 1 & en $end
$var wire 1 " reset $end
$var wire 32 '" pc_nxt [31:0] $end
$var reg 32 (" pc [31:0] $end
$upscope $end
$scope module registers $end
$var wire 5 )" a1 [4:0] $end
$var wire 5 *" a2 [4:0] $end
$var wire 5 +" a3 [4:0] $end
$var wire 1 ! clk $end
$var wire 1 $ we3 $end
$var wire 32 ," wd3 [31:0] $end
$var wire 32 -" rd2 [31:0] $end
$var wire 32 ." rd1 [31:0] $end
$upscope $end
$scope module result_mux $end
$var wire 32 /" a0 [31:0] $end
$var wire 32 0" a1 [31:0] $end
$var wire 32 1" a2 [31:0] $end
$var wire 32 2" a3 [31:0] $end
$var wire 2 3" s [1:0] $end
$var reg 32 4" b [31:0] $end
$upscope $end
$scope module src_a_mux $end
$var wire 32 5" a0 [31:0] $end
$var wire 32 6" a1 [31:0] $end
$var wire 32 7" a2 [31:0] $end
$var wire 32 8" a3 [31:0] $end
$var wire 2 9" s [1:0] $end
$var reg 32 :" b [31:0] $end
$upscope $end
$scope module src_b_mux $end
$var wire 32 ;" a0 [31:0] $end
$var wire 32 <" a1 [31:0] $end
$var wire 32 =" a2 [31:0] $end
$var wire 32 >" a3 [31:0] $end
$var wire 2 ?" s [1:0] $end
$var reg 32 @" b [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 L
b100 K
b11 J
b10 I
b1100 H
b1001 G
b0 F
b1011 E
b110 D
b1000 C
b1 B
b1010 A
b111 @
$end
#0
$dumpvars
b100 @"
b10 ?"
b100 >"
b100 ="
bx <"
bx ;"
bx :"
b0 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
b10 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
b100 |
b0 {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
1q
bx p
bx o
1n
bx m
bx l
1k
bx j
bx i
1h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
b100 X
b10 W
bx V
b10 U
b0 T
b0 S
b0 R
b10 Q
b1 P
b10 O
b0 N
b0 M
bx ?
bx >
bx =
b0 <
b0 ;
x:
x9
bx 8
b0 7
b0 6
b0 5
b10 4
03
bx 2
bx 1
10
b10 /
0.
b0 -
b0 ,
b10 +
bx *
bx )
1(
0'
1&
b10 %
0$
x#
1"
0!
$end
#5
b100 Z
b100 y
b100 '"
b100 ,"
b100 4"
b10100000000000010010011 ]
b10100000000000010010011 r
b10100000000000010010011 t
b10100000000000010010011 %"
0#
b100 c
b100 i
b100 ~
b100 1"
b100 2"
b0 e
b0 x
b0 $"
b0 Y
b0 }
b0 :"
b0 ^
b0 v
b0 z
b0 ("
b0 5"
1!
#10
0!
#15
b101 a
b101 #"
b101 <"
b0 \
b0 l
b0 ."
b0 *
b0 2
b0 >
b0 V
b0 !"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
b10 +
b10 4
b10 O
b10 U
b10 ?"
1(
10
b1 +"
b101 *"
b0 )"
b10011 =
09
b0 8
0:
b10011 ?
b100 d
b100 j
b100 /"
b0 _
b0 w
b0 6"
b10100000000000010010011 )
b10100000000000010010011 1
b10100000000000010010011 `
b10100000000000010010011 u
b10100000000000010010011 ""
b10100000000000010010011 b
b10100000000000010010011 s
b10100000000000010010011 0"
1!
#20
0!
0"
#25
b101 X
b101 |
b101 @"
0&
b100000010110000100011 ]
b100000010110000100011 r
b100000010110000100011 t
b100000010110000100011 %"
b101 c
b101 i
b101 ~
b101 1"
b101 2"
b1000 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b100 e
b100 x
b100 $"
b0 Y
b0 }
b0 :"
b1 R
b100 ^
b100 v
b100 z
b100 ("
b100 5"
b0 g
b0 m
b0 7"
b0 8"
1!
#30
0!
#35
b111 P
b10 6
b10 ;
b10 M
b1 +
b1 4
b1 O
b1 U
b1 ?"
b10 ,
b10 5
b10 N
b10 T
b10 9"
b101 Z
b101 y
b101 '"
b101 ,"
b101 4"
b1000 R
b101 d
b101 j
b101 /"
b100000010110000100011 b
b100000010110000100011 s
b100000010110000100011 0"
1!
#40
0!
#45
x#
bx c
bx i
bx ~
bx 1"
bx 2"
bx X
bx |
bx @"
b100 Y
b100 }
b100 :"
b0 P
1$
b0 6
b0 ;
b0 M
b0 +
b0 4
b0 O
b0 U
b0 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b111 R
1!
#50
0!
#55
0#
b1000 c
b1000 i
b1000 ~
b1000 1"
b1000 2"
b100 X
b100 |
b100 @"
1&
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
b10 +
b10 4
b10 O
b10 U
b10 ?"
10
1(
0$
b1000 Z
b1000 y
b1000 '"
b1000 ,"
b1000 4"
b0 R
bx d
bx j
bx /"
1!
#60
0!
#65
b11000 a
b11000 #"
b11000 <"
b11000 X
b11000 |
b11000 @"
0&
b1001100001010000100000011 ]
b1001100001010000100000011 r
b1001100001010000100000011 t
b1001100001010000100000011 %"
b101 [
b101 o
b101 -"
b1 *
b1 2
b1 >
b1 V
b1 !"
b11100 c
b11100 i
b11100 ~
b11100 1"
b11100 2"
b10 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1000 e
b1000 x
b1000 $"
b11000 +"
b1 *"
b100011 =
b10 8
1:
b100011 ?
b100 Y
b100 }
b100 :"
b1 R
b1000 ^
b1000 v
b1000 z
b1000 ("
b1000 5"
b100000010110000100011 )
b100000010110000100011 1
b100000010110000100011 `
b100000010110000100011 u
b100000010110000100011 ""
b100 _
b100 w
b100 6"
b1000 d
b1000 j
b1000 /"
1!
#70
0!
#75
b11000 c
b11000 i
b11000 ~
b11000 1"
b11000 2"
b0 Y
b0 }
b0 :"
b101 P
b1 +
b1 4
b1 O
b1 U
b1 ?"
b10 ,
b10 5
b10 N
b10 T
b10 9"
b11100 Z
b11100 y
b11100 '"
b11100 ,"
b11100 4"
b10 R
b11100 d
b11100 j
b11100 /"
b101 f
b101 p
b101 &"
b101 ;"
b1001100001010000100000011 b
b1001100001010000100000011 s
b1001100001010000100000011 0"
1!
#80
0!
#85
bx ]
bx r
bx t
bx %"
b1101 c
b1101 i
b1101 ~
b1101 1"
b1101 2"
b11000 e
b11000 x
b11000 $"
b101 X
b101 |
b101 @"
b1000 Y
b1000 }
b1000 :"
b0 P
1'
1.
b0 +
b0 4
b0 O
b0 U
b0 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b11000 Z
b11000 y
b11000 '"
b11000 ,"
b11000 4"
b101 R
b11000 d
b11000 j
b11000 /"
1!
#90
0!
#95
b1100 c
b1100 i
b1100 ~
b1100 1"
b1100 2"
b100 X
b100 |
b100 @"
1&
b1000 e
b1000 x
b1000 $"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
b10 +
b10 4
b10 O
b10 U
b10 ?"
10
1(
0.
0'
b1100 Z
b1100 y
b1100 '"
b1100 ,"
b1100 4"
b0 R
b1101 d
b1101 j
b1101 /"
bx b
bx s
bx 0"
b1001100001010000100000011 ]
b1001100001010000100000011 r
b1001100001010000100000011 t
b1001100001010000100000011 %"
1!
#100
0!
#105
b10011 a
b10011 #"
b10011 <"
b10011 X
b10011 |
b10011 @"
0&
bx ]
bx r
bx t
bx %"
bx [
bx o
bx -"
b101 \
b101 l
b101 ."
b0 *
b0 2
b0 >
b0 V
b0 !"
b11011 c
b11011 i
b11011 ~
b11011 1"
b11011 2"
b10 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1100 e
b1100 x
b1100 $"
b10 +"
b10011 *"
b1 )"
b11 =
0:
b11 ?
b1000 Y
b1000 }
b1000 :"
b1 R
b1100 ^
b1100 v
b1100 z
b1100 ("
b1100 5"
b1001100001010000100000011 b
b1001100001010000100000011 s
b1001100001010000100000011 0"
b1001100001010000100000011 )
b1001100001010000100000011 1
b1001100001010000100000011 `
b1001100001010000100000011 u
b1001100001010000100000011 ""
b1000 _
b1000 w
b1000 6"
b1100 d
b1100 j
b1100 /"
1!
#110
0!
#115
b11000 c
b11000 i
b11000 ~
b11000 1"
b11000 2"
b101 Y
b101 }
b101 :"
b11 P
b1 +
b1 4
b1 O
b1 U
b1 ?"
b10 ,
b10 5
b10 N
b10 T
b10 9"
b11011 Z
b11011 y
b11011 '"
b11011 ,"
b11011 4"
b10 R
b11011 d
b11011 j
b11011 /"
bx f
bx p
bx &"
bx ;"
b101 g
b101 m
b101 7"
b101 8"
bx b
bx s
bx 0"
1!
#120
0!
#125
b101 ]
b101 r
b101 t
b101 %"
x#
bx c
bx i
bx ~
bx 1"
bx 2"
b11000 e
b11000 x
b11000 $"
bx X
bx |
bx @"
b1100 Y
b1100 }
b1100 :"
b100 P
1.
b0 +
b0 4
b0 O
b0 U
b0 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b11000 Z
b11000 y
b11000 '"
b11000 ,"
b11000 4"
b11 R
b11000 d
b11000 j
b11000 /"
1!
#130
0!
#135
bx ]
bx r
bx t
bx %"
b1100 e
b1100 x
b1100 $"
b0 P
b1 %
b1 /
b1 Q
b1 W
b1 3"
1$
0.
b101 Z
b101 y
b101 '"
b101 ,"
b101 4"
b100 R
bx d
bx j
bx /"
b101 b
b101 s
b101 0"
1!
#140
0!
#145
0#
b10000 c
b10000 i
b10000 ~
b10000 1"
b10000 2"
b100 X
b100 |
b100 @"
1&
b1 P
b10 +
b10 4
b10 O
b10 U
b10 ?"
10
1(
b10 %
b10 /
b10 Q
b10 W
b10 3"
0$
b10000 Z
b10000 y
b10000 '"
b10000 ,"
b10000 4"
b0 R
bx b
bx s
bx 0"
1!
#150
0!
#155
x#
bx a
bx #"
bx <"
bx X
bx |
bx @"
0&
bx \
bx l
bx ."
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
bx +"
bx *"
bx )"
bx =
x9
bx 8
x:
bx ?
b10000 e
b10000 x
b10000 $"
b1100 Y
b1100 }
b1100 :"
b1 R
b10000 d
b10000 j
b10000 /"
b1100 _
b1100 w
b1100 6"
bx )
bx 1
bx `
bx u
bx ""
b10000 ^
b10000 v
b10000 z
b10000 ("
b10000 5"
1!
#160
0!
#165
0#
b10100 c
b10100 i
b10100 ~
b10100 1"
b10100 2"
1&
b100 X
b100 |
b100 @"
b10000 Y
b10000 }
b10000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b10100 Z
b10100 y
b10100 '"
b10100 ,"
b10100 4"
b0 R
bx g
bx m
bx 7"
bx 8"
bx d
bx j
bx /"
1!
#170
0!
#175
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b10100 e
b10100 x
b10100 $"
b10000 Y
b10000 }
b10000 :"
b1 R
b10100 d
b10100 j
b10100 /"
b10000 _
b10000 w
b10000 6"
b10100 ^
b10100 v
b10100 z
b10100 ("
b10100 5"
1!
#180
0!
#185
0#
b11000 c
b11000 i
b11000 ~
b11000 1"
b11000 2"
1&
b100 X
b100 |
b100 @"
b10100 Y
b10100 }
b10100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b11000 Z
b11000 y
b11000 '"
b11000 ,"
b11000 4"
b0 R
bx d
bx j
bx /"
1!
#190
0!
#195
x#
bx X
bx |
bx @"
0&
b101 ]
b101 r
b101 t
b101 %"
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b11000 e
b11000 x
b11000 $"
b10100 Y
b10100 }
b10100 :"
b1 R
b11000 d
b11000 j
b11000 /"
b10100 _
b10100 w
b10100 6"
b11000 ^
b11000 v
b11000 z
b11000 ("
b11000 5"
1!
#200
0!
#205
0#
b11100 c
b11100 i
b11100 ~
b11100 1"
b11100 2"
1&
b100 X
b100 |
b100 @"
b11000 Y
b11000 }
b11000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b11100 Z
b11100 y
b11100 '"
b11100 ,"
b11100 4"
b0 R
b101 b
b101 s
b101 0"
bx d
bx j
bx /"
1!
#210
0!
#215
b0 a
b0 #"
b0 <"
0#
b0 X
b0 |
b0 @"
0&
b0 [
b0 o
b0 -"
b0 \
b0 l
b0 ."
bx ]
bx r
bx t
bx %"
b11000 c
b11000 i
b11000 ~
b11000 1"
b11000 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b0 +"
b0 *"
b0 )"
b101 =
09
b0 8
0:
b101 ?
b11100 e
b11100 x
b11100 $"
b11000 Y
b11000 }
b11000 :"
b1 R
b11100 d
b11100 j
b11100 /"
b11000 _
b11000 w
b11000 6"
b101 )
b101 1
b101 `
b101 u
b101 ""
b11100 ^
b11100 v
b11100 z
b11100 ("
b11100 5"
1!
#220
0!
#225
b100000 c
b100000 i
b100000 ~
b100000 1"
b100000 2"
1&
b100 X
b100 |
b100 @"
b11100 Y
b11100 }
b11100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b100000 Z
b100000 y
b100000 '"
b100000 ,"
b100000 4"
b0 R
bx b
bx s
bx 0"
b0 g
b0 m
b0 7"
b0 8"
b0 f
b0 p
b0 &"
b0 ;"
b11000 d
b11000 j
b11000 /"
1!
#230
0!
#235
x#
bx a
bx #"
bx <"
bx X
bx |
bx @"
0&
bx [
bx o
bx -"
bx \
bx l
bx ."
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
bx +"
bx *"
bx )"
bx =
x9
bx 8
x:
bx ?
b100000 e
b100000 x
b100000 $"
b11100 Y
b11100 }
b11100 :"
b1 R
b100000 d
b100000 j
b100000 /"
b11100 _
b11100 w
b11100 6"
bx )
bx 1
bx `
bx u
bx ""
b100000 ^
b100000 v
b100000 z
b100000 ("
b100000 5"
1!
#240
0!
#245
0#
b100100 c
b100100 i
b100100 ~
b100100 1"
b100100 2"
1&
b100 X
b100 |
b100 @"
b100000 Y
b100000 }
b100000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b100100 Z
b100100 y
b100100 '"
b100100 ,"
b100100 4"
b0 R
bx g
bx m
bx 7"
bx 8"
bx f
bx p
bx &"
bx ;"
bx d
bx j
bx /"
1!
#250
0!
#255
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b100100 e
b100100 x
b100100 $"
b100000 Y
b100000 }
b100000 :"
b1 R
b100100 d
b100100 j
b100100 /"
b100000 _
b100000 w
b100000 6"
b100100 ^
b100100 v
b100100 z
b100100 ("
b100100 5"
1!
#260
0!
#265
0#
b101000 c
b101000 i
b101000 ~
b101000 1"
b101000 2"
1&
b100 X
b100 |
b100 @"
b100100 Y
b100100 }
b100100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b101000 Z
b101000 y
b101000 '"
b101000 ,"
b101000 4"
b0 R
bx d
bx j
bx /"
1!
#270
0!
#275
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b101000 e
b101000 x
b101000 $"
b100100 Y
b100100 }
b100100 :"
b1 R
b101000 d
b101000 j
b101000 /"
b100100 _
b100100 w
b100100 6"
b101000 ^
b101000 v
b101000 z
b101000 ("
b101000 5"
1!
#280
0!
#285
0#
b101100 c
b101100 i
b101100 ~
b101100 1"
b101100 2"
1&
b100 X
b100 |
b100 @"
b101000 Y
b101000 }
b101000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b101100 Z
b101100 y
b101100 '"
b101100 ,"
b101100 4"
b0 R
bx d
bx j
bx /"
1!
#290
0!
#295
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b101100 e
b101100 x
b101100 $"
b101000 Y
b101000 }
b101000 :"
b1 R
b101100 d
b101100 j
b101100 /"
b101000 _
b101000 w
b101000 6"
b101100 ^
b101100 v
b101100 z
b101100 ("
b101100 5"
1!
#300
0!
#305
0#
b110000 c
b110000 i
b110000 ~
b110000 1"
b110000 2"
1&
b100 X
b100 |
b100 @"
b101100 Y
b101100 }
b101100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b110000 Z
b110000 y
b110000 '"
b110000 ,"
b110000 4"
b0 R
bx d
bx j
bx /"
1!
#310
0!
#315
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b110000 e
b110000 x
b110000 $"
b101100 Y
b101100 }
b101100 :"
b1 R
b110000 d
b110000 j
b110000 /"
b101100 _
b101100 w
b101100 6"
b110000 ^
b110000 v
b110000 z
b110000 ("
b110000 5"
1!
#320
0!
#325
0#
b110100 c
b110100 i
b110100 ~
b110100 1"
b110100 2"
1&
b100 X
b100 |
b100 @"
b110000 Y
b110000 }
b110000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b110100 Z
b110100 y
b110100 '"
b110100 ,"
b110100 4"
b0 R
bx d
bx j
bx /"
1!
#330
0!
#335
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b110100 e
b110100 x
b110100 $"
b110000 Y
b110000 }
b110000 :"
b1 R
b110100 d
b110100 j
b110100 /"
b110000 _
b110000 w
b110000 6"
b110100 ^
b110100 v
b110100 z
b110100 ("
b110100 5"
1!
#340
0!
#345
0#
b111000 c
b111000 i
b111000 ~
b111000 1"
b111000 2"
1&
b100 X
b100 |
b100 @"
b110100 Y
b110100 }
b110100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b111000 Z
b111000 y
b111000 '"
b111000 ,"
b111000 4"
b0 R
bx d
bx j
bx /"
1!
#350
0!
#355
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b111000 e
b111000 x
b111000 $"
b110100 Y
b110100 }
b110100 :"
b1 R
b111000 d
b111000 j
b111000 /"
b110100 _
b110100 w
b110100 6"
b111000 ^
b111000 v
b111000 z
b111000 ("
b111000 5"
1!
#360
0!
#365
0#
b111100 c
b111100 i
b111100 ~
b111100 1"
b111100 2"
1&
b100 X
b100 |
b100 @"
b111000 Y
b111000 }
b111000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b111100 Z
b111100 y
b111100 '"
b111100 ,"
b111100 4"
b0 R
bx d
bx j
bx /"
1!
#370
0!
#375
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b111100 e
b111100 x
b111100 $"
b111000 Y
b111000 }
b111000 :"
b1 R
b111100 d
b111100 j
b111100 /"
b111000 _
b111000 w
b111000 6"
b111100 ^
b111100 v
b111100 z
b111100 ("
b111100 5"
1!
#380
0!
#385
0#
b1000000 c
b1000000 i
b1000000 ~
b1000000 1"
b1000000 2"
1&
b100 X
b100 |
b100 @"
b111100 Y
b111100 }
b111100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b1000000 Z
b1000000 y
b1000000 '"
b1000000 ,"
b1000000 4"
b0 R
bx d
bx j
bx /"
1!
#390
0!
#395
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1000000 e
b1000000 x
b1000000 $"
b111100 Y
b111100 }
b111100 :"
b1 R
b1000000 d
b1000000 j
b1000000 /"
b111100 _
b111100 w
b111100 6"
b1000000 ^
b1000000 v
b1000000 z
b1000000 ("
b1000000 5"
1!
#400
0!
#405
0#
b1000100 c
b1000100 i
b1000100 ~
b1000100 1"
b1000100 2"
1&
b100 X
b100 |
b100 @"
b1000000 Y
b1000000 }
b1000000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b1000100 Z
b1000100 y
b1000100 '"
b1000100 ,"
b1000100 4"
b0 R
bx d
bx j
bx /"
1!
#410
0!
#415
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1000100 e
b1000100 x
b1000100 $"
b1000000 Y
b1000000 }
b1000000 :"
b1 R
b1000100 d
b1000100 j
b1000100 /"
b1000000 _
b1000000 w
b1000000 6"
b1000100 ^
b1000100 v
b1000100 z
b1000100 ("
b1000100 5"
1!
#420
0!
#425
0#
b1001000 c
b1001000 i
b1001000 ~
b1001000 1"
b1001000 2"
1&
b100 X
b100 |
b100 @"
b1000100 Y
b1000100 }
b1000100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b1001000 Z
b1001000 y
b1001000 '"
b1001000 ,"
b1001000 4"
b0 R
bx d
bx j
bx /"
1!
#430
0!
#435
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1001000 e
b1001000 x
b1001000 $"
b1000100 Y
b1000100 }
b1000100 :"
b1 R
b1001000 d
b1001000 j
b1001000 /"
b1000100 _
b1000100 w
b1000100 6"
b1001000 ^
b1001000 v
b1001000 z
b1001000 ("
b1001000 5"
1!
#440
0!
#445
0#
b1001100 c
b1001100 i
b1001100 ~
b1001100 1"
b1001100 2"
1&
b100 X
b100 |
b100 @"
b1001000 Y
b1001000 }
b1001000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b1001100 Z
b1001100 y
b1001100 '"
b1001100 ,"
b1001100 4"
b0 R
bx d
bx j
bx /"
1!
#450
0!
#455
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1001100 e
b1001100 x
b1001100 $"
b1001000 Y
b1001000 }
b1001000 :"
b1 R
b1001100 d
b1001100 j
b1001100 /"
b1001000 _
b1001000 w
b1001000 6"
b1001100 ^
b1001100 v
b1001100 z
b1001100 ("
b1001100 5"
1!
#460
0!
#465
0#
b1010000 c
b1010000 i
b1010000 ~
b1010000 1"
b1010000 2"
1&
b100 X
b100 |
b100 @"
b1001100 Y
b1001100 }
b1001100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b1010000 Z
b1010000 y
b1010000 '"
b1010000 ,"
b1010000 4"
b0 R
bx d
bx j
bx /"
1!
#470
0!
#475
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1010000 e
b1010000 x
b1010000 $"
b1001100 Y
b1001100 }
b1001100 :"
b1 R
b1010000 d
b1010000 j
b1010000 /"
b1001100 _
b1001100 w
b1001100 6"
b1010000 ^
b1010000 v
b1010000 z
b1010000 ("
b1010000 5"
1!
#480
0!
#485
0#
b1010100 c
b1010100 i
b1010100 ~
b1010100 1"
b1010100 2"
1&
b100 X
b100 |
b100 @"
b1010000 Y
b1010000 }
b1010000 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b1010100 Z
b1010100 y
b1010100 '"
b1010100 ,"
b1010100 4"
b0 R
bx d
bx j
bx /"
1!
#490
0!
#495
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1010100 e
b1010100 x
b1010100 $"
b1010000 Y
b1010000 }
b1010000 :"
b1 R
b1010100 d
b1010100 j
b1010100 /"
b1010000 _
b1010000 w
b1010000 6"
b1010100 ^
b1010100 v
b1010100 z
b1010100 ("
b1010100 5"
1!
#500
0!
#505
0#
b1011000 c
b1011000 i
b1011000 ~
b1011000 1"
b1011000 2"
1&
b100 X
b100 |
b100 @"
b1010100 Y
b1010100 }
b1010100 :"
b1 P
b10 %
b10 /
b10 Q
b10 W
b10 3"
10
1(
b10 +
b10 4
b10 O
b10 U
b10 ?"
b0 ,
b0 5
b0 N
b0 T
b0 9"
b1011000 Z
b1011000 y
b1011000 '"
b1011000 ,"
b1011000 4"
b0 R
bx d
bx j
bx /"
1!
#510
0!
#515
x#
bx X
bx |
bx @"
0&
bx c
bx i
bx ~
bx 1"
bx 2"
b0 P
b1 ,
b1 5
b1 N
b1 T
b1 9"
b0 %
b0 /
b0 Q
b0 W
b0 3"
b1 +
b1 4
b1 O
b1 U
b1 ?"
0(
00
b1011000 e
b1011000 x
b1011000 $"
b1010100 Y
b1010100 }
b1010100 :"
b1 R
b1011000 d
b1011000 j
b1011000 /"
b1010100 _
b1010100 w
b1010100 6"
b1011000 ^
b1011000 v
b1011000 z
b1011000 ("
b1011000 5"
1!
#520
0!
