#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 13 13:02:11 2021
# Process ID: 11620
# Current directory: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1
# Command line: vivado.exe -log test_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_top.tcl
# Log file: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/test_top.vds
# Journal file: C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_top.tcl -notrace
Command: synth_design -top test_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 874.086 ; gain = 234.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_top' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/test_top.vhd:16]
INFO: [Synth 8-3491] module 'grlib_tester' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:14' bound to instance 'tester' of component 'grlib_tester' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/test_top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'grlib_tester' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:38]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'reset_gen' of component 'rstgen' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:105]
INFO: [Synth 8-638] synthesizing module 'rstgen' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:50]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (1#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/rstgen.vhd:50]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 0 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 1 - type: integer 
	Parameter nahbs bound to: 1 - type: integer 
	Parameter ioen bound to: 0 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb_ctrl' of component 'ahbctrl' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:92]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 0 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 1 - type: integer 
	Parameter nahbs bound to: 1 - type: integer 
	Parameter ioen bound to: 0 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hmaster] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hmasterd] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hslave] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[defmst] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[ldefmst] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[lsplmst] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
WARNING: [Synth 8-3848] Net msti[endian] in module/entity ahbctrl does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:80]
WARNING: [Synth 8-3848] Net vslvi[endian] in module/entity ahbctrl does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (2#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:92]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'ahbuart' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd:38' bound to instance 'dbg_uart' of component 'ahbuart' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:135]
INFO: [Synth 8-638] synthesizing module 'ahbuart' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbmst' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ahbmst' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (3#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbmst.vhd:55]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'dcom_uart' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom_uart.vhd:42' bound to instance 'dcom_uart0' of component 'dcom_uart' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd:71]
INFO: [Synth 8-638] synthesizing module 'dcom_uart' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom_uart.vhd:60]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom_uart.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'dcom_uart' (4#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom_uart.vhd:60]
INFO: [Synth 8-3491] module 'dcom' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom.vhd:38' bound to instance 'dcom0' of component 'dcom' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd:74]
INFO: [Synth 8-638] synthesizing module 'dcom' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element r_reg[hresp] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dcom' (5#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ahbuart' (6#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/ahbuart.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrl' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrl.vhd:35' bound to instance 'apb_ctrl' of component 'apbctrl' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:154]
INFO: [Synth 8-638] synthesizing module 'apbctrl' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrl.vhd:60]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 0 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 3840 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrlx' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrlx.vhd:39' bound to instance 'apbx' of component 'apbctrlx' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrl.vhd:74]
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrlx.vhd:71]
	Parameter hindex0 bound to: 0 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 3840 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[p][0][hmaster] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrlx.vhd:353]
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (7#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrlx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (8#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/apbctrl.vhd:60]
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 10 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'grgpio' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:41' bound to instance 'gpio' of component 'grgpio' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:170]
INFO: [Synth 8-638] synthesizing module 'grgpio' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 10 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[imask] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[level] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[edge] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[ilat] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[bypass] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][9] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][8] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][7] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][6] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][5] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][4] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][3] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][2] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][1] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[irqmap][0] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[iflag] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[inpen] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pulse] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:446]
INFO: [Synth 8-256] done synthesizing module 'grgpio' (9#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'spictrl' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrl.vhd:43' bound to instance 'spi' of component 'spictrl' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:186]
INFO: [Synth 8-638] synthesizing module 'spictrl' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrl.vhd:93]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
	Parameter rev bound to: 6 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'spictrlx' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:44' bound to instance 'rtlc' of component 'spictrlx' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrl.vhd:180]
INFO: [Synth 8-638] synthesizing module 'spictrlx' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:116]
	Parameter rev bound to: 6 - type: integer 
	Parameter fdepth bound to: 1 - type: integer 
	Parameter slvselen bound to: 0 - type: integer 
	Parameter slvselsz bound to: 1 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter odmode bound to: 0 - type: integer 
	Parameter automode bound to: 0 - type: integer 
	Parameter acntbits bound to: 32 - type: integer 
	Parameter aslvsel bound to: 0 - type: integer 
	Parameter twen bound to: 1 - type: integer 
	Parameter maxwlen bound to: 0 - type: integer 
	Parameter syncram bound to: 1 - type: integer 
	Parameter memtech bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter automask0 bound to: 0 - type: integer 
	Parameter automask1 bound to: 0 - type: integer 
	Parameter automask2 bound to: 0 - type: integer 
	Parameter automask3 bound to: 0 - type: integer 
	Parameter ignore bound to: 0 - type: integer 
	Parameter prot bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'rxfifo' of component 'syncram_2p' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2242]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/syncram_2p.vhd:178]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/memrwcol.vhd:65]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r1_reg[mux] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/memrwcol.vhd:172]
WARNING: [Synth 8-6014] Unused sequential element r2_reg[mux] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/memrwcol.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (10#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/memrwcol.vhd:65]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram_2p' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/inferred/memory_inferred.vhd:137' bound to instance 'x0' of component 'generic_syncram_2p' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/syncram_2p.vhd:236]
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/inferred/memory_inferred.vhd:157]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (11#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/inferred/memory_inferred.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (12#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'txfifo' of component 'syncram_2p' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2259]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[aslvsel] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[txfifo][0] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[rxfifo][0] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[cgcntblock] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[aselcnt] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[cgasel] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][seq] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][strict] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][ovtb] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][ovdb] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][act] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][eact] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][erpt] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][lock] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cfg][ecgc] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][per] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][active] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][lock] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][cnt] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][skipdata] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][rxfull] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][rxfifo][0] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][txfifo][0] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][rfreecnt] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][mask] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][mask_shdw] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][unread] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][at] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][rxread] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][txwrite] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][txread] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][apbaddr] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[am][rxsel] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spii][1][io2] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spii][1][io3] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spii][0][io2] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spii][0][io3] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spiolb][miso] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spiolb][io2] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spiolb][io3] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[astart] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[cstart] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[txdupd2] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[twdir2] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spiolb][mosi]' into 'syncrregs.r_reg[spio][mosi]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[spiolb][mosi] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-256] done synthesizing module 'spictrlx' (13#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'spictrl' (14#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrl.vhd:93]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'apbuart' declared at 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:43' bound to instance 'uart' of component 'apbuart' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:201]
INFO: [Synth 8-638] synthesizing module 'apbuart' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:64]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[rfifoirqen] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element r_reg[tfifoirqen] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element r_reg[twaddr] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rraddr] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element r_reg[traddr] was removed.  [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:563]
INFO: [Synth 8-256] done synthesizing module 'apbuart' (15#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/apbuart.vhd:64]
WARNING: [Synth 8-3848] Net sSPIi[miso] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:73]
WARNING: [Synth 8-3848] Net sSPIi[astart] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:73]
WARNING: [Synth 8-3848] Net sSPIi[cstart] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:73]
WARNING: [Synth 8-3848] Net sSPIi[ignore] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:73]
WARNING: [Synth 8-3848] Net sSPIi[io2] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:73]
WARNING: [Synth 8-3848] Net sSPIi[io3] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:73]
WARNING: [Synth 8-3848] Net sUART_dbg_i[ctsn] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:79]
WARNING: [Synth 8-3848] Net sUART_dbg_i[extclk] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:79]
WARNING: [Synth 8-3848] Net sGPIOi[sig_in] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:82]
WARNING: [Synth 8-3848] Net sGPIOi[sig_en] in module/entity grlib_tester does not have driver. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'grlib_tester' (16#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib_tester.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'test_top' (17#1) [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/sources_1/new/test_top.vhd:16]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][0]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][2]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][3]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][4]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][5]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][6]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][7]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][8]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][9]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][10]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][11]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][12]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][13]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][14]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[psel][15]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][31]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][30]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][29]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][28]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][27]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][26]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][25]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][24]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][23]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][22]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][21]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][20]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][19]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][18]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][17]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][16]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][15]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][14]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][13]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][12]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][11]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][10]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][9]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][8]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][1]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[paddr][0]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][31]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][30]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][29]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][28]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][27]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][26]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][25]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][24]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][23]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][22]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][21]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][20]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][19]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][18]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][17]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pwdata][16]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][31]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][30]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][29]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][28]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][27]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][26]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][25]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][24]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][23]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][22]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][21]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][20]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][19]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][18]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][17]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][16]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][15]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][14]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][13]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][12]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][11]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][10]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][9]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][8]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][7]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][6]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][5]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][4]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][3]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][2]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][1]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[pirq][0]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[testen]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[testrst]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[scanen]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[testoen]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[testin][3]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[testin][2]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[testin][1]
WARNING: [Synth 8-3331] design apbuart has unconnected port apbi[testin][0]
WARNING: [Synth 8-3331] design generic_syncram_2p has unconnected port rclk
WARNING: [Synth 8-3331] design generic_syncram_2p has unconnected port rden
WARNING: [Synth 8-3331] design syncram_2p has unconnected port testin[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 978.652 ; gain = 339.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 985.848 ; gain = 346.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 985.848 ; gain = 346.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 996.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc]
Finished Parsing XDC File [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.srcs/constrs_1/new/Constraints2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1116.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1116.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[haddr]' and it is trimmed from '14' to '9' bits. [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/grlib/amba/ahbctrl.vhd:723]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/uart/dcom_uart.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'dcom_uart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'dcom'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx'
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[mode][asel]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[mode][od]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[mode][tac]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[event][at]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[mask][at]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spio][miso]' into 'syncrregs.r_reg[spio][mosi]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spio][astart]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spio][aready]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spio][io2]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spio][io2oen]' into 'syncrregs.r_reg[slvsel][0:0]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spio][io3]' into 'syncrregs.r_reg[mode][amen]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[spio][io3oen]' into 'syncrregs.r_reg[slvsel][0:0]' [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:2329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/grlib-main/lib/gaisler/spi/spictrlx.vhd:1441]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[txstate]' in module 'apbuart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               01
                    data |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'dcom_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   addr1 |                              001 |                              001
                  write1 |                              010 |                              100
                  write2 |                              011 |                              101
                   read1 |                              100 |                              010
                   read2 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'dcom'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'sequential' in module 'apbctrlx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                 cparity |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[txstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                 cparity |                              011 |                              011
                 stopbit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 16    
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 134   
+---RAMs : 
	               64 Bit         RAMs := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 41    
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 12    
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	  25 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 358   
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 21    
	  25 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rstgen 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ahbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
Module ahbmst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module dcom_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 12    
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 22    
Module dcom 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module apbctrlx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module grgpio 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  25 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module memrwcol 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module generic_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module spictrlx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 200   
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module apbuart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 69    
	   6 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][mosi]' (FD) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][spisel]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /spi/\ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][miso] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/uart/r_reg[rxf][0]' (FD) to 'test_GRLIB.tester/uart/r_reg[ctsn][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][1][mosi]' (FD) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][1][spisel]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][1][miso]' (FD) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][miso]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/uart/r_reg[rxf][1]' (FD) to 'test_GRLIB.tester/uart/r_reg[ctsn][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /uart/\r_reg[extclk] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][2]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][4]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][5]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][6]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][sck]' (FD) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][spisel]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /spi/\ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][spisel] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /uart/\r_reg[ctsn][0] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][7]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][8]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][3]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][2]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din2][3]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][4]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din2][3]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[mode][aseldel][0]' (FDR) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[mode][amen]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][5]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din2][3]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[mode][aseldel][1]' (FDR) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[mode][amen]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][6]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din2][3]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][1]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][1][sck]' (FD) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][spisel]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][1][spisel]' (FD) to 'test_GRLIB.tester/spi/ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][spisel]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /uart/\r_reg[rwaddr][0] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/uart/r_reg[ctsn][1]' (FD) to 'test_GRLIB.tester/uart/r_reg[ctsn][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din1][0]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][7]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din2][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][8]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din2][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][3]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din2][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][2]' (FDS) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][7]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][2]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][4]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][4]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][5]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][6]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][6]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /gpio/\r_reg[din1][9] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][1]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /spi/\ctrl_rtl.rtlc/syncrregs.r_reg[mode][amen] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][23]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][23]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][22]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][22]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][21]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][21]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][20]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][20]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][19]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][19]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][18]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][18]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /uart/\r_reg[tcnt][1] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][0]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][7]' (FDS) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][7]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][8]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][8]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][10]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][10]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][11]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][11]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][12]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][13]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][13]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][14]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][13]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][14]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][14]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][24]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][15]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][31]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][15]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][16]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][16]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][17]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][17]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][3]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][3]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/gpio/r_reg[din2][9]' (FD) to 'test_GRLIB.tester/gpio/r_reg[din1][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][1]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][31]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][1]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][31]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][30]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][29]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][30]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][29]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][28]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][29]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][28]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][27]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][28]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][27]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][26]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][27]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][26]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][25]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][26]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][25]' (FDR) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatas][9]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][25]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]'
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][0]' (FD) to 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[hrdatam][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /ahb_ctrl/\syncrregs.r_reg[hrdatas][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /ahb_ctrl/\syncrregs.r_reg[hrdatam][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /dbg_uart/\ahbmst0/r_reg[grant] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/apb_ctrl/apbx/syncrregs.r_reg[p][0][hresp][0]' (FDR) to 'test_GRLIB.tester/apb_ctrl/apbx/syncrregs.r_reg[p][0][hresp][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /\apb_ctrl/apbx /\syncrregs.r_reg[p][0][hresp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /ahb_ctrl/\syncrregs.r_reg[htrans][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /spi/\ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][miso] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /spi/\ctrl_rtl.rtlc/syncrregs.r_reg[spii][0][spisel] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /uart/\r_reg[ctsn][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_GRLIB.tester /gpio/\r_reg[din1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /uart/\r_reg[rxf][2] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/uart/r_reg[rxf][2]' (FDE) to 'test_GRLIB.tester/uart/r_reg[rxf][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /uart/\r_reg[rxf][3] )
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/uart/r_reg[rxf][4]' (FDE) to 'test_GRLIB.tester/uart/r_reg[rxf][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_GRLIB.tester /uart/\r_reg[rxf][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------+---------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object                                                    | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+---------------------------------------------------------------+-----------+----------------------+-------------+
|\test_GRLIB.tester /spi | ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
|\test_GRLIB.tester /spi | ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.txfifo/inf.x0/rfd_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
+------------------------+---------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------------------+---------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name             | RTL Object                                                    | Inference | Size (Depth x Width) | Primitives  | 
+------------------------+---------------------------------------------------------------+-----------+----------------------+-------------+
|\test_GRLIB.tester /spi | ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.rxfifo/inf.x0/rfd_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
|\test_GRLIB.tester /spi | ctrl_rtl.rtlc/fiforams.fifoloop[0].noft.txfifo/inf.x0/rfd_reg | Implied   | 2 x 32               | RAM32M x 6	 | 
+------------------------+---------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'test_GRLIB.tester/ahb_ctrl/syncrregs.r_reg[htrans][1]' (FDRE) to 'test_GRLIB.tester/dbg_uart/ahbmst0/r_reg[active]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    23|
|4     |LUT2   |    81|
|5     |LUT3   |   119|
|6     |LUT4   |   161|
|7     |LUT5   |   171|
|8     |LUT6   |   440|
|9     |RAM32M |    12|
|10    |FDCE   |    20|
|11    |FDRE   |   678|
|12    |FDSE   |    67|
|13    |IBUF   |     2|
|14    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+---------------------+------+
|      |Instance                                   |Module               |Cells |
+------+-------------------------------------------+---------------------+------+
|1     |top                                        |                     |  1805|
|2     |  \test_GRLIB.tester                       |grlib_tester         |  1800|
|3     |    ahb_ctrl                               |ahbctrl              |    36|
|4     |    apb_ctrl                               |apbctrl              |   320|
|5     |      apbx                                 |apbctrlx             |   318|
|6     |    dbg_uart                               |ahbuart              |   478|
|7     |      ahbmst0                              |ahbmst               |     2|
|8     |      dcom0                                |dcom                 |   190|
|9     |      dcom_uart0                           |dcom_uart            |   286|
|10    |    gpio                                   |grgpio               |    20|
|11    |    reset_gen                              |rstgen               |    23|
|12    |    spi                                    |spictrl              |   709|
|13    |      \ctrl_rtl.rtlc                       |spictrlx             |   709|
|14    |        \fiforams.fifoloop[0].noft.rxfifo  |syncram_2p           |   123|
|15    |          \inf.x0                          |generic_syncram_2p_1 |    38|
|16    |          rwcol0                           |memrwcol_2           |    85|
|17    |        \fiforams.fifoloop[0].noft.txfifo  |syncram_2p_0         |   170|
|18    |          \inf.x0                          |generic_syncram_2p   |    71|
|19    |          rwcol0                           |memrwcol             |    99|
|20    |    uart                                   |apbuart              |   214|
+------+-------------------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11572 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1116.500 ; gain = 346.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.500 ; gain = 477.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1116.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1116.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 195 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1116.500 ; gain = 776.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1116.500 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bklolo/Desktop/Senior_Proj/FPGA/Vivado_Project/FPGA_Project/FPGA_Project.runs/synth_1/test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_top_utilization_synth.rpt -pb test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 13 13:02:58 2021...
