Release 14.1 Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica3/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica3/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica3/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica3/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica3/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica3/implementation/system_plb_v46_0_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica3/implementation/system_bram_block_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica3/implementation/system_xps_bram_if_cntlr_0_wrap
per.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica3/implementation/system_xps_uartlite_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica3/implementation/system_coprocesador_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  22 sec
Total CPU time to NGDBUILD completion:   21 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal switches<0> connected to top level port switches<0>
   has been removed.
WARNING:MapLib:701 - Signal switches<1> connected to top level port switches<1>
   has been removed.
WARNING:MapLib:701 - Signal switches<2> connected to top level port switches<2>
   has been removed.
WARNING:LIT:175 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol "physical_group_switches_3_BUFGP/switches_3_BUFGP/BUFG" (output
   signal=switches_3_BUFGP) has a mix of clock and non-clock loads. Some of the
   non-clock loads are (maximum of 5 listed):
   Pin I0 of coprocesador_0/coprocesador_0/USER_LOGIC_I/leds<0>1
   Pin I0 of coprocesador_0/coprocesador_0/USER_LOGIC_I/leds<1>1
   Pin I0 of coprocesador_0/coprocesador_0/USER_LOGIC_I/leds<2>1
   Pin I0 of coprocesador_0/coprocesador_0/USER_LOGIC_I/leds<3>1
   Pin I0 of coprocesador_0/coprocesador_0/USER_LOGIC_I/leds<4>1
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 7 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:124a9fac) REAL time: 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:124a9fac) REAL time: 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:124a9fac) REAL time: 9 secs 

Phase 4.2  Initial Clock and IO Placement

.......................
ERROR:Place:1018 - A clock IOB / clock component pair have been found that are
   not placed at an optimal clock IOB / clock site pair. The clock component
   <switches_3_BUFGP/BUFG> is placed at site <BUFGMUX7>. The IO component
   <switches<3>> is placed at site <H3>.  This will not allow the use of the
   fast path between the IO and the Clock buffer. If this sub optimal condition
   is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE
   constraint in the .ucf file to demote this message to a WARNING and allow
   your design to continue. However, the use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design. A list of all the
   COMP.PINs used in this clock placement rule is listed below. These examples
   can be used directly in the .ucf file to override this clock rule.
   < NET "switches<3>" CLOCK_DEDICATED_ROUTE = FALSE; >

Phase 4.2  Initial Clock and IO Placement (Checksum:391fea0e) REAL time: 10 secs 

Total REAL time to Placer completion: 10 secs 
Total CPU  time to Placer completion: 9 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   4
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
