
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.33

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v data_out[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         data_out[0] (net)
                  0.01    0.00    0.08 v _0832_/A2 (NAND3_X1)
     1    1.66    0.01    0.02    0.10 ^ _0832_/ZN (NAND3_X1)
                                         _0265_ (net)
                  0.01    0.00    0.10 ^ _0833_/A2 (NAND2_X1)
     1    1.06    0.01    0.01    0.11 v _0833_/ZN (NAND2_X1)
                                         _0008_ (net)
                  0.01    0.00    0.11 v data_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: wr_en (input port clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.70    0.00    0.00    0.20 ^ wr_en (in)
                                         wr_en (net)
                  0.00    0.00    0.20 ^ _0585_/A (INV_X1)
     1    5.77    0.01    0.01    0.21 v _0585_/ZN (INV_X1)
                                         _0155_ (net)
                  0.01    0.00    0.21 v _0586_/A (AOI21_X4)
     7   11.93    0.03    0.05    0.25 ^ _0586_/ZN (AOI21_X4)
                                         _0156_ (net)
                  0.03    0.00    0.25 ^ _0587_/A (BUF_X4)
    10   25.84    0.02    0.04    0.29 ^ _0587_/Z (BUF_X4)
                                         _0557_ (net)
                  0.02    0.00    0.29 ^ _0996_/A (HA_X1)
     3    6.18    0.02    0.04    0.34 ^ _0996_/CO (HA_X1)
                                         _0554_ (net)
                  0.02    0.00    0.34 ^ _0594_/A (INV_X1)
     5   14.78    0.02    0.03    0.37 v _0594_/ZN (INV_X1)
                                         _0572_ (net)
                  0.02    0.00    0.37 v _1002_/B (HA_X1)
     1    0.89    0.01    0.06    0.42 v _1002_/S (HA_X1)
                                         _0574_ (net)
                  0.01    0.00    0.42 v _0788_/A2 (AND2_X1)
     1    1.57    0.01    0.03    0.45 v _0788_/ZN (AND2_X1)
                                         _0223_ (net)
                  0.01    0.00    0.45 v _0789_/B1 (AOI221_X1)
     1    2.36    0.05    0.07    0.53 ^ _0789_/ZN (AOI221_X1)
                                         _0224_ (net)
                  0.05    0.00    0.53 ^ _0790_/B (XOR2_X1)
     1    0.95    0.02    0.05    0.58 ^ _0790_/Z (XOR2_X1)
                                         _0225_ (net)
                  0.02    0.00    0.58 ^ _0792_/A (MUX2_X1)
     1    1.65    0.01    0.04    0.62 ^ _0792_/Z (MUX2_X1)
                                         _0227_ (net)
                  0.01    0.00    0.62 ^ _0793_/A2 (NOR2_X1)
     1    1.06    0.01    0.01    0.62 v _0793_/ZN (NOR2_X1)
                                         _0006_ (net)
                  0.01    0.00    0.62 v count[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.62   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_en (input port clocked by core_clock)
Endpoint: count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.70    0.00    0.00    0.20 ^ wr_en (in)
                                         wr_en (net)
                  0.00    0.00    0.20 ^ _0585_/A (INV_X1)
     1    5.77    0.01    0.01    0.21 v _0585_/ZN (INV_X1)
                                         _0155_ (net)
                  0.01    0.00    0.21 v _0586_/A (AOI21_X4)
     7   11.93    0.03    0.05    0.25 ^ _0586_/ZN (AOI21_X4)
                                         _0156_ (net)
                  0.03    0.00    0.25 ^ _0587_/A (BUF_X4)
    10   25.84    0.02    0.04    0.29 ^ _0587_/Z (BUF_X4)
                                         _0557_ (net)
                  0.02    0.00    0.29 ^ _0996_/A (HA_X1)
     3    6.18    0.02    0.04    0.34 ^ _0996_/CO (HA_X1)
                                         _0554_ (net)
                  0.02    0.00    0.34 ^ _0594_/A (INV_X1)
     5   14.78    0.02    0.03    0.37 v _0594_/ZN (INV_X1)
                                         _0572_ (net)
                  0.02    0.00    0.37 v _1002_/B (HA_X1)
     1    0.89    0.01    0.06    0.42 v _1002_/S (HA_X1)
                                         _0574_ (net)
                  0.01    0.00    0.42 v _0788_/A2 (AND2_X1)
     1    1.57    0.01    0.03    0.45 v _0788_/ZN (AND2_X1)
                                         _0223_ (net)
                  0.01    0.00    0.45 v _0789_/B1 (AOI221_X1)
     1    2.36    0.05    0.07    0.53 ^ _0789_/ZN (AOI221_X1)
                                         _0224_ (net)
                  0.05    0.00    0.53 ^ _0790_/B (XOR2_X1)
     1    0.95    0.02    0.05    0.58 ^ _0790_/Z (XOR2_X1)
                                         _0225_ (net)
                  0.02    0.00    0.58 ^ _0792_/A (MUX2_X1)
     1    1.65    0.01    0.04    0.62 ^ _0792_/Z (MUX2_X1)
                                         _0227_ (net)
                  0.01    0.00    0.62 ^ _0793_/A2 (NOR2_X1)
     1    1.06    0.01    0.01    0.62 v _0793_/ZN (NOR2_X1)
                                         _0006_ (net)
                  0.01    0.00    0.62 v count[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.62   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ count[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.44e-03   1.08e-04   1.15e-05   1.56e-03  56.7%
Combinational          7.88e-04   3.88e-04   1.54e-05   1.19e-03  43.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.23e-03   4.95e-04   2.69e-05   2.75e-03 100.0%
                          81.0%      18.0%       1.0%
