<profile>

<section name = "Vivado HLS Report for 'conv'" level="0">
<item name = "Date">Mon Apr  6 16:46:39 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">HLS_Convolution</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.625 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2076847, 2088027, 20.768 ms, 20.880 ms, 2076842, 2088026, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Filter2D_U0">Filter2D, 145, 2088025, 1.450 us, 20.880 ms, 145, 2088025, none</column>
<column name="AXIM2Mat_U0">AXIM2Mat, 1, 2076841, 10.000 ns, 20.768 ms, 1, 2076841, none</column>
<column name="Mat2AXIM_U0">Mat2AXIM, 2076841, 2076841, 20.768 ms, 20.768 ms, 2076841, 2076841, none</column>
<column name="Block_proc_U0">Block_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">0, -, 30, 136, -</column>
<column name="Instance">3, -, 868, 1938, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="AXIM2Mat_U0">AXIM2Mat, 0, 0, 184, 305, 0</column>
<column name="Block_proc_U0">Block_proc, 0, 0, 2, 29, 0</column>
<column name="Filter2D_U0">Filter2D, 3, 0, 604, 1406, 0</column>
<column name="Mat2AXIM_U0">Mat2AXIM, 0, 0, 78, 198, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="dst_data_stream_0_V_U">0, 5, 0, -, 2, 8, 16</column>
<column name="src_cols_V_c9_U">0, 5, 0, -, 2, 12, 24</column>
<column name="src_cols_V_c_U">0, 5, 0, -, 2, 12, 24</column>
<column name="src_data_stream_0_V_U">0, 5, 0, -, 2, 8, 16</column>
<column name="src_rows_V_c8_U">0, 5, 0, -, 2, 12, 24</column>
<column name="src_rows_V_c_U">0, 5, 0, -, 2, 12, 24</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="AXIM2Mat_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Block_proc_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="AXIM2Mat_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_AXIM2Mat_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXIM2Mat_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Block_proc_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_AXIM2Mat_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_proc_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXIM2Mat_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Block_proc_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_AXIM2Mat_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="image_in_address0">out, 21, ap_memory, image_in, array</column>
<column name="image_in_ce0">out, 1, ap_memory, image_in, array</column>
<column name="image_in_d0">out, 8, ap_memory, image_in, array</column>
<column name="image_in_q0">in, 8, ap_memory, image_in, array</column>
<column name="image_in_we0">out, 1, ap_memory, image_in, array</column>
<column name="image_in_address1">out, 21, ap_memory, image_in, array</column>
<column name="image_in_ce1">out, 1, ap_memory, image_in, array</column>
<column name="image_in_d1">out, 8, ap_memory, image_in, array</column>
<column name="image_in_q1">in, 8, ap_memory, image_in, array</column>
<column name="image_in_we1">out, 1, ap_memory, image_in, array</column>
<column name="image_out_address0">out, 21, ap_memory, image_out, array</column>
<column name="image_out_ce0">out, 1, ap_memory, image_out, array</column>
<column name="image_out_d0">out, 8, ap_memory, image_out, array</column>
<column name="image_out_q0">in, 8, ap_memory, image_out, array</column>
<column name="image_out_we0">out, 1, ap_memory, image_out, array</column>
<column name="image_out_address1">out, 21, ap_memory, image_out, array</column>
<column name="image_out_ce1">out, 1, ap_memory, image_out, array</column>
<column name="image_out_d1">out, 8, ap_memory, image_out, array</column>
<column name="image_out_q1">in, 8, ap_memory, image_out, array</column>
<column name="image_out_we1">out, 1, ap_memory, image_out, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv, return value</column>
</table>
</item>
</section>
</profile>
