# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: sraiw
long_name: Shift right arithmetic immediate word
description: |
  Arithmetic shift (the original sign bit is copied into the vacated upper bits) the
  32-bit value in xs1 right by shamt, and store the sign-extended result in xd.
definedBy: I
base: 64
assembly: xd, xs1, shamt
encoding:
  match: 0100000----------101-----0011011
  variables:
    - name: shamt
      location: 24-20
    - name: xs1
      location: 19-15
    - name: xd
      location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
data_independent_timing: true
operation(): |
  # shamt is between 0-32
  XReg operand = sext(X[xs1], 31);
  X[xd] = sext(operand >>> shamt, 31);

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let xs1_val = (X(xs1))[31..0];
    let result : bits(32) = match op {
      RISCV_SLLIW => xs1_val << shamt,
      RISCV_SRLIW => xs1_val >> shamt,
      RISCV_SRAIW => shift_right_arith32(xs1_val, shamt)
    };
    X(xd) = sign_extend(result);
    RETIRE_SUCCESS
  }

# SPDX-SnippetEnd

normative_rules:
  - name: sraiw_enc
  - name: sraiw_op
  - name: sraiw_imm5_rsv
