# compile vhdl design source files
vhdl xil_defaultlib  "../../../labb5.srcs/sim_1/imports/tb/berakningsenhet_tb.vhd"

# Do not sort compile order
nosort
