INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'WAVE_FIFO'...
WARNING:sim - A core named 'WAVE_FIFO' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'WAVE_FIFO'...
Delivering associated files for 'WAVE_FIFO'...
Delivering EJava files for 'WAVE_FIFO'...
Generating implementation netlist for 'WAVE_FIFO'...
INFO:sim - Pre-processing HDL files for 'WAVE_FIFO'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'WAVE_FIFO'
Running ngcbuild...
Writing VHO instantiation template for 'WAVE_FIFO'...
Writing VHDL behavioral simulation model for 'WAVE_FIFO'...
WARNING:sim - Overwriting existing file
   C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
   RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO/doc/fifo_gene
   rator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO
Delivered 1 file into directory
C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'WAVE_FIFO'...
Generating metadata file...
Regenerating ISE project file for 'WAVE_FIFO'...
Generating ISE project...
XCO file found: WAVE_FIFO.xco
XMDF file found: WAVE_FIFO_xmdf.tcl
Adding C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.asy -view all
-origin_type imported
Adding C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.ngc -view all
-origin_type created
Checking file "C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.ngc" for project
device match ...
File "C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.ngc" device
information matches project device.
Adding C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.sym -view all
-origin_type imported
Adding C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
   RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Kevin/Desktop/projects/BMD_RevB/Firmware/Fermi Scrod
RJ45/SCROD_A5_RJ45/ipcore_dir/WAVE_FIFO_w32r8/tmp/_cg/WAVE_FIFO.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/WAVE_FIFO"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'WAVE_FIFO'.
