Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Jul 11 13:52:44 2025
| Host              : call-me-utka running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file led_blink_block_design_wrapper_timing_summary_routed.rpt -pb led_blink_block_design_wrapper_timing_summary_routed.pb -rpx led_blink_block_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : led_blink_block_design_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.962        0.000                      0                   28        0.055        0.000                      0                   28        3.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.962        0.000                      0                   28        0.055        0.000                      0                   28        3.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.962ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.395ns (47.136%)  route 0.443ns (52.864%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.576ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.493 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.521    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X15Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.625 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.032     2.657    led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1_n_12
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.394    11.561    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/C
                         clock pessimism              0.207    11.768    
                         clock uncertainty           -0.176    11.592    
    SLICE_X15Y141        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.619    led_blink_block_design_i/led_blink_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                  8.962    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.388ns (46.747%)  route 0.442ns (53.253%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.576ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.493 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.521    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X15Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.618 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.031     2.649    led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1_n_14
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.394    11.561    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/C
                         clock pessimism              0.207    11.768    
                         clock uncertainty           -0.176    11.592    
    SLICE_X15Y141        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.619    led_blink_block_design_i/led_blink_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  8.970    

Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.377ns (45.976%)  route 0.443ns (54.024%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.576ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.493 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.521    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X15Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.607 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.032     2.639    led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1_n_13
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.394    11.561    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/C
                         clock pessimism              0.207    11.768    
                         clock uncertainty           -0.176    11.592    
    SLICE_X15Y141        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    11.619    led_blink_block_design_i/led_blink_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             8.982ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.414ns (50.000%)  route 0.414ns (50.000%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.576ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.616 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     2.647    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_8
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.404    11.571    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/C
                         clock pessimism              0.206    11.778    
                         clock uncertainty           -0.176    11.602    
    SLICE_X15Y140        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.629    led_blink_block_design_i/led_blink_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -2.647    
  -------------------------------------------------------------------
                         slack                                  8.982    

Slack (MET) :             8.983ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.413ns (49.940%)  route 0.414ns (50.060%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.576ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.615 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     2.646    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_10
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.404    11.571    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[21]/C
                         clock pessimism              0.206    11.778    
                         clock uncertainty           -0.176    11.602    
    SLICE_X15Y140        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.629    led_blink_block_design_i/led_blink_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  8.983    

Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.363ns (45.149%)  route 0.441ns (54.851%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.576ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.493 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.521    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_0
    SLICE_X15Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.593 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.030     2.623    led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1_n_15
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.394    11.561    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[24]/C
                         clock pessimism              0.207    11.768    
                         clock uncertainty           -0.176    11.592    
    SLICE_X15Y141        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.619    led_blink_block_design_i/led_blink_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  8.996    

Slack (MET) :             8.998ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.397ns (48.892%)  route 0.415ns (51.108%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.576ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.599 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.032     2.631    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_9
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.404    11.571    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[22]/C
                         clock pessimism              0.206    11.778    
                         clock uncertainty           -0.176    11.602    
    SLICE_X15Y140        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    11.629    led_blink_block_design_i/led_blink_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                  8.998    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.372ns (47.268%)  route 0.415ns (52.732%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.576ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     2.574 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.032     2.606    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_12
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.400    11.567    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/C
                         clock pessimism              0.207    11.774    
                         clock uncertainty           -0.176    11.598    
    SLICE_X15Y140        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.625    led_blink_block_design_i/led_blink_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.377ns (47.722%)  route 0.413ns (52.278%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 11.571 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.576ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     2.579 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.030     2.609    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_11
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.404    11.571    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[20]/C
                         clock pessimism              0.206    11.778    
                         clock uncertainty           -0.176    11.602    
    SLICE_X15Y140        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    11.629    led_blink_block_design_i/led_blink_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.027ns  (required time - arrival time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.365ns (46.855%)  route 0.414ns (53.145%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.638ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.576ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.612     1.819    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     1.916 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.327     2.243    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[6]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     2.391 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.419    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.442 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     2.470    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.567 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.031     2.598    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_14
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.400    11.567    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/C
                         clock pessimism              0.207    11.774    
                         clock uncertainty           -0.176    11.598    
    SLICE_X15Y140        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    11.625    led_blink_block_design_i/led_blink_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -2.598    
  -------------------------------------------------------------------
                         slack                                  9.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.811ns (routing 0.324ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.365ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.811     0.922    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.961 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/Q
                         net (fo=1, routed)           0.044     1.005    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[11]
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.022 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.029    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_12
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.925     1.063    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C
                         clock pessimism             -0.136     0.928    
    SLICE_X15Y139        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.974    led_blink_block_design_i/led_blink_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.811ns (routing 0.324ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.365ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.811     0.922    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.961 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/Q
                         net (fo=1, routed)           0.044     1.005    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[19]
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.022 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.029    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_12
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.924     1.062    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[19]/C
                         clock pessimism             -0.135     0.928    
    SLICE_X15Y140        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.974    led_blink_block_design_i/led_blink_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.812ns (routing 0.324ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.365ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.812     0.923    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y138        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.962 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.045     1.007    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[1]
    SLICE_X15Y138        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.024 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.031    led_blink_block_design_i/led_blink_0/inst/counter_reg[0]_i_1_n_14
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.925     1.063    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y138        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[1]/C
                         clock pessimism             -0.135     0.929    
    SLICE_X15Y138        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.975    led_blink_block_design_i/led_blink_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.806ns (routing 0.324ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.365ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.806     0.917    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.956 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/Q
                         net (fo=1, routed)           0.045     1.001    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[25]
    SLICE_X15Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.018 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.025    led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1_n_14
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.919     1.057    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[25]/C
                         clock pessimism             -0.134     0.923    
    SLICE_X15Y141        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.969    led_blink_block_design_i/led_blink_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.811ns (routing 0.324ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.365ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.811     0.922    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.961 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[9]/Q
                         net (fo=1, routed)           0.045     1.006    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[9]
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.023 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.030    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_14
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.925     1.063    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[9]/C
                         clock pessimism             -0.136     0.928    
    SLICE_X15Y139        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.974    led_blink_block_design_i/led_blink_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.811ns (routing 0.324ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.365ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.811     0.922    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.961 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/Q
                         net (fo=1, routed)           0.045     1.006    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[17]
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.023 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.030    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_14
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.924     1.062    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[17]/C
                         clock pessimism             -0.135     0.928    
    SLICE_X15Y140        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.974    led_blink_block_design_i/led_blink_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.066ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.814ns (routing 0.324ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.365ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.814     0.925    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.964 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/Q
                         net (fo=1, routed)           0.046     1.010    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[23]
    SLICE_X15Y140        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.027 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.034    led_blink_block_design_i/led_blink_0/inst/counter_reg[16]_i_1_n_8
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.928     1.066    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y140        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[23]/C
                         clock pessimism             -0.136     0.931    
    SLICE_X15Y140        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.977    led_blink_block_design_i/led_blink_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.811ns (routing 0.324ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.365ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.811     0.922    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.961 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/Q
                         net (fo=1, routed)           0.046     1.007    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[10]
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.024 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.031    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_13
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.925     1.063    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
                         clock pessimism             -0.136     0.928    
    SLICE_X15Y139        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.974    led_blink_block_design_i/led_blink_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.974    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.814ns (routing 0.324ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.365ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.814     0.925    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.964 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.046     1.010    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[15]
    SLICE_X15Y139        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.027 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.034    led_blink_block_design_i/led_blink_0/inst/counter_reg[8]_i_1_n_8
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.929     1.067    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y139        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[15]/C
                         clock pessimism             -0.137     0.931    
    SLICE_X15Y139        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.977    led_blink_block_design_i/led_blink_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.806ns (routing 0.324ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.919ns (routing 0.365ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.806     0.917    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.956 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/Q
                         net (fo=1, routed)           0.046     1.002    led_blink_block_design_i/led_blink_0/inst/counter_reg_n_0_[26]
    SLICE_X15Y141        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.019 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.026    led_blink_block_design_i/led_blink_0/inst/counter_reg[27]_i_1_n_13
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.919     1.057    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[26]/C
                         clock pessimism             -0.134     0.923    
    SLICE_X15Y141        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.969    led_blink_block_design_i/led_blink_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y138  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X15Y140  led_blink_block_design_i/led_blink_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y138  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y138  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y138  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y138  led_blink_block_design_i/led_blink_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X15Y139  led_blink_block_design_i/led_blink_0/inst/counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.299ns  (logic 2.572ns (77.951%)  route 0.727ns (22.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.638ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          1.592     1.799    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.895 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.727     2.622    LED_OBUF
    D7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.476     5.098 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     5.098    LED
    D7                                                                r  LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 1.051ns (74.958%)  route 0.351ns (25.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.324ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    led_blink_block_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  led_blink_block_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=30, routed)          0.806     0.917    led_blink_block_design_i/led_blink_0/inst/clk
    SLICE_X15Y141        FDRE                                         r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y141        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.956 r  led_blink_block_design_i/led_blink_0/inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.351     1.307    LED_OBUF
    D7                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.012     2.319 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     2.319    LED
    D7                                                                r  LED (OUT)
  -------------------------------------------------------------------    -------------------





