0.6
2019.2
Nov  6 2019
21:57:16
C:/Labs-in-Vivado/COMP541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv,1579286445,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sim_2/new/adder4bit_test.sv,,fulladder,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.sim/sim_2/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sim_2/new/adder4bit_test.sv,1579294153,systemVerilog,,,,adder4bit_test,,,,,,,,
C:/Labs-in-Vivado/COMP541/Lab2a/Lab2a.srcs/sources_1/new/adder4bit.sv,1579287369,systemVerilog,,C:/Labs-in-Vivado/COMP541/Lab1/Lab1.srcs/sources_1/new/fulladder.sv,,adder4bit,,,,,,,,
