Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-1csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : transmision

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/camila/Documentos/Proy.DigI/C贸digos PD/BLUETOOTH/TX/transmision.v" into library wor
Parsing module <transmision>.
Analyzing Verilog file "/home/camila/Documentos/Proy.DigI/C贸digos PD/BLUETOOTH/TX/Divisor_Frecuencia.v" into library wor
Parsing module <Divisor_Frecuencia>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <transmision>.

Elaborating module <Divisor_Frecuencia>.
WARNING:HDLCompiler:413 - "/home/camila/Documentos/Proy.DigI/C  digos PD/BLUETOOTH/TX/Divisor_Frecuencia.v" Line 10: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/camila/Documentos/Proy.DigI/C  digos PD/BLUETOOTH/TX/transmision.v" Line 50: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <transmision>.
    Related source file is "/home/camila/Documentos/Proy.DigI/C贸digos PD/BLUETOOTH/TX/transmision.v"
        count = 8
        STATE_IDLE = 2'b00
        STATE_START = 2'b01
        STATE_DATA = 2'b10
        STATE_STOP = 2'b11
    Found 2-bit register for signal <state>.
    Found 3-bit register for signal <bitpos>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <tx>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bitpos[2]_GND_1_o_add_8_OUT> created at line 50.
    Found 1-bit 8-to-1 multiplexer for signal <bitpos[2]_data[7]_Mux_7_o> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transmision> synthesized.

Synthesizing Unit <Divisor_Frecuencia>.
    Related source file is "/home/camila/Documentos/Proy.DigI/C贸digos PD/BLUETOOTH/TX/Divisor_Frecuencia.v"
        fi = 100000000
        fs = 76000
    Found 1-bit register for signal <clk_div>.
    Found 16-bit register for signal <count>.
    Found 16-bit subtractor for signal <GND_2_o_GND_2_o_sub_2_OUT<15:0>> created at line 10.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Divisor_Frecuencia> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 2
 16-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divisor_Frecuencia>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Divisor_Frecuencia> synthesized (advanced).

Synthesizing (advanced) Unit <transmision>.
The following registers are absorbed into counter <bitpos>: 1 register on signal <bitpos>.
Unit <transmision> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit down counter                                   : 1
 3-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <transmision> ...
WARNING:Xst:1710 - FF/Latch <div/count_11> (without init value) has a constant value of 0 in block <transmision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/count_12> (without init value) has a constant value of 0 in block <transmision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/count_13> (without init value) has a constant value of 0 in block <transmision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/count_14> (without init value) has a constant value of 0 in block <transmision>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/count_15> (without init value) has a constant value of 0 in block <transmision>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block transmision, actual ratio is 0.
FlipFlop div/clk_div has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop tx has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 62
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 1
#      LUT2                        : 15
#      LUT3                        : 4
#      LUT4                        : 1
#      LUT5                        : 3
#      LUT6                        : 4
#      MUXCY                       : 10
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 28
#      FD                          : 17
#      FDE                         : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 9
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  126800     0%  
 Number of Slice LUTs:                   38  out of  63400     0%  
    Number used as Logic:                38  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     38
   Number with an unused Flip Flop:      20  out of     38    52%  
   Number with an unused LUT:             0  out of     38     0%  
   Number of fully used LUT-FF pairs:    18  out of     38    47%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.854ns (Maximum Frequency: 350.385MHz)
   Minimum input arrival time before clock: 1.610ns
   Maximum output required time after clock: 1.596ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 2.854ns (frequency: 350.385MHz)
  Total number of paths / destination ports: 297 / 31
-------------------------------------------------------------------------
Delay:               2.854ns (Levels of Logic = 3)
  Source:            div/count_6 (FF)
  Destination:       div/count_6 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: div/count_6 to div/count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.478   0.945  div/count_6 (div/count_6)
     LUT6:I0->O            1   0.124   0.421  div/GND_2_o_GND_2_o_equal_3_o<15>_SW0 (N01)
     LUT6:I5->O           12   0.124   0.608  div/GND_2_o_GND_2_o_equal_3_o<15> (div/GND_2_o_GND_2_o_equal_3_o)
     LUT2:I0->O            1   0.124   0.000  div/Mcount_count_eqn_61 (div/Mcount_count_eqn_6)
     FD:D                      0.030          div/count_6
    ----------------------------------------
    Total                      2.854ns (0.880ns logic, 1.974ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.610ns (Levels of Logic = 2)
  Source:            rw (PAD)
  Destination:       bitpos_0 (FF)
  Destination Clock: clk_in rising

  Data Path: rw to bitpos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.933  rw_IBUF (rw_IBUF)
     LUT5:I0->O            3   0.124   0.413  _n0070_inv1 (_n0070_inv)
     FDE:CE                    0.139          bitpos_0
    ----------------------------------------
    Total                      1.610ns (0.264ns logic, 1.346ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              1.596ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       busy (PAD)
  Source Clock:      clk_in rising

  Data Path: state_FSM_FFd1 to busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.478   0.595  state_FSM_FFd1 (state_FSM_FFd1)
     LUT2:I0->O            1   0.124   0.399  busy1 (busy_OBUF)
     OBUF:I->O                 0.000          busy_OBUF (busy)
    ----------------------------------------
    Total                      1.596ns (0.602ns logic, 0.994ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    2.854|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.67 secs
 
--> 


Total memory usage is 504388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

