[2021-09-09 10:03:06,574]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 10:03:06,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:06,943]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; ".

Peak memory: 14499840 bytes

[2021-09-09 10:03:06,944]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:07,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34758656 bytes

[2021-09-09 10:03:07,078]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 10:03:07,079]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:07,107]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 7831552 bytes

[2021-09-09 10:03:07,107]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 12:02:41,649]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 12:02:41,649]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:42,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; ".

Peak memory: 14155776 bytes

[2021-09-09 12:02:42,005]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:42,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34381824 bytes

[2021-09-09 12:02:42,148]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 12:02:42,149]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:43,973]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :72
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 15990784 bytes

[2021-09-09 12:02:43,974]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 13:32:43,802]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 13:32:43,803]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:44,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; ".

Peak memory: 14524416 bytes

[2021-09-09 13:32:44,122]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:44,291]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34762752 bytes

[2021-09-09 13:32:44,292]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 13:32:44,293]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:46,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :70
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :74
score:100
	Report mapping result:
		klut_size()     :96
		klut.num_gates():70
		max delay       :4
		max area        :70
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 15974400 bytes

[2021-09-09 13:32:46,114]mapper_test.py:220:[INFO]: area: 70 level: 4
[2021-09-09 15:07:39,212]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 15:07:39,212]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:39,212]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:39,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34820096 bytes

[2021-09-09 15:07:39,348]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 15:07:39,349]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:41,337]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 16052224 bytes

[2021-09-09 15:07:41,337]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-09 15:36:43,133]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 15:36:43,134]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:43,134]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:43,304]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34717696 bytes

[2021-09-09 15:36:43,305]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 15:36:43,306]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:45,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 15994880 bytes

[2021-09-09 15:36:45,309]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-09 16:14:47,101]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 16:14:47,101]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:47,101]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:47,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34689024 bytes

[2021-09-09 16:14:47,240]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 16:14:47,240]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:49,231]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 15933440 bytes

[2021-09-09 16:14:49,231]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-09 16:49:30,073]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 16:49:30,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:30,073]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:30,257]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34705408 bytes

[2021-09-09 16:49:30,259]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 16:49:30,259]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:32,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 16228352 bytes

[2021-09-09 16:49:32,315]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-09 17:25:51,422]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-09 17:25:51,423]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:51,423]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:51,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34725888 bytes

[2021-09-09 17:25:51,560]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-09 17:25:51,561]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:53,595]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 16060416 bytes

[2021-09-09 17:25:53,596]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-13 23:30:45,708]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-13 23:30:45,709]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:45,709]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:45,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34181120 bytes

[2021-09-13 23:30:45,842]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-13 23:30:45,842]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:47,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 13447168 bytes

[2021-09-13 23:30:47,615]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-13 23:42:30,329]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-13 23:42:30,329]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:30,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:30,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-09-13 23:42:30,460]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-13 23:42:30,460]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:30,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 7352320 bytes

[2021-09-13 23:42:30,495]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-14 09:00:36,233]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-14 09:00:36,233]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:36,233]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:36,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34549760 bytes

[2021-09-14 09:00:36,358]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-14 09:00:36,358]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:38,110]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 16003072 bytes

[2021-09-14 09:00:38,111]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-14 09:21:29,035]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-14 09:21:29,035]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:29,035]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:29,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34250752 bytes

[2021-09-14 09:21:29,162]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-14 09:21:29,163]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:29,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 7786496 bytes

[2021-09-14 09:21:29,199]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-15 15:33:58,814]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-15 15:33:58,814]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:58,815]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:58,925]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34349056 bytes

[2021-09-15 15:33:58,927]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-15 15:33:58,927]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:34:00,557]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 15216640 bytes

[2021-09-15 15:34:00,558]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-15 15:54:50,035]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-15 15:54:50,035]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:50,035]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:50,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34299904 bytes

[2021-09-15 15:54:50,147]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-15 15:54:50,148]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:50,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 7008256 bytes

[2021-09-15 15:54:50,173]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-18 14:04:27,947]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-18 14:04:27,948]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:27,948]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:28,117]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34295808 bytes

[2021-09-18 14:04:28,118]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-18 14:04:28,118]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:29,743]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 12165120 bytes

[2021-09-18 14:04:29,743]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-18 16:29:02,557]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-18 16:29:02,557]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:29:02,558]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:29:02,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34230272 bytes

[2021-09-18 16:29:02,679]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-18 16:29:02,679]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:29:04,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11833344 bytes

[2021-09-18 16:29:04,341]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-22 08:59:15,002]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-22 08:59:15,002]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:15,003]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:15,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34238464 bytes

[2021-09-22 08:59:15,123]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-22 08:59:15,123]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:15,986]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	Report mapping result:
		klut_size()     :113
		klut.num_gates():87
		max delay       :4
		max area        :87
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11890688 bytes

[2021-09-22 08:59:15,987]mapper_test.py:220:[INFO]: area: 87 level: 4
[2021-09-22 11:27:41,987]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-22 11:27:41,987]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:41,987]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:42,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34177024 bytes

[2021-09-22 11:27:42,148]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-22 11:27:42,148]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:43,768]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 12218368 bytes

[2021-09-22 11:27:43,768]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-23 16:46:46,459]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-23 16:46:46,459]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:46,459]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:46,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34410496 bytes

[2021-09-23 16:46:46,620]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-23 16:46:46,620]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:48,216]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11706368 bytes

[2021-09-23 16:46:48,217]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-23 17:09:44,875]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-23 17:09:44,876]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:44,876]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:45,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-09-23 17:09:45,055]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-23 17:09:45,055]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:46,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 12214272 bytes

[2021-09-23 17:09:46,805]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-23 18:11:20,770]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-23 18:11:20,770]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:20,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:20,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 33988608 bytes

[2021-09-23 18:11:20,888]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-23 18:11:20,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:22,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11776000 bytes

[2021-09-23 18:11:22,484]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-27 16:38:28,567]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-27 16:38:28,568]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:28,568]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:28,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34652160 bytes

[2021-09-27 16:38:28,690]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-27 16:38:28,691]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:30,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 12075008 bytes

[2021-09-27 16:38:30,325]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-27 17:45:12,658]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-27 17:45:12,659]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:45:12,659]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:45:12,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34078720 bytes

[2021-09-27 17:45:12,772]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-27 17:45:12,772]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:45:14,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
balancing!
	current map manager:
		current min nodes:161
		current min depth:7
rewriting!
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 12025856 bytes

[2021-09-27 17:45:14,370]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-28 02:11:26,403]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-28 02:11:26,403]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:26,403]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:26,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34516992 bytes

[2021-09-28 02:11:26,514]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-28 02:11:26,515]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:28,171]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11993088 bytes

[2021-09-28 02:11:28,172]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-28 16:50:50,821]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-28 16:50:50,821]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:50,822]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:50,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34344960 bytes

[2021-09-28 16:50:50,985]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-28 16:50:50,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:52,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 12193792 bytes

[2021-09-28 16:50:52,584]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-09-28 17:29:53,611]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-09-28 17:29:53,611]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:53,611]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:53,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34279424 bytes

[2021-09-28 17:29:53,770]mapper_test.py:156:[INFO]: area: 58 level: 4
[2021-09-28 17:29:53,770]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:55,391]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 12124160 bytes

[2021-09-28 17:29:55,391]mapper_test.py:220:[INFO]: area: 73 level: 4
[2021-10-09 10:42:44,552]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-09 10:42:44,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:44,553]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:44,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34271232 bytes

[2021-10-09 10:42:44,667]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-09 10:42:44,667]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:44,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 7090176 bytes

[2021-10-09 10:42:44,721]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-09 11:25:17,175]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-09 11:25:17,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:17,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:17,293]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34119680 bytes

[2021-10-09 11:25:17,294]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-09 11:25:17,295]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:17,349]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 7028736 bytes

[2021-10-09 11:25:17,349]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-09 16:33:11,741]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-09 16:33:11,741]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:11,742]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:12,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34328576 bytes

[2021-10-09 16:33:12,049]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-09 16:33:12,049]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:12,967]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-09 16:33:12,967]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-09 16:50:17,722]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-09 16:50:17,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:17,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:17,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34308096 bytes

[2021-10-09 16:50:17,835]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-09 16:50:17,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:18,645]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11268096 bytes

[2021-10-09 16:50:18,645]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-12 11:01:12,831]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-12 11:01:12,831]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:01:12,831]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:01:12,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34144256 bytes

[2021-10-12 11:01:12,952]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-12 11:01:12,952]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:01:14,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11554816 bytes

[2021-10-12 11:01:14,669]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-12 11:19:33,392]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-12 11:19:33,393]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:33,393]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:33,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34594816 bytes

[2021-10-12 11:19:33,510]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-12 11:19:33,511]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:33,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 6836224 bytes

[2021-10-12 11:19:33,576]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-12 13:36:41,284]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-12 13:36:41,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:41,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:41,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-10-12 13:36:41,405]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-12 13:36:41,405]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:43,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11534336 bytes

[2021-10-12 13:36:43,123]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-12 15:07:20,953]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-12 15:07:20,954]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:20,954]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:21,091]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34402304 bytes

[2021-10-12 15:07:21,093]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-12 15:07:21,093]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:22,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11235328 bytes

[2021-10-12 15:07:22,776]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-12 18:52:18,353]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-12 18:52:18,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:52:18,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:52:18,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34152448 bytes

[2021-10-12 18:52:18,474]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-12 18:52:18,474]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:20,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-12 18:52:20,158]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-18 11:45:50,469]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-18 11:45:50,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:50,470]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:50,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34263040 bytes

[2021-10-18 11:45:50,596]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-18 11:45:50,597]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:52,281]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-18 11:45:52,282]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-18 12:04:21,906]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-18 12:04:21,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:21,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:22,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34430976 bytes

[2021-10-18 12:04:22,031]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-18 12:04:22,032]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:22,067]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 6144000 bytes

[2021-10-18 12:04:22,068]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-19 14:12:18,573]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-19 14:12:18,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:18,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:18,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-10-19 14:12:18,692]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-19 14:12:18,692]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:18,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 6275072 bytes

[2021-10-19 14:12:18,715]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-22 13:34:37,923]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-22 13:34:37,923]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:37,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:38,043]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-10-22 13:34:38,044]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-22 13:34:38,044]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:38,107]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 9113600 bytes

[2021-10-22 13:34:38,108]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-22 13:55:30,621]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-22 13:55:30,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:30,622]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:30,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-10-22 13:55:30,737]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-22 13:55:30,738]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:30,803]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 9015296 bytes

[2021-10-22 13:55:30,804]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-22 14:02:39,475]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-22 14:02:39,475]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:39,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:39,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34480128 bytes

[2021-10-22 14:02:39,598]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-22 14:02:39,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:39,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 6320128 bytes

[2021-10-22 14:02:39,632]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-22 14:06:00,265]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-22 14:06:00,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:00,265]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:00,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34275328 bytes

[2021-10-22 14:06:00,388]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-22 14:06:00,388]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:00,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 6287360 bytes

[2021-10-22 14:06:00,422]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-23 13:35:17,169]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-23 13:35:17,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:35:17,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:35:17,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34308096 bytes

[2021-10-23 13:35:17,288]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-23 13:35:17,288]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:18,947]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :86
score:100
	Report mapping result:
		klut_size()     :112
		klut.num_gates():86
		max delay       :4
		max area        :86
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :32
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-23 13:35:18,947]mapper_test.py:224:[INFO]: area: 86 level: 4
[2021-10-24 17:46:57,248]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-24 17:46:57,248]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:57,249]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:57,409]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34209792 bytes

[2021-10-24 17:46:57,410]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-24 17:46:57,410]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:59,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :86
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-10-24 17:46:59,082]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-24 18:07:22,706]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-24 18:07:22,706]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:22,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:22,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34246656 bytes

[2021-10-24 18:07:22,865]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-24 18:07:22,866]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:24,528]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
	current map manager:
		current min nodes:161
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :73
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :87
score:100
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11640832 bytes

[2021-10-24 18:07:24,529]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-26 10:25:53,218]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-26 10:25:53,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:53,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:53,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34451456 bytes

[2021-10-26 10:25:53,384]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-26 10:25:53,384]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:53,416]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	current map manager:
		current min nodes:161
		current min depth:10
	Report mapping result:
		klut_size()     :94
		klut.num_gates():68
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 6078464 bytes

[2021-10-26 10:25:53,417]mapper_test.py:224:[INFO]: area: 68 level: 4
[2021-10-26 11:05:16,559]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-26 11:05:16,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:05:16,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:05:16,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34344960 bytes

[2021-10-26 11:05:16,686]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-26 11:05:16,686]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:18,404]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :94
		klut.num_gates():68
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11100160 bytes

[2021-10-26 11:05:18,404]mapper_test.py:224:[INFO]: area: 68 level: 4
[2021-10-26 11:25:56,475]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-26 11:25:56,475]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:56,475]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:56,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34418688 bytes

[2021-10-26 11:25:56,599]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-26 11:25:56,599]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:58,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :104
		klut.num_gates():78
		max delay       :4
		max area        :86
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :16
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-26 11:25:58,271]mapper_test.py:224:[INFO]: area: 78 level: 4
[2021-10-26 12:24:02,261]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-26 12:24:02,261]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:24:02,261]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:24:02,421]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34570240 bytes

[2021-10-26 12:24:02,422]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-26 12:24:02,422]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:24:04,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 11046912 bytes

[2021-10-26 12:24:04,144]mapper_test.py:224:[INFO]: area: 73 level: 4
[2021-10-26 14:13:21,424]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-26 14:13:21,424]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:21,424]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:21,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34500608 bytes

[2021-10-26 14:13:21,544]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-26 14:13:21,544]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:21,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :94
		klut.num_gates():68
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 5926912 bytes

[2021-10-26 14:13:21,568]mapper_test.py:224:[INFO]: area: 68 level: 4
[2021-10-29 16:10:26,669]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-10-29 16:10:26,669]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:26,669]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:26,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34091008 bytes

[2021-10-29 16:10:26,786]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-10-29 16:10:26,786]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:26,810]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :119
		klut.num_gates():93
		max delay       :5
		max area        :93
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :38
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
Peak memory: 6086656 bytes

[2021-10-29 16:10:26,811]mapper_test.py:224:[INFO]: area: 93 level: 5
[2021-11-03 09:52:19,775]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-03 09:52:19,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:19,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:19,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34557952 bytes

[2021-11-03 09:52:19,900]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-03 09:52:19,900]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:19,929]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :119
		klut.num_gates():93
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :38
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig_output.v
	Peak memory: 6107136 bytes

[2021-11-03 09:52:19,930]mapper_test.py:226:[INFO]: area: 93 level: 4
[2021-11-03 10:04:30,632]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-03 10:04:30,632]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:30,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:30,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34054144 bytes

[2021-11-03 10:04:30,752]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-03 10:04:30,752]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:30,788]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :121
		klut.num_gates():95
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig_output.v
	Peak memory: 6225920 bytes

[2021-11-03 10:04:30,788]mapper_test.py:226:[INFO]: area: 95 level: 4
[2021-11-03 13:44:30,544]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-03 13:44:30,544]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:30,544]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:30,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34222080 bytes

[2021-11-03 13:44:30,708]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-03 13:44:30,709]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:30,754]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :121
		klut.num_gates():95
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig_output.v
	Peak memory: 6180864 bytes

[2021-11-03 13:44:30,755]mapper_test.py:226:[INFO]: area: 95 level: 4
[2021-11-03 13:50:45,773]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-03 13:50:45,773]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:45,773]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:45,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34267136 bytes

[2021-11-03 13:50:45,892]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-03 13:50:45,893]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:45,920]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :121
		klut.num_gates():95
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig_output.v
	Peak memory: 6221824 bytes

[2021-11-03 13:50:45,921]mapper_test.py:226:[INFO]: area: 95 level: 4
[2021-11-04 15:57:43,080]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-04 15:57:43,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:43,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:43,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34365440 bytes

[2021-11-04 15:57:43,250]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-04 15:57:43,250]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:43,288]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
	Report mapping result:
		klut_size()     :92
		klut.num_gates():66
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig_output.v
	Peak memory: 6172672 bytes

[2021-11-04 15:57:43,289]mapper_test.py:226:[INFO]: area: 66 level: 4
[2021-11-16 12:28:32,025]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-16 12:28:32,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:32,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:32,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34373632 bytes

[2021-11-16 12:28:32,149]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-16 12:28:32,149]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:32,177]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.002381 secs
	Report mapping result:
		klut_size()     :92
		klut.num_gates():66
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6160384 bytes

[2021-11-16 12:28:32,178]mapper_test.py:228:[INFO]: area: 66 level: 4
[2021-11-16 14:17:29,613]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-16 14:17:29,613]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:29,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:29,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34471936 bytes

[2021-11-16 14:17:29,773]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-16 14:17:29,773]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:29,809]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.003355 secs
	Report mapping result:
		klut_size()     :92
		klut.num_gates():66
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6131712 bytes

[2021-11-16 14:17:29,809]mapper_test.py:228:[INFO]: area: 66 level: 4
[2021-11-16 14:23:50,654]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-16 14:23:50,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:50,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:50,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34246656 bytes

[2021-11-16 14:23:50,814]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-16 14:23:50,814]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:50,839]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.002142 secs
	Report mapping result:
		klut_size()     :92
		klut.num_gates():66
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6123520 bytes

[2021-11-16 14:23:50,840]mapper_test.py:228:[INFO]: area: 66 level: 4
[2021-11-17 16:36:28,855]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-17 16:36:28,856]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:28,856]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:28,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34234368 bytes

[2021-11-17 16:36:28,980]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-17 16:36:28,980]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:29,016]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.003521 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6098944 bytes

[2021-11-17 16:36:29,017]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-18 10:19:05,631]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-18 10:19:05,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:05,631]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:05,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34099200 bytes

[2021-11-18 10:19:05,809]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-18 10:19:05,809]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:05,849]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.007844 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6328320 bytes

[2021-11-18 10:19:05,849]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-23 16:11:56,280]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-23 16:11:56,281]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:56,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:56,437]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34312192 bytes

[2021-11-23 16:11:56,438]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-23 16:11:56,439]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:56,473]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.00513 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6537216 bytes

[2021-11-23 16:11:56,474]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-23 16:42:54,984]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-23 16:42:54,984]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:54,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:55,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34357248 bytes

[2021-11-23 16:42:55,105]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-23 16:42:55,105]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:55,132]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.006131 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6311936 bytes

[2021-11-23 16:42:55,132]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-24 11:39:07,947]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-24 11:39:07,948]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:07,948]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:08,123]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34197504 bytes

[2021-11-24 11:39:08,124]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-24 11:39:08,125]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:08,152]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.000265 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 5992448 bytes

[2021-11-24 11:39:08,153]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-24 12:02:22,048]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-24 12:02:22,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:22,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:22,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34054144 bytes

[2021-11-24 12:02:22,166]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-24 12:02:22,166]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:22,199]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.000265 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6238208 bytes

[2021-11-24 12:02:22,200]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-24 12:06:08,228]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-24 12:06:08,228]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:08,228]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:08,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34140160 bytes

[2021-11-24 12:06:08,395]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-24 12:06:08,396]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:08,425]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.002225 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6057984 bytes

[2021-11-24 12:06:08,426]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-24 12:11:44,409]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-24 12:11:44,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:44,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:44,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34283520 bytes

[2021-11-24 12:11:44,533]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-24 12:11:44,534]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:44,554]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00110 secs
	Report mapping result:
		klut_size()     :80
		klut.num_gates():54
		max delay       :7
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :12
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-24 12:11:44,554]mapper_test.py:228:[INFO]: area: 54 level: 7
[2021-11-24 12:58:07,206]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-24 12:58:07,206]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:07,206]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:07,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34103296 bytes

[2021-11-24 12:58:07,322]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-24 12:58:07,322]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:07,353]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.002251 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 6201344 bytes

[2021-11-24 12:58:07,354]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-24 13:12:18,461]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-24 13:12:18,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:12:18,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:12:18,632]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34435072 bytes

[2021-11-24 13:12:18,633]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-24 13:12:18,634]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:20,323]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.002167 secs
Mapping time: 0.00257 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 11206656 bytes

[2021-11-24 13:12:20,324]mapper_test.py:228:[INFO]: area: 73 level: 4
[2021-11-24 13:35:11,047]mapper_test.py:79:[INFO]: run case "ttt2_comb"
[2021-11-24 13:35:11,047]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:35:11,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:35:11,214]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     136.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      73.0.  Edge =      231.  Cut =      532.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      214.  Cut =      527.  T =     0.00 sec
P:  Del =    4.00.  Ar =      60.0.  Edge =      202.  Cut =      527.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      199.  Cut =      527.  T =     0.00 sec
F:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      194.  Cut =      458.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      457.  T =     0.00 sec
A:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
E:  Del =    4.00.  Ar =      58.0.  Edge =      189.  Cut =      453.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       24     41.38 %
Or           =        0      0.00 %
Other        =       34     58.62 %
TOTAL        =       58    100.00 %
Level =    1.  COs =    4.    19.0 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =    8.    71.4 %
Level =    4.  COs =    6.   100.0 %
Peak memory: 34037760 bytes

[2021-11-24 13:35:11,216]mapper_test.py:160:[INFO]: area: 58 level: 4
[2021-11-24 13:35:11,216]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:35:12,889]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.opt.aig
Mapping time: 0.000158 secs
Mapping time: 0.000179 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():73
		max delay       :4
		max area        :73
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ttt2_comb/ttt2_comb.ifpga.v
	Peak memory: 11386880 bytes

[2021-11-24 13:35:12,890]mapper_test.py:228:[INFO]: area: 73 level: 4
