module divider(
     clk,
     reset,
     clk_div
 );
     input clk;
     input reset;
     output clk_div;
     reg clk_div;
     
     parameter NUM_DIV = 20000000;
     reg    [23:0] cnt;
     
    always @(posedge clk or negedge reset)
     if(reset) begin
         cnt     <= 24'd0;
         clk_div    <= 1'b0;
     end
     else if(cnt < NUM_DIV / 2 - 1) begin
         cnt     <= cnt + 1'b1;
         clk_div    <= clk_div;
     end
     else begin
         cnt     <= 24'd0;
         clk_div    <= ~clk_div;
     end
endmodule