// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_HH_
#define _matmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DiagMatMul.h"
#include "DopplerDelay.h"
#include "matmul_mux_165_32KfY.h"
#include "matmul_rxmat_delaeOg.h"
#include "matmul_rxmat_M_reudo.h"
#include "matmul_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct matmul : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<8> > in_stream_TKEEP;
    sc_in< sc_lv<8> > in_stream_TSTRB;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<64> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<8> > out_stream_TKEEP;
    sc_out< sc_lv<8> > out_stream_TSTRB;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;


    // Module declarations
    matmul(sc_module_name name);
    SC_HAS_PROCESS(matmul);

    ~matmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_s_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_s_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_1_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_1_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_2_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_2_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_3_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_3_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_4_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_4_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_5_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_5_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_6_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_6_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_real_7_U;
    matmul_rxmat_delaeOg* rxmat_delay_M_imag_7_U;
    matmul_rxmat_M_reudo* rxmat_M_real_0_U;
    matmul_rxmat_M_reudo* rxmat_M_real_1_U;
    matmul_rxmat_M_reudo* rxmat_M_real_2_U;
    matmul_rxmat_M_reudo* rxmat_M_real_3_U;
    matmul_rxmat_M_reudo* rxmat_M_imag_0_U;
    matmul_rxmat_M_reudo* rxmat_M_imag_1_U;
    matmul_rxmat_M_reudo* rxmat_M_imag_2_U;
    matmul_rxmat_M_reudo* rxmat_M_imag_3_U;
    matmul_rxmat_M_reudo* xmat_M_real_0_U;
    matmul_rxmat_M_reudo* xmat_M_real_1_U;
    matmul_rxmat_M_reudo* xmat_M_real_2_U;
    matmul_rxmat_M_reudo* xmat_M_real_3_U;
    matmul_rxmat_M_reudo* xmat_M_imag_0_U;
    matmul_rxmat_M_reudo* xmat_M_imag_1_U;
    matmul_rxmat_M_reudo* xmat_M_imag_2_U;
    matmul_rxmat_M_reudo* xmat_M_imag_3_U;
    matmul_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* matmul_control_s_axi_U;
    DiagMatMul* grp_DiagMatMul_fu_625;
    DopplerDelay* grp_DopplerDelay_fu_709;
    matmul_mux_165_32KfY<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* matmul_mux_165_32KfY_U196;
    matmul_mux_165_32KfY<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* matmul_mux_165_32KfY_U197;
    regslice_both<64>* regslice_both_in_stream_V_data_V_U;
    regslice_both<8>* regslice_both_in_stream_V_keep_V_U;
    regslice_both<8>* regslice_both_in_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_in_stream_V_last_V_U;
    regslice_both<64>* regslice_both_out_stream_V_data_V_U;
    regslice_both<8>* regslice_both_out_stream_V_keep_V_U;
    regslice_both<8>* regslice_both_out_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_out_stream_V_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_s_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_s_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_s_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_s_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_s_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_s_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_s_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_s_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_1_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_1_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_1_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_1_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_1_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_1_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_1_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_1_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_2_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_2_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_2_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_2_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_2_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_2_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_2_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_2_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_3_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_3_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_3_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_3_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_3_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_3_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_3_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_3_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_4_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_4_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_4_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_4_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_4_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_4_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_4_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_4_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_5_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_5_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_5_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_5_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_5_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_5_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_5_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_5_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_6_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_6_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_6_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_6_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_6_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_6_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_6_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_6_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_real_7_address0;
    sc_signal< sc_logic > rxmat_delay_M_real_7_ce0;
    sc_signal< sc_logic > rxmat_delay_M_real_7_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_real_7_q0;
    sc_signal< sc_lv<4> > rxmat_delay_M_imag_7_address0;
    sc_signal< sc_logic > rxmat_delay_M_imag_7_ce0;
    sc_signal< sc_logic > rxmat_delay_M_imag_7_we0;
    sc_signal< sc_lv<32> > rxmat_delay_M_imag_7_q0;
    sc_signal< sc_lv<5> > rxmat_M_real_0_address0;
    sc_signal< sc_logic > rxmat_M_real_0_ce0;
    sc_signal< sc_logic > rxmat_M_real_0_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_0_q0;
    sc_signal< sc_logic > rxmat_M_real_0_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_0_q1;
    sc_signal< sc_lv<5> > rxmat_M_real_1_address0;
    sc_signal< sc_logic > rxmat_M_real_1_ce0;
    sc_signal< sc_logic > rxmat_M_real_1_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_1_q0;
    sc_signal< sc_logic > rxmat_M_real_1_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_1_q1;
    sc_signal< sc_lv<5> > rxmat_M_real_2_address0;
    sc_signal< sc_logic > rxmat_M_real_2_ce0;
    sc_signal< sc_logic > rxmat_M_real_2_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_2_q0;
    sc_signal< sc_logic > rxmat_M_real_2_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_2_q1;
    sc_signal< sc_lv<5> > rxmat_M_real_3_address0;
    sc_signal< sc_logic > rxmat_M_real_3_ce0;
    sc_signal< sc_logic > rxmat_M_real_3_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_3_q0;
    sc_signal< sc_logic > rxmat_M_real_3_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_3_q1;
    sc_signal< sc_lv<5> > rxmat_M_imag_0_address0;
    sc_signal< sc_logic > rxmat_M_imag_0_ce0;
    sc_signal< sc_logic > rxmat_M_imag_0_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_0_q0;
    sc_signal< sc_logic > rxmat_M_imag_0_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_0_q1;
    sc_signal< sc_lv<5> > rxmat_M_imag_1_address0;
    sc_signal< sc_logic > rxmat_M_imag_1_ce0;
    sc_signal< sc_logic > rxmat_M_imag_1_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_1_q0;
    sc_signal< sc_logic > rxmat_M_imag_1_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_1_q1;
    sc_signal< sc_lv<5> > rxmat_M_imag_2_address0;
    sc_signal< sc_logic > rxmat_M_imag_2_ce0;
    sc_signal< sc_logic > rxmat_M_imag_2_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_2_q0;
    sc_signal< sc_logic > rxmat_M_imag_2_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_2_q1;
    sc_signal< sc_lv<5> > rxmat_M_imag_3_address0;
    sc_signal< sc_logic > rxmat_M_imag_3_ce0;
    sc_signal< sc_logic > rxmat_M_imag_3_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_3_q0;
    sc_signal< sc_logic > rxmat_M_imag_3_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_3_q1;
    sc_signal< sc_lv<5> > xmat_M_real_0_address0;
    sc_signal< sc_logic > xmat_M_real_0_ce0;
    sc_signal< sc_logic > xmat_M_real_0_we0;
    sc_signal< sc_lv<32> > xmat_M_real_0_q0;
    sc_signal< sc_logic > xmat_M_real_0_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_0_q1;
    sc_signal< sc_lv<5> > xmat_M_real_1_address0;
    sc_signal< sc_logic > xmat_M_real_1_ce0;
    sc_signal< sc_logic > xmat_M_real_1_we0;
    sc_signal< sc_lv<32> > xmat_M_real_1_q0;
    sc_signal< sc_logic > xmat_M_real_1_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_1_q1;
    sc_signal< sc_lv<5> > xmat_M_real_2_address0;
    sc_signal< sc_logic > xmat_M_real_2_ce0;
    sc_signal< sc_logic > xmat_M_real_2_we0;
    sc_signal< sc_lv<32> > xmat_M_real_2_q0;
    sc_signal< sc_logic > xmat_M_real_2_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_2_q1;
    sc_signal< sc_lv<5> > xmat_M_real_3_address0;
    sc_signal< sc_logic > xmat_M_real_3_ce0;
    sc_signal< sc_logic > xmat_M_real_3_we0;
    sc_signal< sc_lv<32> > xmat_M_real_3_q0;
    sc_signal< sc_logic > xmat_M_real_3_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_3_q1;
    sc_signal< sc_lv<5> > xmat_M_imag_0_address0;
    sc_signal< sc_logic > xmat_M_imag_0_ce0;
    sc_signal< sc_logic > xmat_M_imag_0_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_0_q0;
    sc_signal< sc_logic > xmat_M_imag_0_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_0_q1;
    sc_signal< sc_lv<5> > xmat_M_imag_1_address0;
    sc_signal< sc_logic > xmat_M_imag_1_ce0;
    sc_signal< sc_logic > xmat_M_imag_1_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_1_q0;
    sc_signal< sc_logic > xmat_M_imag_1_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_1_q1;
    sc_signal< sc_lv<5> > xmat_M_imag_2_address0;
    sc_signal< sc_logic > xmat_M_imag_2_ce0;
    sc_signal< sc_logic > xmat_M_imag_2_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_2_q0;
    sc_signal< sc_logic > xmat_M_imag_2_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_2_q1;
    sc_signal< sc_lv<5> > xmat_M_imag_3_address0;
    sc_signal< sc_logic > xmat_M_imag_3_ce0;
    sc_signal< sc_logic > xmat_M_imag_3_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_3_q0;
    sc_signal< sc_logic > xmat_M_imag_3_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_3_q1;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln46_fu_2257_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln57_fu_2361_p2;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln71_reg_3191;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln71_reg_3191_pp0_iter1_reg;
    sc_signal< sc_lv<5> > i_2_reg_614;
    sc_signal< sc_lv<4> > add_ln36_fu_871_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > select_ln1055_22_fu_1231_p3;
    sc_signal< sc_lv<32> > select_ln1055_22_reg_2824;
    sc_signal< sc_lv<32> > select_ln1055_25_fu_1255_p3;
    sc_signal< sc_lv<32> > select_ln1055_25_reg_2829;
    sc_signal< sc_lv<32> > select_ln1055_28_fu_1279_p3;
    sc_signal< sc_lv<32> > select_ln1055_28_reg_2834;
    sc_signal< sc_lv<32> > select_ln1055_31_fu_1303_p3;
    sc_signal< sc_lv<32> > select_ln1055_31_reg_2839;
    sc_signal< sc_lv<32> > select_ln1055_34_fu_1327_p3;
    sc_signal< sc_lv<32> > select_ln1055_34_reg_2844;
    sc_signal< sc_lv<32> > select_ln1055_37_fu_1351_p3;
    sc_signal< sc_lv<32> > select_ln1055_37_reg_2849;
    sc_signal< sc_lv<32> > select_ln1055_40_fu_1375_p3;
    sc_signal< sc_lv<32> > select_ln1055_40_reg_2854;
    sc_signal< sc_lv<32> > select_ln1055_43_fu_1399_p3;
    sc_signal< sc_lv<32> > select_ln1055_43_reg_2859;
    sc_signal< sc_lv<32> > select_ln1055_45_fu_1415_p3;
    sc_signal< sc_lv<32> > select_ln1055_45_reg_2864;
    sc_signal< sc_lv<32> > select_ln1055_47_fu_1431_p3;
    sc_signal< sc_lv<32> > select_ln1055_47_reg_2869;
    sc_signal< sc_lv<32> > select_ln1055_49_fu_1447_p3;
    sc_signal< sc_lv<32> > select_ln1055_49_reg_2874;
    sc_signal< sc_lv<32> > select_ln1055_51_fu_1463_p3;
    sc_signal< sc_lv<32> > select_ln1055_51_reg_2879;
    sc_signal< sc_lv<32> > select_ln1055_52_fu_1471_p3;
    sc_signal< sc_lv<32> > select_ln1055_52_reg_2884;
    sc_signal< sc_lv<32> > select_ln1055_53_fu_1479_p3;
    sc_signal< sc_lv<32> > select_ln1055_53_reg_2889;
    sc_signal< sc_lv<32> > select_ln1055_54_fu_1487_p3;
    sc_signal< sc_lv<32> > select_ln1055_54_reg_2894;
    sc_signal< sc_lv<32> > select_ln1055_55_fu_1495_p3;
    sc_signal< sc_lv<32> > select_ln1055_55_reg_2899;
    sc_signal< sc_lv<32> > select_ln1056_22_fu_1807_p3;
    sc_signal< sc_lv<32> > select_ln1056_22_reg_2904;
    sc_signal< sc_lv<32> > select_ln1056_25_fu_1831_p3;
    sc_signal< sc_lv<32> > select_ln1056_25_reg_2909;
    sc_signal< sc_lv<32> > select_ln1056_28_fu_1855_p3;
    sc_signal< sc_lv<32> > select_ln1056_28_reg_2914;
    sc_signal< sc_lv<32> > select_ln1056_31_fu_1879_p3;
    sc_signal< sc_lv<32> > select_ln1056_31_reg_2919;
    sc_signal< sc_lv<32> > select_ln1056_34_fu_1903_p3;
    sc_signal< sc_lv<32> > select_ln1056_34_reg_2924;
    sc_signal< sc_lv<32> > select_ln1056_37_fu_1927_p3;
    sc_signal< sc_lv<32> > select_ln1056_37_reg_2929;
    sc_signal< sc_lv<32> > select_ln1056_40_fu_1951_p3;
    sc_signal< sc_lv<32> > select_ln1056_40_reg_2934;
    sc_signal< sc_lv<32> > select_ln1056_43_fu_1975_p3;
    sc_signal< sc_lv<32> > select_ln1056_43_reg_2939;
    sc_signal< sc_lv<32> > select_ln1056_45_fu_1991_p3;
    sc_signal< sc_lv<32> > select_ln1056_45_reg_2944;
    sc_signal< sc_lv<32> > select_ln1056_47_fu_2007_p3;
    sc_signal< sc_lv<32> > select_ln1056_47_reg_2949;
    sc_signal< sc_lv<32> > select_ln1056_49_fu_2023_p3;
    sc_signal< sc_lv<32> > select_ln1056_49_reg_2954;
    sc_signal< sc_lv<32> > select_ln1056_51_fu_2039_p3;
    sc_signal< sc_lv<32> > select_ln1056_51_reg_2959;
    sc_signal< sc_lv<32> > select_ln1056_52_fu_2047_p3;
    sc_signal< sc_lv<32> > select_ln1056_52_reg_2964;
    sc_signal< sc_lv<32> > select_ln1056_53_fu_2055_p3;
    sc_signal< sc_lv<32> > select_ln1056_53_reg_2969;
    sc_signal< sc_lv<32> > select_ln1056_54_fu_2063_p3;
    sc_signal< sc_lv<32> > select_ln1056_54_reg_2974;
    sc_signal< sc_lv<32> > select_ln1056_55_fu_2071_p3;
    sc_signal< sc_lv<32> > select_ln1056_55_reg_2979;
    sc_signal< sc_lv<5> > i_fu_2251_p2;
    sc_signal< sc_lv<5> > i_reg_2990;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > j_fu_2263_p2;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<4> > i_4_fu_2329_p2;
    sc_signal< sc_lv<4> > i_4_reg_3009;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > trunc_ln60_fu_2335_p1;
    sc_signal< sc_lv<2> > trunc_ln60_reg_3014;
    sc_signal< sc_lv<1> > icmp_ln56_fu_2323_p2;
    sc_signal< sc_lv<7> > zext_ln57_fu_2357_p1;
    sc_signal< sc_lv<7> > zext_ln57_reg_3018;
    sc_signal< sc_lv<5> > j_2_fu_2367_p2;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<32> > mulOut_M_real_reg_3031;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_ap_ready;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_ap_done;
    sc_signal< sc_lv<32> > mulOut_M_real_0_1_reg_3036;
    sc_signal< sc_lv<32> > mulOut_M_real_0_2_reg_3041;
    sc_signal< sc_lv<32> > mulOut_M_real_0_3_reg_3046;
    sc_signal< sc_lv<32> > mulOut_M_real_1_reg_3051;
    sc_signal< sc_lv<32> > mulOut_M_real_1_1_reg_3056;
    sc_signal< sc_lv<32> > mulOut_M_real_1_2_reg_3061;
    sc_signal< sc_lv<32> > mulOut_M_real_1_3_reg_3066;
    sc_signal< sc_lv<32> > mulOut_M_real_2_reg_3071;
    sc_signal< sc_lv<32> > mulOut_M_real_2_1_reg_3076;
    sc_signal< sc_lv<32> > mulOut_M_real_2_2_reg_3081;
    sc_signal< sc_lv<32> > mulOut_M_real_2_3_reg_3086;
    sc_signal< sc_lv<32> > mulOut_M_real_3_reg_3091;
    sc_signal< sc_lv<32> > mulOut_M_real_3_1_reg_3096;
    sc_signal< sc_lv<32> > mulOut_M_real_3_2_reg_3101;
    sc_signal< sc_lv<32> > mulOut_M_real_3_3_reg_3106;
    sc_signal< sc_lv<32> > mulOut_M_imag_reg_3111;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_1_reg_3116;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_2_reg_3121;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_3_reg_3126;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_reg_3131;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_1_reg_3136;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_2_reg_3141;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_3_reg_3146;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_reg_3151;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_1_reg_3156;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_2_reg_3161;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_3_reg_3166;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_reg_3171;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_1_reg_3176;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_2_reg_3181;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_3_reg_3186;
    sc_signal< sc_lv<1> > icmp_ln71_fu_2542_p2;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state12_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > i_3_fu_2548_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_5_fu_2562_p18;
    sc_signal< sc_lv<32> > tmp_5_reg_3200;
    sc_signal< sc_lv<32> > tmp_6_fu_2584_p18;
    sc_signal< sc_lv<32> > tmp_6_reg_3205;
    sc_signal< sc_lv<1> > valOut_last_V_fu_2606_p2;
    sc_signal< sc_lv<1> > valOut_last_V_reg_3210;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state10;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_ap_start;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_ap_idle;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_0_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_1_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_2_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_3_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_4_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_4_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_5_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_5_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_6_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_6_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_real_7_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_real_7_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_0_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_1_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_2_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_3_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_4_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_4_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_5_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_5_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_6_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_6_ce0;
    sc_signal< sc_lv<4> > grp_DiagMatMul_fu_625_A_M_imag_7_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_A_M_imag_7_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_0_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_0_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_0_ce1;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_1_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_1_ce1;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_2_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_2_ce1;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_3_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_real_3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_real_3_ce1;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_0_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_0_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_0_ce1;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_1_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_1_ce1;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_2_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_2_ce1;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_3_ce0;
    sc_signal< sc_lv<5> > grp_DiagMatMul_fu_625_B_M_imag_3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_B_M_imag_3_ce1;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_1;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_2;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_3;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_4;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_5;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_6;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_7;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_8;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_9;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_10;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_11;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_12;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_13;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_14;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_15;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_16;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_17;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_18;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_19;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_20;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_21;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_22;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_23;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_24;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_25;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_26;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_27;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_28;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_29;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_30;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_625_ap_return_31;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_ap_start;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_ap_done;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_ap_idle;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_ap_ready;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_2_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_2_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_2_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_2_ce1;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_21_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_21_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_21_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_21_ce1;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_22_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_22_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_22_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_22_ce1;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_23_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_23_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_real_23_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_real_23_ce1;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_2_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_2_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_2_ce1;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_24_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_24_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_24_ce1;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_25_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_25_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_25_ce1;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_26_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce0;
    sc_signal< sc_lv<5> > grp_DopplerDelay_fu_709_rxmat_M_imag_26_address1;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_M_imag_26_ce1;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_s_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_s_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_1_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_1_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_2_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_2_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_3_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_3_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_4_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_4_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_5_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_5_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_6_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_6_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_real_7_d0;
    sc_signal< sc_lv<4> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_address0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_ce0;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_we0;
    sc_signal< sc_lv<32> > grp_DopplerDelay_fu_709_rxmat_delay_M_imag_7_d0;
    sc_signal< sc_lv<4> > phi_ln36_reg_558;
    sc_signal< sc_lv<1> > icmp_ln36_fu_2079_p2;
    sc_signal< sc_lv<5> > i_0_reg_569;
    sc_signal< sc_lv<4> > j_0_reg_581;
    sc_signal< sc_lv<1> > icmp_ln45_fu_2245_p2;
    sc_signal< sc_lv<4> > i_1_reg_592;
    sc_signal< sc_lv<5> > j_1_reg_603;
    sc_signal< sc_logic > grp_DiagMatMul_fu_625_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_DopplerDelay_fu_709_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > zext_ln49_fu_2291_p1;
    sc_signal< sc_lv<64> > zext_ln60_1_fu_2382_p1;
    sc_signal< sc_lv<32> > mulOut_M_real_0_0127160_fu_192;
    sc_signal< sc_lv<32> > mulOut_M_real_0_1128163_fu_196;
    sc_signal< sc_lv<32> > mulOut_M_real_0_2129166_fu_200;
    sc_signal< sc_lv<32> > mulOut_M_real_0_3130169_fu_204;
    sc_signal< sc_lv<32> > mulOut_M_real_1_0131174_fu_208;
    sc_signal< sc_lv<32> > mulOut_M_real_1_1132177_fu_212;
    sc_signal< sc_lv<32> > mulOut_M_real_1_2133180_fu_216;
    sc_signal< sc_lv<32> > mulOut_M_real_1_3134183_fu_220;
    sc_signal< sc_lv<32> > mulOut_M_real_2_0135186_fu_224;
    sc_signal< sc_lv<32> > mulOut_M_real_2_1136189_fu_228;
    sc_signal< sc_lv<32> > mulOut_M_real_2_2137192_fu_232;
    sc_signal< sc_lv<32> > mulOut_M_real_2_3138195_fu_236;
    sc_signal< sc_lv<32> > mulOut_M_real_3_0139198_fu_240;
    sc_signal< sc_lv<32> > mulOut_M_real_3_1140201_fu_244;
    sc_signal< sc_lv<32> > mulOut_M_real_3_2141204_fu_248;
    sc_signal< sc_lv<32> > mulOut_M_real_3_3142207_fu_252;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_0143208_fu_256;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_1144211_fu_260;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_2145214_fu_264;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_3146217_fu_268;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_0147222_fu_272;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_1148225_fu_276;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_2149228_fu_280;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_3150231_fu_284;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_0151234_fu_288;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_1152237_fu_292;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_2153240_fu_296;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_3154243_fu_300;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_0155246_fu_304;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_1156249_fu_308;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_2157252_fu_312;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_3158255_fu_316;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<3> > trunc_ln49_1_fu_2269_p4;
    sc_signal< sc_lv<32> > bitcast_ln49_fu_2303_p1;
    sc_signal< sc_lv<32> > bitcast_ln52_fu_2315_p1;
    sc_signal< sc_lv<32> > bitcast_ln60_fu_2394_p1;
    sc_signal< sc_lv<32> > bitcast_ln63_fu_2406_p1;
    sc_signal< sc_lv<2> > trunc_ln1055_fu_887_p1;
    sc_signal< sc_lv<1> > icmp_ln1055_fu_891_p2;
    sc_signal< sc_lv<1> > icmp_ln1055_1_fu_905_p2;
    sc_signal< sc_lv<32> > select_ln1055_fu_897_p3;
    sc_signal< sc_lv<1> > icmp_ln1055_2_fu_919_p2;
    sc_signal< sc_lv<32> > select_ln1055_1_fu_911_p3;
    sc_signal< sc_lv<32> > select_ln1055_2_fu_933_p3;
    sc_signal< sc_lv<32> > select_ln1055_3_fu_957_p3;
    sc_signal< sc_lv<32> > select_ln1055_4_fu_965_p3;
    sc_signal< sc_lv<32> > select_ln1055_5_fu_981_p3;
    sc_signal< sc_lv<32> > select_ln1055_6_fu_989_p3;
    sc_signal< sc_lv<32> > select_ln1055_7_fu_1005_p3;
    sc_signal< sc_lv<32> > select_ln1055_8_fu_1029_p3;
    sc_signal< sc_lv<32> > select_ln1055_9_fu_1037_p3;
    sc_signal< sc_lv<32> > select_ln1055_10_fu_1053_p3;
    sc_signal< sc_lv<32> > select_ln1055_11_fu_1061_p3;
    sc_signal< sc_lv<32> > select_ln1055_12_fu_1077_p3;
    sc_signal< sc_lv<32> > select_ln1055_13_fu_1101_p3;
    sc_signal< sc_lv<32> > select_ln1055_14_fu_1109_p3;
    sc_signal< sc_lv<32> > select_ln1055_15_fu_1125_p3;
    sc_signal< sc_lv<32> > select_ln1055_16_fu_1133_p3;
    sc_signal< sc_lv<32> > select_ln1055_17_fu_1149_p3;
    sc_signal< sc_lv<32> > select_ln1055_18_fu_1173_p3;
    sc_signal< sc_lv<32> > select_ln1055_19_fu_1181_p3;
    sc_signal< sc_lv<2> > trunc_ln1055_1_fu_877_p4;
    sc_signal< sc_lv<1> > icmp_ln1055_3_fu_1197_p2;
    sc_signal< sc_lv<32> > mulOut_M_real_3_3142206_fu_973_p3;
    sc_signal< sc_lv<1> > icmp_ln1055_4_fu_1211_p2;
    sc_signal< sc_lv<32> > select_ln1055_20_fu_1203_p3;
    sc_signal< sc_lv<1> > icmp_ln1055_5_fu_1225_p2;
    sc_signal< sc_lv<32> > select_ln1055_21_fu_1217_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_3_2141203_fu_949_p3;
    sc_signal< sc_lv<32> > select_ln1055_23_fu_1239_p3;
    sc_signal< sc_lv<32> > select_ln1055_24_fu_1247_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_3_1140200_fu_941_p3;
    sc_signal< sc_lv<32> > select_ln1055_26_fu_1263_p3;
    sc_signal< sc_lv<32> > select_ln1055_27_fu_1271_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_3_0139197_fu_925_p3;
    sc_signal< sc_lv<32> > select_ln1055_29_fu_1287_p3;
    sc_signal< sc_lv<32> > select_ln1055_30_fu_1295_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_2_3138194_fu_1189_p3;
    sc_signal< sc_lv<32> > select_ln1055_32_fu_1311_p3;
    sc_signal< sc_lv<32> > select_ln1055_33_fu_1319_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_2_2137191_fu_1165_p3;
    sc_signal< sc_lv<32> > select_ln1055_35_fu_1335_p3;
    sc_signal< sc_lv<32> > select_ln1055_36_fu_1343_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_2_1136188_fu_1157_p3;
    sc_signal< sc_lv<32> > select_ln1055_38_fu_1359_p3;
    sc_signal< sc_lv<32> > select_ln1055_39_fu_1367_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_2_0135185_fu_1141_p3;
    sc_signal< sc_lv<32> > select_ln1055_41_fu_1383_p3;
    sc_signal< sc_lv<32> > select_ln1055_42_fu_1391_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_1_3134182_fu_1117_p3;
    sc_signal< sc_lv<32> > select_ln1055_44_fu_1407_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_1_2133179_fu_1093_p3;
    sc_signal< sc_lv<32> > select_ln1055_46_fu_1423_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_1_1132176_fu_1085_p3;
    sc_signal< sc_lv<32> > select_ln1055_48_fu_1439_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_1_0131173_fu_1069_p3;
    sc_signal< sc_lv<32> > select_ln1055_50_fu_1455_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_0_3130171_fu_1045_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_0_2129168_fu_1021_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_0_1128165_fu_1013_p3;
    sc_signal< sc_lv<32> > mulOut_M_real_0_0127162_fu_997_p3;
    sc_signal< sc_lv<32> > select_ln1056_fu_1503_p3;
    sc_signal< sc_lv<32> > select_ln1056_1_fu_1511_p3;
    sc_signal< sc_lv<32> > select_ln1056_2_fu_1527_p3;
    sc_signal< sc_lv<32> > select_ln1056_3_fu_1551_p3;
    sc_signal< sc_lv<32> > select_ln1056_4_fu_1559_p3;
    sc_signal< sc_lv<32> > select_ln1056_5_fu_1575_p3;
    sc_signal< sc_lv<32> > select_ln1056_6_fu_1583_p3;
    sc_signal< sc_lv<32> > select_ln1056_7_fu_1599_p3;
    sc_signal< sc_lv<32> > select_ln1056_8_fu_1623_p3;
    sc_signal< sc_lv<32> > select_ln1056_9_fu_1631_p3;
    sc_signal< sc_lv<32> > select_ln1056_10_fu_1647_p3;
    sc_signal< sc_lv<32> > select_ln1056_11_fu_1655_p3;
    sc_signal< sc_lv<32> > select_ln1056_12_fu_1671_p3;
    sc_signal< sc_lv<32> > select_ln1056_13_fu_1695_p3;
    sc_signal< sc_lv<32> > select_ln1056_14_fu_1703_p3;
    sc_signal< sc_lv<32> > select_ln1056_15_fu_1719_p3;
    sc_signal< sc_lv<32> > select_ln1056_16_fu_1727_p3;
    sc_signal< sc_lv<32> > select_ln1056_17_fu_1743_p3;
    sc_signal< sc_lv<32> > select_ln1056_18_fu_1767_p3;
    sc_signal< sc_lv<32> > select_ln1056_19_fu_1775_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_3158254_fu_1567_p3;
    sc_signal< sc_lv<32> > select_ln1056_20_fu_1791_p3;
    sc_signal< sc_lv<32> > select_ln1056_21_fu_1799_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_2157251_fu_1543_p3;
    sc_signal< sc_lv<32> > select_ln1056_23_fu_1815_p3;
    sc_signal< sc_lv<32> > select_ln1056_24_fu_1823_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_1156248_fu_1535_p3;
    sc_signal< sc_lv<32> > select_ln1056_26_fu_1839_p3;
    sc_signal< sc_lv<32> > select_ln1056_27_fu_1847_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_0155245_fu_1519_p3;
    sc_signal< sc_lv<32> > select_ln1056_29_fu_1863_p3;
    sc_signal< sc_lv<32> > select_ln1056_30_fu_1871_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_3154242_fu_1783_p3;
    sc_signal< sc_lv<32> > select_ln1056_32_fu_1887_p3;
    sc_signal< sc_lv<32> > select_ln1056_33_fu_1895_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_2153239_fu_1759_p3;
    sc_signal< sc_lv<32> > select_ln1056_35_fu_1911_p3;
    sc_signal< sc_lv<32> > select_ln1056_36_fu_1919_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_1152236_fu_1751_p3;
    sc_signal< sc_lv<32> > select_ln1056_38_fu_1935_p3;
    sc_signal< sc_lv<32> > select_ln1056_39_fu_1943_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_0151233_fu_1735_p3;
    sc_signal< sc_lv<32> > select_ln1056_41_fu_1959_p3;
    sc_signal< sc_lv<32> > select_ln1056_42_fu_1967_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_3150230_fu_1711_p3;
    sc_signal< sc_lv<32> > select_ln1056_44_fu_1983_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_2149227_fu_1687_p3;
    sc_signal< sc_lv<32> > select_ln1056_46_fu_1999_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_1148224_fu_1679_p3;
    sc_signal< sc_lv<32> > select_ln1056_48_fu_2015_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_0147221_fu_1663_p3;
    sc_signal< sc_lv<32> > select_ln1056_50_fu_2031_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_3146219_fu_1639_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_2145216_fu_1615_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_1144213_fu_1607_p3;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_0143210_fu_1591_p3;
    sc_signal< sc_lv<1> > trunc_ln49_fu_2279_p1;
    sc_signal< sc_lv<6> > tmp_7_fu_2283_p3;
    sc_signal< sc_lv<32> > grp_fu_765_p4;
    sc_signal< sc_lv<32> > trunc_ln681_fu_2311_p1;
    sc_signal< sc_lv<2> > lshr_ln_fu_2339_p4;
    sc_signal< sc_lv<6> > tmp_3_fu_2349_p3;
    sc_signal< sc_lv<7> > zext_ln60_fu_2373_p1;
    sc_signal< sc_lv<7> > add_ln60_fu_2377_p2;
    sc_signal< sc_lv<32> > trunc_ln681_1_fu_2402_p1;
    sc_signal< sc_lv<4> > trunc_ln74_fu_2554_p1;
    sc_signal< sc_lv<5> > zext_ln74_fu_2558_p1;
    sc_signal< sc_lv<32> > bitcast_ln74_fu_2612_p1;
    sc_signal< sc_lv<32> > bitcast_ln77_fu_2615_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<64> > in_stream_TDATA_int;
    sc_signal< sc_logic > in_stream_TVALID_int;
    sc_signal< sc_logic > in_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<8> > in_stream_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_lv<8> > in_stream_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_stream_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_ack_in;
    sc_signal< sc_lv<64> > out_stream_TDATA_int;
    sc_signal< sc_logic > out_stream_TVALID_int;
    sc_signal< sc_logic > out_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_pp0_stage0;
    static const sc_lv<11> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<32> ap_const_lv32_A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln36_fu_871_p2();
    void thread_add_ln60_fu_2377_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter0();
    void thread_ap_block_state11_io();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state12_io();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state4();
    void thread_ap_block_state6();
    void thread_ap_condition_pp0_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln49_fu_2303_p1();
    void thread_bitcast_ln52_fu_2315_p1();
    void thread_bitcast_ln60_fu_2394_p1();
    void thread_bitcast_ln63_fu_2406_p1();
    void thread_bitcast_ln74_fu_2612_p1();
    void thread_bitcast_ln77_fu_2615_p1();
    void thread_grp_DiagMatMul_fu_625_ap_start();
    void thread_grp_DopplerDelay_fu_709_ap_start();
    void thread_grp_fu_765_p4();
    void thread_i_3_fu_2548_p2();
    void thread_i_4_fu_2329_p2();
    void thread_i_fu_2251_p2();
    void thread_icmp_ln1055_1_fu_905_p2();
    void thread_icmp_ln1055_2_fu_919_p2();
    void thread_icmp_ln1055_3_fu_1197_p2();
    void thread_icmp_ln1055_4_fu_1211_p2();
    void thread_icmp_ln1055_5_fu_1225_p2();
    void thread_icmp_ln1055_fu_891_p2();
    void thread_icmp_ln36_fu_2079_p2();
    void thread_icmp_ln45_fu_2245_p2();
    void thread_icmp_ln46_fu_2257_p2();
    void thread_icmp_ln56_fu_2323_p2();
    void thread_icmp_ln57_fu_2361_p2();
    void thread_icmp_ln71_fu_2542_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_TREADY_int();
    void thread_j_2_fu_2367_p2();
    void thread_j_fu_2263_p2();
    void thread_lshr_ln_fu_2339_p4();
    void thread_mulOut_M_imag_0_0143210_fu_1591_p3();
    void thread_mulOut_M_imag_0_1144213_fu_1607_p3();
    void thread_mulOut_M_imag_0_2145216_fu_1615_p3();
    void thread_mulOut_M_imag_0_3146219_fu_1639_p3();
    void thread_mulOut_M_imag_1_0147221_fu_1663_p3();
    void thread_mulOut_M_imag_1_1148224_fu_1679_p3();
    void thread_mulOut_M_imag_1_2149227_fu_1687_p3();
    void thread_mulOut_M_imag_1_3150230_fu_1711_p3();
    void thread_mulOut_M_imag_2_0151233_fu_1735_p3();
    void thread_mulOut_M_imag_2_1152236_fu_1751_p3();
    void thread_mulOut_M_imag_2_2153239_fu_1759_p3();
    void thread_mulOut_M_imag_2_3154242_fu_1783_p3();
    void thread_mulOut_M_imag_3_0155245_fu_1519_p3();
    void thread_mulOut_M_imag_3_1156248_fu_1535_p3();
    void thread_mulOut_M_imag_3_2157251_fu_1543_p3();
    void thread_mulOut_M_imag_3_3158254_fu_1567_p3();
    void thread_mulOut_M_real_0_0127162_fu_997_p3();
    void thread_mulOut_M_real_0_1128165_fu_1013_p3();
    void thread_mulOut_M_real_0_2129168_fu_1021_p3();
    void thread_mulOut_M_real_0_3130171_fu_1045_p3();
    void thread_mulOut_M_real_1_0131173_fu_1069_p3();
    void thread_mulOut_M_real_1_1132176_fu_1085_p3();
    void thread_mulOut_M_real_1_2133179_fu_1093_p3();
    void thread_mulOut_M_real_1_3134182_fu_1117_p3();
    void thread_mulOut_M_real_2_0135185_fu_1141_p3();
    void thread_mulOut_M_real_2_1136188_fu_1157_p3();
    void thread_mulOut_M_real_2_2137191_fu_1165_p3();
    void thread_mulOut_M_real_2_3138194_fu_1189_p3();
    void thread_mulOut_M_real_3_0139197_fu_925_p3();
    void thread_mulOut_M_real_3_1140200_fu_941_p3();
    void thread_mulOut_M_real_3_2141203_fu_949_p3();
    void thread_mulOut_M_real_3_3142206_fu_973_p3();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDATA_int();
    void thread_out_stream_TVALID();
    void thread_out_stream_TVALID_int();
    void thread_rxmat_M_imag_0_address0();
    void thread_rxmat_M_imag_0_ce0();
    void thread_rxmat_M_imag_0_ce1();
    void thread_rxmat_M_imag_0_we0();
    void thread_rxmat_M_imag_1_address0();
    void thread_rxmat_M_imag_1_ce0();
    void thread_rxmat_M_imag_1_ce1();
    void thread_rxmat_M_imag_1_we0();
    void thread_rxmat_M_imag_2_address0();
    void thread_rxmat_M_imag_2_ce0();
    void thread_rxmat_M_imag_2_ce1();
    void thread_rxmat_M_imag_2_we0();
    void thread_rxmat_M_imag_3_address0();
    void thread_rxmat_M_imag_3_ce0();
    void thread_rxmat_M_imag_3_ce1();
    void thread_rxmat_M_imag_3_we0();
    void thread_rxmat_M_real_0_address0();
    void thread_rxmat_M_real_0_ce0();
    void thread_rxmat_M_real_0_ce1();
    void thread_rxmat_M_real_0_we0();
    void thread_rxmat_M_real_1_address0();
    void thread_rxmat_M_real_1_ce0();
    void thread_rxmat_M_real_1_ce1();
    void thread_rxmat_M_real_1_we0();
    void thread_rxmat_M_real_2_address0();
    void thread_rxmat_M_real_2_ce0();
    void thread_rxmat_M_real_2_ce1();
    void thread_rxmat_M_real_2_we0();
    void thread_rxmat_M_real_3_address0();
    void thread_rxmat_M_real_3_ce0();
    void thread_rxmat_M_real_3_ce1();
    void thread_rxmat_M_real_3_we0();
    void thread_rxmat_delay_M_imag_1_address0();
    void thread_rxmat_delay_M_imag_1_ce0();
    void thread_rxmat_delay_M_imag_1_we0();
    void thread_rxmat_delay_M_imag_2_address0();
    void thread_rxmat_delay_M_imag_2_ce0();
    void thread_rxmat_delay_M_imag_2_we0();
    void thread_rxmat_delay_M_imag_3_address0();
    void thread_rxmat_delay_M_imag_3_ce0();
    void thread_rxmat_delay_M_imag_3_we0();
    void thread_rxmat_delay_M_imag_4_address0();
    void thread_rxmat_delay_M_imag_4_ce0();
    void thread_rxmat_delay_M_imag_4_we0();
    void thread_rxmat_delay_M_imag_5_address0();
    void thread_rxmat_delay_M_imag_5_ce0();
    void thread_rxmat_delay_M_imag_5_we0();
    void thread_rxmat_delay_M_imag_6_address0();
    void thread_rxmat_delay_M_imag_6_ce0();
    void thread_rxmat_delay_M_imag_6_we0();
    void thread_rxmat_delay_M_imag_7_address0();
    void thread_rxmat_delay_M_imag_7_ce0();
    void thread_rxmat_delay_M_imag_7_we0();
    void thread_rxmat_delay_M_imag_s_address0();
    void thread_rxmat_delay_M_imag_s_ce0();
    void thread_rxmat_delay_M_imag_s_we0();
    void thread_rxmat_delay_M_real_1_address0();
    void thread_rxmat_delay_M_real_1_ce0();
    void thread_rxmat_delay_M_real_1_we0();
    void thread_rxmat_delay_M_real_2_address0();
    void thread_rxmat_delay_M_real_2_ce0();
    void thread_rxmat_delay_M_real_2_we0();
    void thread_rxmat_delay_M_real_3_address0();
    void thread_rxmat_delay_M_real_3_ce0();
    void thread_rxmat_delay_M_real_3_we0();
    void thread_rxmat_delay_M_real_4_address0();
    void thread_rxmat_delay_M_real_4_ce0();
    void thread_rxmat_delay_M_real_4_we0();
    void thread_rxmat_delay_M_real_5_address0();
    void thread_rxmat_delay_M_real_5_ce0();
    void thread_rxmat_delay_M_real_5_we0();
    void thread_rxmat_delay_M_real_6_address0();
    void thread_rxmat_delay_M_real_6_ce0();
    void thread_rxmat_delay_M_real_6_we0();
    void thread_rxmat_delay_M_real_7_address0();
    void thread_rxmat_delay_M_real_7_ce0();
    void thread_rxmat_delay_M_real_7_we0();
    void thread_rxmat_delay_M_real_s_address0();
    void thread_rxmat_delay_M_real_s_ce0();
    void thread_rxmat_delay_M_real_s_we0();
    void thread_select_ln1055_10_fu_1053_p3();
    void thread_select_ln1055_11_fu_1061_p3();
    void thread_select_ln1055_12_fu_1077_p3();
    void thread_select_ln1055_13_fu_1101_p3();
    void thread_select_ln1055_14_fu_1109_p3();
    void thread_select_ln1055_15_fu_1125_p3();
    void thread_select_ln1055_16_fu_1133_p3();
    void thread_select_ln1055_17_fu_1149_p3();
    void thread_select_ln1055_18_fu_1173_p3();
    void thread_select_ln1055_19_fu_1181_p3();
    void thread_select_ln1055_1_fu_911_p3();
    void thread_select_ln1055_20_fu_1203_p3();
    void thread_select_ln1055_21_fu_1217_p3();
    void thread_select_ln1055_22_fu_1231_p3();
    void thread_select_ln1055_23_fu_1239_p3();
    void thread_select_ln1055_24_fu_1247_p3();
    void thread_select_ln1055_25_fu_1255_p3();
    void thread_select_ln1055_26_fu_1263_p3();
    void thread_select_ln1055_27_fu_1271_p3();
    void thread_select_ln1055_28_fu_1279_p3();
    void thread_select_ln1055_29_fu_1287_p3();
    void thread_select_ln1055_2_fu_933_p3();
    void thread_select_ln1055_30_fu_1295_p3();
    void thread_select_ln1055_31_fu_1303_p3();
    void thread_select_ln1055_32_fu_1311_p3();
    void thread_select_ln1055_33_fu_1319_p3();
    void thread_select_ln1055_34_fu_1327_p3();
    void thread_select_ln1055_35_fu_1335_p3();
    void thread_select_ln1055_36_fu_1343_p3();
    void thread_select_ln1055_37_fu_1351_p3();
    void thread_select_ln1055_38_fu_1359_p3();
    void thread_select_ln1055_39_fu_1367_p3();
    void thread_select_ln1055_3_fu_957_p3();
    void thread_select_ln1055_40_fu_1375_p3();
    void thread_select_ln1055_41_fu_1383_p3();
    void thread_select_ln1055_42_fu_1391_p3();
    void thread_select_ln1055_43_fu_1399_p3();
    void thread_select_ln1055_44_fu_1407_p3();
    void thread_select_ln1055_45_fu_1415_p3();
    void thread_select_ln1055_46_fu_1423_p3();
    void thread_select_ln1055_47_fu_1431_p3();
    void thread_select_ln1055_48_fu_1439_p3();
    void thread_select_ln1055_49_fu_1447_p3();
    void thread_select_ln1055_4_fu_965_p3();
    void thread_select_ln1055_50_fu_1455_p3();
    void thread_select_ln1055_51_fu_1463_p3();
    void thread_select_ln1055_52_fu_1471_p3();
    void thread_select_ln1055_53_fu_1479_p3();
    void thread_select_ln1055_54_fu_1487_p3();
    void thread_select_ln1055_55_fu_1495_p3();
    void thread_select_ln1055_5_fu_981_p3();
    void thread_select_ln1055_6_fu_989_p3();
    void thread_select_ln1055_7_fu_1005_p3();
    void thread_select_ln1055_8_fu_1029_p3();
    void thread_select_ln1055_9_fu_1037_p3();
    void thread_select_ln1055_fu_897_p3();
    void thread_select_ln1056_10_fu_1647_p3();
    void thread_select_ln1056_11_fu_1655_p3();
    void thread_select_ln1056_12_fu_1671_p3();
    void thread_select_ln1056_13_fu_1695_p3();
    void thread_select_ln1056_14_fu_1703_p3();
    void thread_select_ln1056_15_fu_1719_p3();
    void thread_select_ln1056_16_fu_1727_p3();
    void thread_select_ln1056_17_fu_1743_p3();
    void thread_select_ln1056_18_fu_1767_p3();
    void thread_select_ln1056_19_fu_1775_p3();
    void thread_select_ln1056_1_fu_1511_p3();
    void thread_select_ln1056_20_fu_1791_p3();
    void thread_select_ln1056_21_fu_1799_p3();
    void thread_select_ln1056_22_fu_1807_p3();
    void thread_select_ln1056_23_fu_1815_p3();
    void thread_select_ln1056_24_fu_1823_p3();
    void thread_select_ln1056_25_fu_1831_p3();
    void thread_select_ln1056_26_fu_1839_p3();
    void thread_select_ln1056_27_fu_1847_p3();
    void thread_select_ln1056_28_fu_1855_p3();
    void thread_select_ln1056_29_fu_1863_p3();
    void thread_select_ln1056_2_fu_1527_p3();
    void thread_select_ln1056_30_fu_1871_p3();
    void thread_select_ln1056_31_fu_1879_p3();
    void thread_select_ln1056_32_fu_1887_p3();
    void thread_select_ln1056_33_fu_1895_p3();
    void thread_select_ln1056_34_fu_1903_p3();
    void thread_select_ln1056_35_fu_1911_p3();
    void thread_select_ln1056_36_fu_1919_p3();
    void thread_select_ln1056_37_fu_1927_p3();
    void thread_select_ln1056_38_fu_1935_p3();
    void thread_select_ln1056_39_fu_1943_p3();
    void thread_select_ln1056_3_fu_1551_p3();
    void thread_select_ln1056_40_fu_1951_p3();
    void thread_select_ln1056_41_fu_1959_p3();
    void thread_select_ln1056_42_fu_1967_p3();
    void thread_select_ln1056_43_fu_1975_p3();
    void thread_select_ln1056_44_fu_1983_p3();
    void thread_select_ln1056_45_fu_1991_p3();
    void thread_select_ln1056_46_fu_1999_p3();
    void thread_select_ln1056_47_fu_2007_p3();
    void thread_select_ln1056_48_fu_2015_p3();
    void thread_select_ln1056_49_fu_2023_p3();
    void thread_select_ln1056_4_fu_1559_p3();
    void thread_select_ln1056_50_fu_2031_p3();
    void thread_select_ln1056_51_fu_2039_p3();
    void thread_select_ln1056_52_fu_2047_p3();
    void thread_select_ln1056_53_fu_2055_p3();
    void thread_select_ln1056_54_fu_2063_p3();
    void thread_select_ln1056_55_fu_2071_p3();
    void thread_select_ln1056_5_fu_1575_p3();
    void thread_select_ln1056_6_fu_1583_p3();
    void thread_select_ln1056_7_fu_1599_p3();
    void thread_select_ln1056_8_fu_1623_p3();
    void thread_select_ln1056_9_fu_1631_p3();
    void thread_select_ln1056_fu_1503_p3();
    void thread_tmp_3_fu_2349_p3();
    void thread_tmp_7_fu_2283_p3();
    void thread_trunc_ln1055_1_fu_877_p4();
    void thread_trunc_ln1055_fu_887_p1();
    void thread_trunc_ln49_1_fu_2269_p4();
    void thread_trunc_ln49_fu_2279_p1();
    void thread_trunc_ln60_fu_2335_p1();
    void thread_trunc_ln681_1_fu_2402_p1();
    void thread_trunc_ln681_fu_2311_p1();
    void thread_trunc_ln74_fu_2554_p1();
    void thread_valOut_last_V_fu_2606_p2();
    void thread_xmat_M_imag_0_address0();
    void thread_xmat_M_imag_0_ce0();
    void thread_xmat_M_imag_0_ce1();
    void thread_xmat_M_imag_0_we0();
    void thread_xmat_M_imag_1_address0();
    void thread_xmat_M_imag_1_ce0();
    void thread_xmat_M_imag_1_ce1();
    void thread_xmat_M_imag_1_we0();
    void thread_xmat_M_imag_2_address0();
    void thread_xmat_M_imag_2_ce0();
    void thread_xmat_M_imag_2_ce1();
    void thread_xmat_M_imag_2_we0();
    void thread_xmat_M_imag_3_address0();
    void thread_xmat_M_imag_3_ce0();
    void thread_xmat_M_imag_3_ce1();
    void thread_xmat_M_imag_3_we0();
    void thread_xmat_M_real_0_address0();
    void thread_xmat_M_real_0_ce0();
    void thread_xmat_M_real_0_ce1();
    void thread_xmat_M_real_0_we0();
    void thread_xmat_M_real_1_address0();
    void thread_xmat_M_real_1_ce0();
    void thread_xmat_M_real_1_ce1();
    void thread_xmat_M_real_1_we0();
    void thread_xmat_M_real_2_address0();
    void thread_xmat_M_real_2_ce0();
    void thread_xmat_M_real_2_ce1();
    void thread_xmat_M_real_2_we0();
    void thread_xmat_M_real_3_address0();
    void thread_xmat_M_real_3_ce0();
    void thread_xmat_M_real_3_ce1();
    void thread_xmat_M_real_3_we0();
    void thread_zext_ln49_fu_2291_p1();
    void thread_zext_ln57_fu_2357_p1();
    void thread_zext_ln60_1_fu_2382_p1();
    void thread_zext_ln60_fu_2373_p1();
    void thread_zext_ln74_fu_2558_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
