Analysis & Synthesis report for Xmit
Tue Dec 13 20:17:55 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |xmitTop|out_FSM:output_FSM_inst|my_state
 11. State Machine - |xmitTop|priority_FSM:priority_FSM_inst|my_state
 12. State Machine - |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable|curr
 13. State Machine - |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack|currst
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component
 20. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated
 21. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p
 22. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p
 23. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram
 24. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp
 25. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14
 26. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp
 27. Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17
 28. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
 29. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated
 30. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p
 31. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_odc:wrptr_g1p
 32. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram
 33. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp
 34. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8
 35. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp
 36. Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11
 37. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component
 38. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
 39. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
 40. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
 41. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
 42. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp
 43. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8
 44. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp
 45. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11
 46. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component
 47. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
 48. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
 49. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
 50. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
 51. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp
 52. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8
 53. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp
 54. Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11
 55. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component
 56. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated
 57. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p
 58. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p
 59. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram
 60. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
 61. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5
 62. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp
 63. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp
 64. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
 65. Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9
 66. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component
 67. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated
 68. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p
 69. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p
 70. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram
 71. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp
 72. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8
 73. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_brp
 74. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_bwp
 75. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp
 76. Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11
 77. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component
 78. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
 79. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
 80. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
 81. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
 82. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp
 83. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8
 84. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp
 85. Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11
 86. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component
 87. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated
 88. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p
 89. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p
 90. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram
 91. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp
 92. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5
 93. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp
 94. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp
 95. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp
 96. Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9
 97. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component
 98. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated
 99. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p
100. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p
101. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram
102. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp
103. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8
104. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_brp
105. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_bwp
106. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp
107. Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11
108. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component
109. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated
110. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p
111. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p
112. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram
113. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp
114. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8
115. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp
116. Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11
117. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component
118. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component
119. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component
120. Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component
121. Parameter Settings for User Entity Instance: dataFIFO:data_hi_fifo|dcfifo:dcfifo_component
122. Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component
123. Parameter Settings for User Entity Instance: FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component
124. Parameter Settings for User Entity Instance: dataFIFO:data_lo_fifo|dcfifo:dcfifo_component
125. Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component
126. Parameter Settings for User Entity Instance: FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component
127. dcfifo Parameter Settings by Entity Instance
128. Port Connectivity Checks: "FIFO_1:stop_lo_fifo"
129. Port Connectivity Checks: "ctrlFIFO:ctrl_lo_fifo"
130. Port Connectivity Checks: "dataFIFO:data_lo_fifo"
131. Port Connectivity Checks: "FIFO_1:stop_hi_fifo"
132. Port Connectivity Checks: "ctrlFIFO:ctrl_hi_fifo"
133. Port Connectivity Checks: "dataFIFO:data_hi_fifo"
134. Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_stop"
135. Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority"
136. Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp"
137. Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuff:inbuff_comp"
138. Post-Synthesis Netlist Statistics for Top Partition
139. Elapsed Time Per Partition
140. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 13 20:17:55 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Xmit                                        ;
; Top-level Entity Name           ; xmitTop                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1735                                        ;
; Total pins                      ; 81                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,966,080                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; xmitTop            ; Xmit               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; xmitTop.vhd                      ; yes             ; User VHDL File               ; C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd                               ;         ;
; in_FSM.vhd                       ; yes             ; User VHDL File               ; C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd                                ;         ;
; out_FSM.vhd                      ; yes             ; User VHDL File               ; C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd                               ;         ;
; inbuff.vhd                       ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd                                ;         ;
; inbuffcon.vhd                    ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd                             ;         ;
; FIFO_1.vhd                       ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd                                ;         ;
; dataFIFO.vhd                     ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd                              ;         ;
; ctrlFIFO.vhd                     ; yes             ; User Wizard-Generated File   ; C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd                              ;         ;
; priority_FSM.vhd                 ; yes             ; User VHDL File               ; C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd                          ;         ;
; discard_logic.vhd                ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd                         ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc      ;         ;
; db/dcfifo_2aq1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf                        ;         ;
; db/a_graycounter_sv6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_sv6.tdf                  ;         ;
; db/a_graycounter_odc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_odc.tdf                  ;         ;
; db/altsyncram_26d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_26d1.tdf                    ;         ;
; db/decode_s07.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/decode_s07.tdf                         ;         ;
; db/mux_cr7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/mux_cr7.tdf                            ;         ;
; db/alt_synch_pipe_dpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_dpl.tdf                 ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ue9.tdf                        ;         ;
; db/alt_synch_pipe_epl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_epl.tdf                 ;         ;
; db/dffpipe_ve9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ve9.tdf                        ;         ;
; db/cmpr_e06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/cmpr_e06.tdf                           ;         ;
; db/dcfifo_ucq1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ucq1.tdf                        ;         ;
; db/altsyncram_u8d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_u8d1.tdf                    ;         ;
; db/mux_qs7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/mux_qs7.tdf                            ;         ;
; db/alt_synch_pipe_fpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_fpl.tdf                 ;         ;
; db/dffpipe_7f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_7f9.tdf                        ;         ;
; db/alt_synch_pipe_mpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_mpl.tdf                 ;         ;
; db/dffpipe_8f9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_8f9.tdf                        ;         ;
; db/dcfifo_q9q1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf                        ;         ;
; db/a_graycounter_tv6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_tv6.tdf                  ;         ;
; db/a_graycounter_pdc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_pdc.tdf                  ;         ;
; db/altsyncram_m5d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_m5d1.tdf                    ;         ;
; db/decode_v07.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/decode_v07.tdf                         ;         ;
; db/mux_8r7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/mux_8r7.tdf                            ;         ;
; db/alt_synch_pipe_rpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_rpl.tdf                 ;         ;
; db/dffpipe_ef9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ef9.tdf                        ;         ;
; db/alt_synch_pipe_spl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_spl.tdf                 ;         ;
; db/dffpipe_ff9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ff9.tdf                        ;         ;
; db/cmpr_f06.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/cmpr_f06.tdf                           ;         ;
; pakstak.vhd                      ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/xlit/Xmit/pakstak.vhd                               ;         ;
; tren.vhd                         ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/xlit/Xmit/tren.vhd                                  ;         ;
; monitoring_logic.vhd             ; yes             ; Auto-Found VHDL File         ; C:/altera_lite/16.0/xlit/Xmit/monitoring_logic.vhd                      ;         ;
; db/dcfifo_qis1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_qis1.tdf                        ;         ;
; db/a_gray2bin_uab.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/a_gray2bin_uab.tdf                     ;         ;
; db/altsyncram_56d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_56d1.tdf                    ;         ;
; db/mux_fr7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/mux_fr7.tdf                            ;         ;
; db/alt_synch_pipe_ppl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_ppl.tdf                 ;         ;
; db/dffpipe_bf9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_bf9.tdf                        ;         ;
; db/dffpipe_cf9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_cf9.tdf                        ;         ;
; db/alt_synch_pipe_qpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_qpl.tdf                 ;         ;
; db/dffpipe_df9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_df9.tdf                        ;         ;
; db/dcfifo_mls1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mls1.tdf                        ;         ;
; db/altsyncram_09d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf                    ;         ;
; db/mux_us7.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/mux_us7.tdf                            ;         ;
; db/alt_synch_pipe_tpl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_tpl.tdf                 ;         ;
; db/dffpipe_gf9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_gf9.tdf                        ;         ;
; db/alt_synch_pipe_upl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_upl.tdf                 ;         ;
; db/dffpipe_hf9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_hf9.tdf                        ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1034        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1090        ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 351         ;
;     -- 5 input functions                    ; 86          ;
;     -- 4 input functions                    ; 258         ;
;     -- <=3 input functions                  ; 395         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1735        ;
;                                             ;             ;
; I/O pins                                    ; 81          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1966080     ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 1931        ;
; Total fan-out                               ; 17901       ;
; Average fan-out                             ; 5.55        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Entity Name        ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |xmitTop                                      ; 1090 (5)          ; 1735 (3)     ; 1966080           ; 0          ; 81   ; 0            ; |xmitTop                                                                                                                                                  ; xmitTop            ; work         ;
;    |FIFO_1:stop_hi_fifo|                      ; 77 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo                                                                                                                              ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 77 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component                                                                                                      ; dcfifo             ; work         ;
;          |dcfifo_q9q1:auto_generated|         ; 77 (5)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                                           ; dcfifo_q9q1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                                               ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                                               ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_rpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                                                ; alt_synch_pipe_rpl ; work         ;
;                |dffpipe_ef9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8                           ; dffpipe_ef9        ; work         ;
;             |alt_synch_pipe_spl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                                                ; alt_synch_pipe_spl ; work         ;
;                |dffpipe_ff9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11                          ; dffpipe_ff9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                                  ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6                               ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                                     ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                                  ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                                   ; cmpr_f06           ; work         ;
;    |FIFO_1:stop_lo_fifo|                      ; 77 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo                                                                                                                              ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 77 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component                                                                                                      ; dcfifo             ; work         ;
;          |dcfifo_q9q1:auto_generated|         ; 77 (5)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                                           ; dcfifo_q9q1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                                               ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                                               ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_rpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                                                ; alt_synch_pipe_rpl ; work         ;
;                |dffpipe_ef9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8                           ; dffpipe_ef9        ; work         ;
;             |alt_synch_pipe_spl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                                                ; alt_synch_pipe_spl ; work         ;
;                |dffpipe_ff9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11                          ; dffpipe_ff9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                                  ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6                               ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                                     ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                                  ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                                   ; cmpr_f06           ; work         ;
;    |ctrlFIFO:ctrl_hi_fifo|                    ; 88 (0)            ; 158 (0)      ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo                                                                                                                            ; ctrlFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 88 (0)            ; 158 (0)      ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_mls1:auto_generated|         ; 88 (5)            ; 158 (48)     ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated                                                                         ; dcfifo_mls1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_tpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp                                              ; alt_synch_pipe_tpl ; work         ;
;                |dffpipe_gf9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8                         ; dffpipe_gf9        ; work         ;
;             |alt_synch_pipe_upl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp                                              ; alt_synch_pipe_upl ; work         ;
;                |dffpipe_hf9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11                        ; dffpipe_hf9        ; work         ;
;             |altsyncram_09d1:fifo_ram|        ; 18 (2)            ; 6 (6)        ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram                                                ; altsyncram_09d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6                             ; decode_v07         ; work         ;
;                |mux_us7:mux7|                 ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|mux_us7:mux7                                   ; mux_us7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;    |ctrlFIFO:ctrl_lo_fifo|                    ; 88 (0)            ; 158 (0)      ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo                                                                                                                            ; ctrlFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 88 (0)            ; 158 (0)      ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_mls1:auto_generated|         ; 88 (5)            ; 158 (48)     ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated                                                                         ; dcfifo_mls1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_tpl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp                                              ; alt_synch_pipe_tpl ; work         ;
;                |dffpipe_gf9:dffpipe8|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8                         ; dffpipe_gf9        ; work         ;
;             |alt_synch_pipe_upl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp                                              ; alt_synch_pipe_upl ; work         ;
;                |dffpipe_hf9:dffpipe11|        ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11                        ; dffpipe_hf9        ; work         ;
;             |altsyncram_09d1:fifo_ram|        ; 18 (2)            ; 6 (6)        ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram                                                ; altsyncram_09d1    ; work         ;
;                |decode_v07:decode6|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6                             ; decode_v07         ; work         ;
;                |mux_us7:mux7|                 ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|mux_us7:mux7                                   ; mux_us7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;    |dataFIFO:data_hi_fifo|                    ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo                                                                                                                            ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_qis1:auto_generated|         ; 128 (20)          ; 188 (48)     ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated                                                                         ; dcfifo_qis1        ; work         ;
;             |a_gray2bin_uab:wrptr_g_gray2bin| ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_gray2bin_uab:ws_dgrp_gray2bin| ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:ws_dgrp_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                              ; alt_synch_pipe_ppl ; work         ;
;                |dffpipe_bf9:dffpipe5|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5                         ; dffpipe_bf9        ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                              ; alt_synch_pipe_qpl ; work         ;
;                |dffpipe_df9:dffpipe9|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9                         ; dffpipe_df9        ; work         ;
;             |altsyncram_56d1:fifo_ram|        ; 14 (2)            ; 6 (6)        ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram                                                ; altsyncram_56d1    ; work         ;
;                |decode_v07:decode12|          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12                            ; decode_v07         ; work         ;
;                |mux_fr7:mux13|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|mux_fr7:mux13                                  ; mux_fr7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;             |dffpipe_cf9:ws_brp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp                                                      ; dffpipe_cf9        ; work         ;
;             |dffpipe_cf9:ws_bwp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp                                                      ; dffpipe_cf9        ; work         ;
;    |dataFIFO:data_lo_fifo|                    ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo                                                                                                                            ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 128 (0)           ; 188 (0)      ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_qis1:auto_generated|         ; 128 (20)          ; 188 (48)     ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated                                                                         ; dcfifo_qis1        ; work         ;
;             |a_gray2bin_uab:wrptr_g_gray2bin| ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_gray2bin_uab:ws_dgrp_gray2bin| ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:ws_dgrp_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 25 (25)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                              ; alt_synch_pipe_ppl ; work         ;
;                |dffpipe_bf9:dffpipe5|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5                         ; dffpipe_bf9        ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|      ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                              ; alt_synch_pipe_qpl ; work         ;
;                |dffpipe_df9:dffpipe9|         ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9                         ; dffpipe_df9        ; work         ;
;             |altsyncram_56d1:fifo_ram|        ; 14 (2)            ; 6 (6)        ; 262144            ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram                                                ; altsyncram_56d1    ; work         ;
;                |decode_v07:decode12|          ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12                            ; decode_v07         ; work         ;
;                |mux_fr7:mux13|                ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|mux_fr7:mux13                                  ; mux_fr7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;             |dffpipe_cf9:ws_brp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp                                                      ; dffpipe_cf9        ; work         ;
;             |dffpipe_cf9:ws_bwp|              ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp                                                      ; dffpipe_cf9        ; work         ;
;    |in_FSM:in_FSM_inst|                       ; 430 (32)          ; 675 (37)     ; 589824            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst                                                                                                                               ; in_FSM             ; work         ;
;       |FIFO_1:inbuff_priority|                ; 76 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority                                                                                                        ; FIFO_1             ; work         ;
;          |dcfifo:dcfifo_component|            ; 76 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component                                                                                ; dcfifo             ; work         ;
;             |dcfifo_q9q1:auto_generated|      ; 76 (5)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                     ; dcfifo_q9q1        ; work         ;
;                |a_graycounter_pdc:wrptr_g1p|  ; 24 (24)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                         ; a_graycounter_pdc  ; work         ;
;                |a_graycounter_tv6:rdptr_g1p|  ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                         ; a_graycounter_tv6  ; work         ;
;                |alt_synch_pipe_rpl:rs_dgwp|   ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                          ; alt_synch_pipe_rpl ; work         ;
;                   |dffpipe_ef9:dffpipe8|      ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8     ; dffpipe_ef9        ; work         ;
;                |alt_synch_pipe_spl:ws_dgrp|   ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                          ; alt_synch_pipe_spl ; work         ;
;                   |dffpipe_ff9:dffpipe11|     ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11    ; dffpipe_ff9        ; work         ;
;                |altsyncram_m5d1:fifo_ram|     ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                            ; altsyncram_m5d1    ; work         ;
;                   |decode_v07:decode6|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6         ; decode_v07         ; work         ;
;                   |mux_8r7:mux7|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7               ; mux_8r7            ; work         ;
;                |cmpr_f06:rdempty_eq_comp|     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                            ; cmpr_f06           ; work         ;
;                |cmpr_f06:wrfull_eq_comp|      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                             ; cmpr_f06           ; work         ;
;       |FIFO_1:inbuff_stop|                    ; 76 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop                                                                                                            ; FIFO_1             ; work         ;
;          |dcfifo:dcfifo_component|            ; 76 (0)            ; 158 (0)      ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component                                                                                    ; dcfifo             ; work         ;
;             |dcfifo_q9q1:auto_generated|      ; 76 (5)            ; 158 (48)     ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                         ; dcfifo_q9q1        ; work         ;
;                |a_graycounter_pdc:wrptr_g1p|  ; 24 (24)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                             ; a_graycounter_pdc  ; work         ;
;                |a_graycounter_tv6:rdptr_g1p|  ; 26 (26)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                             ; a_graycounter_tv6  ; work         ;
;                |alt_synch_pipe_rpl:rs_dgwp|   ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                              ; alt_synch_pipe_rpl ; work         ;
;                   |dffpipe_ef9:dffpipe8|      ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8         ; dffpipe_ef9        ; work         ;
;                |alt_synch_pipe_spl:ws_dgrp|   ; 0 (0)             ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                              ; alt_synch_pipe_spl ; work         ;
;                   |dffpipe_ff9:dffpipe11|     ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11        ; dffpipe_ff9        ; work         ;
;                |altsyncram_m5d1:fifo_ram|     ; 7 (2)             ; 6 (6)        ; 32768             ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                ; altsyncram_m5d1    ; work         ;
;                   |decode_v07:decode6|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6             ; decode_v07         ; work         ;
;                   |mux_8r7:mux7|              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                   ; mux_8r7            ; work         ;
;                |cmpr_f06:rdempty_eq_comp|     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                ; cmpr_f06           ; work         ;
;                |cmpr_f06:wrfull_eq_comp|      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                 ; cmpr_f06           ; work         ;
;       |discard_logic:dislog|                  ; 52 (52)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|discard_logic:dislog                                                                                                          ; discard_logic      ; work         ;
;       |inbuff:inbuff_comp|                    ; 74 (0)            ; 146 (0)      ; 131072            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp                                                                                                            ; inbuff             ; work         ;
;          |dcfifo:dcfifo_component|            ; 74 (0)            ; 146 (0)      ; 131072            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component                                                                                    ; dcfifo             ; work         ;
;             |dcfifo_2aq1:auto_generated|      ; 74 (5)            ; 146 (45)     ; 131072            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated                                                         ; dcfifo_2aq1        ; work         ;
;                |a_graycounter_odc:wrptr_g1p|  ; 23 (23)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p                             ; a_graycounter_odc  ; work         ;
;                |a_graycounter_sv6:rdptr_g1p|  ; 24 (24)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p                             ; a_graycounter_sv6  ; work         ;
;                |alt_synch_pipe_dpl:rs_dgwp|   ; 0 (0)             ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp                              ; alt_synch_pipe_dpl ; work         ;
;                   |dffpipe_ue9:dffpipe14|     ; 0 (0)             ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14        ; dffpipe_ue9        ; work         ;
;                |alt_synch_pipe_epl:ws_dgrp|   ; 0 (0)             ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp                              ; alt_synch_pipe_epl ; work         ;
;                   |dffpipe_ve9:dffpipe17|     ; 0 (0)             ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17        ; dffpipe_ve9        ; work         ;
;                |altsyncram_26d1:fifo_ram|     ; 11 (1)            ; 3 (3)        ; 131072            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram                                ; altsyncram_26d1    ; work         ;
;                   |decode_s07:wren_decode_a|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|decode_s07:wren_decode_a       ; decode_s07         ; work         ;
;                   |mux_cr7:mux13|             ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|mux_cr7:mux13                  ; mux_cr7            ; work         ;
;                |cmpr_e06:rdempty_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|cmpr_e06:rdempty_eq_comp                                ; cmpr_e06           ; work         ;
;                |cmpr_e06:wrfull_eq_comp|      ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|cmpr_e06:wrfull_eq_comp                                 ; cmpr_e06           ; work         ;
;       |inbuffcon:inbuffcon_comp|              ; 90 (0)            ; 146 (0)      ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp                                                                                                      ; inbuffcon          ; work         ;
;          |dcfifo:dcfifo_component|            ; 90 (0)            ; 146 (0)      ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;             |dcfifo_ucq1:auto_generated|      ; 90 (5)            ; 146 (45)     ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated                                                   ; dcfifo_ucq1        ; work         ;
;                |a_graycounter_odc:wrptr_g1p|  ; 23 (23)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_odc:wrptr_g1p                       ; a_graycounter_odc  ; work         ;
;                |a_graycounter_sv6:rdptr_g1p|  ; 24 (24)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p                       ; a_graycounter_sv6  ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|   ; 0 (0)             ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                        ; alt_synch_pipe_fpl ; work         ;
;                   |dffpipe_7f9:dffpipe8|      ; 0 (0)             ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8   ; dffpipe_7f9        ; work         ;
;                |alt_synch_pipe_mpl:ws_dgrp|   ; 0 (0)             ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp                        ; alt_synch_pipe_mpl ; work         ;
;                   |dffpipe_8f9:dffpipe11|     ; 0 (0)             ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11  ; dffpipe_8f9        ; work         ;
;                |altsyncram_u8d1:fifo_ram|     ; 27 (1)            ; 3 (3)        ; 393216            ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram                          ; altsyncram_u8d1    ; work         ;
;                   |decode_s07:decode6|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:decode6       ; decode_s07         ; work         ;
;                   |decode_s07:wren_decode_a|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:wren_decode_a ; decode_s07         ; work         ;
;                   |mux_qs7:mux7|              ; 24 (24)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|mux_qs7:mux7             ; mux_qs7            ; work         ;
;                |cmpr_e06:rdempty_eq_comp|     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|cmpr_e06:rdempty_eq_comp                          ; cmpr_e06           ; work         ;
;                |cmpr_e06:wrfull_eq_comp|      ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|cmpr_e06:wrfull_eq_comp                           ; cmpr_e06           ; work         ;
;       |pakstak:packetstack|                   ; 28 (28)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack                                                                                                           ; pakstak            ; work         ;
;       |tren:transmitenable|                   ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable                                                                                                           ; tren               ; work         ;
;    |monitoring_logic:monitoring_logic_inst|   ; 0 (0)             ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|monitoring_logic:monitoring_logic_inst                                                                                                           ; monitoring_logic   ; work         ;
;    |out_FSM:output_FSM_inst|                  ; 47 (47)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst                                                                                                                          ; out_FSM            ; work         ;
;    |priority_FSM:priority_FSM_inst|           ; 22 (22)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |xmitTop|priority_FSM:priority_FSM_inst                                                                                                                   ; priority_FSM       ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 32768        ; 24           ; 32768        ; 24           ; 786432 ; None ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 32768        ; 24           ; 32768        ; 24           ; 786432 ; None ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 32768        ; 1            ; 32768        ; 1            ; 32768  ; None ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 24           ; 16384        ; 24           ; 393216 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|ctrlFIFO:ctrl_hi_fifo                       ; ctrlFIFO.vhd    ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|ctrlFIFO:ctrl_lo_fifo                       ; ctrlFIFO.vhd    ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_hi_fifo                       ; dataFIFO.vhd    ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|dataFIFO:data_lo_fifo                       ; dataFIFO.vhd    ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp       ; inbuff.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority   ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop       ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp ; inbuffcon.vhd   ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_hi_fifo                         ; FIFO_1.vhd      ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |xmitTop|FIFO_1:stop_lo_fifo                         ; FIFO_1.vhd      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |xmitTop|out_FSM:output_FSM_inst|my_state                                     ;
+---------------------+-----------------+----------------+---------------------+----------------+
; Name                ; my_state.s_data ; my_state.s_SFD ; my_state.s_preamble ; my_state.s_gap ;
+---------------------+-----------------+----------------+---------------------+----------------+
; my_state.s_gap      ; 0               ; 0              ; 0                   ; 0              ;
; my_state.s_preamble ; 0               ; 0              ; 1                   ; 1              ;
; my_state.s_SFD      ; 0               ; 1              ; 0                   ; 1              ;
; my_state.s_data     ; 1               ; 0              ; 0                   ; 1              ;
+---------------------+-----------------+----------------+---------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |xmitTop|priority_FSM:priority_FSM_inst|my_state ;
+----------------+---------------+---------------+-----------------+
; Name           ; my_state.s_hi ; my_state.s_lo ; my_state.s_off  ;
+----------------+---------------+---------------+-----------------+
; my_state.s_off ; 0             ; 0             ; 0               ;
; my_state.s_lo  ; 0             ; 1             ; 1               ;
; my_state.s_hi  ; 1             ; 0             ; 1               ;
+----------------+---------------+---------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable|curr ;
+--------+--------+--------+-------------------------------------------+
; Name   ; curr.c ; curr.b ; curr.a                                    ;
+--------+--------+--------+-------------------------------------------+
; curr.a ; 0      ; 0      ; 0                                         ;
; curr.b ; 0      ; 1      ; 1                                         ;
; curr.c ; 1      ; 0      ; 1                                         ;
+--------+--------+--------+-------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack|currst                                                                                                                                                                                                                                 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; currst.z ; currst.y ; currst.x ; currst.w ; currst.v ; currst.u ; currst.t ; currst.s ; currst.r ; currst.q ; currst.p ; currst.o ; currst.n ; currst.m ; currst.l ; currst.k ; currst.j ; currst.i ; currst.h ; currst.g ; currst.f ; currst.e ; currst.d ; currst.c ; currst.b ; currst.a ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; currst.a ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; currst.b ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; currst.c ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; currst.d ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; currst.e ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; currst.f ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.g ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.h ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.i ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.j ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.k ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.l ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.m ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.n ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.o ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.p ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.q ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.r ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.s ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.t ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.u ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.v ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.w ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.x ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.y ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; currst.z ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[14]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[15]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[12]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[13]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[1]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[14]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[15]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[12]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[13]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[10]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[11]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[8]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[9]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[6]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[7]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[4]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[5]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[2]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[3]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[0]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[1]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[14]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[15]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[12]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[13]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe11a[1]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[14]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[15]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[12]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[13]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[10]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[11]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[8]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[9]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[6]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[7]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[4]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[5]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[2]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[3]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[0]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[1]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[14]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[15]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[12]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[13]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[10]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[11]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[8]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[9]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[6]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[7]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[4]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[5]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[2]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[3]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[0]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[1]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[14]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[15]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[12]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[13]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[10]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[11]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[8]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[9]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[6]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[7]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[4]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[5]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[2]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[3]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[0]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[1]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[14]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[15]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[12]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[13]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[10]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[11]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[8]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[9]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[6]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[7]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[4]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[5]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[2]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[3]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[0]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[1]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[14]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[15]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[12]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[13]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[10]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[11]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[8]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[9]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[6]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[7]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[4]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[5]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[2]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[3]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[0]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[1]                           ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[14]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[15]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[12]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[13]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[1]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[14]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[15]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[12]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[13]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[10]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[11]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[8]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[9]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[6]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[7]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[4]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[5]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[2]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[3]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[0]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[1]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[14]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[15]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[12]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[13]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[10]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[11]                        ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[8]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[9]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[6]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[7]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[4]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[5]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[2]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[3]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[0]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9|dffe10a[1]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[14]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[15]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[12]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[13]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[10]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[11]                         ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[8]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[9]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[6]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[7]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[4]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[5]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[2]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[3]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[0]                          ; yes                                                              ; yes                                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a[1]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[14]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[15]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[12]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[13]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[14]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[15]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[12]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[13]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[10]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[11]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[8]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[9]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[6]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[7]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[4]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[5]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[2]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[3]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[0]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[1]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[14]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[15]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[12]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[13]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe13a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[14]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[15]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[12]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[13]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[10]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[11]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[8]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[9]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[6]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[7]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[4]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[5]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[2]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[3]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[0]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[1]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[14]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[15]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[12]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[13]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[10]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[11]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[8]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[9]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[6]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[7]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[4]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[5]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[2]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[3]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[0]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[1]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[14]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[15]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[12]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[13]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[10]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[11]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[8]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[9]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[6]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[7]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[4]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[5]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[2]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[3]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[0]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[1]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[14]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[15]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[12]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[13]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[10]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[11]                         ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[8]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[9]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[6]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[7]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[4]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[5]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[2]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[3]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[0]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[1]                          ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[14]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[15]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[12]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[13]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[10]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[11]                           ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[8]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[9]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[6]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[7]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[4]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[5]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[2]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[3]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[0]                            ; yes                                                              ; yes                                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[1]                            ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[14]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[12]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[13]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[10]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[11]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[8]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[9]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[6]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[7]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[4]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[5]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[2]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[3]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[0]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe19a[1]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[14]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[12]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[13]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[10]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[11]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[8]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[9]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[6]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[7]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[4]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[5]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[2]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[3]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[0]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe16a[1]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[14]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[15]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[12]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[13]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[10]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[11]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[8]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[9]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[6]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[7]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[4]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[5]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[2]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[3]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[0]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[1]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[14]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[15]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[12]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[13]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[10]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[11]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[8]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[9]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[6]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[7]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[4]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[5]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[2]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[3]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[0]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[1]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[14] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[12] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[13] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[10] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[11] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[8]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[9]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[6]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[7]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[4]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[5]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[2]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[3]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[0]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe13a[1]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[14]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[12]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[13]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[10]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[11]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[14]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[15]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[12]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[13]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[10]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[11]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[8]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[9]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[6]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[7]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[4]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[5]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[2]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[3]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[0]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe13a[1]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[14]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[15]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[12]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[13]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[10]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[11]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[8]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[9]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[6]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[7]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[4]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[5]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[2]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[3]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[0]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[1]     ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[14]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[15]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[12]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[13]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[14]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[15]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[12]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[13]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[10]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[11]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[8]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[9]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[6]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[7]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[4]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[5]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[2]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[3]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[0]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[1]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[14]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[15]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[12]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[13]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[10]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[11]                       ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[8]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[9]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[6]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[7]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[4]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[5]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[2]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[3]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[0]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a[1]                        ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[14]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[15]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[12]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[13]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[10]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[11]                         ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[8]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[9]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[6]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[7]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[4]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[5]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[2]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[3]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[0]                          ; yes                                                              ; yes                                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a[1]                          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[14]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[12]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[13]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[10]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[11]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[8]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[9]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[6]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[7]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[4]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[5]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[2]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[3]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[0]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a[1]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[14]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[12]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[13]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[10]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[11]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[8]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[9]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[6]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[7]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[4]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[5]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[2]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[3]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[0]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a[1]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[14]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[15]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[12]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[13]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[10]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[11]       ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[8]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[9]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[6]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[7]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[4]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[5]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[2]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[3]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[0]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[1]        ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[14]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[15]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[12]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[13]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[10]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[11]         ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[8]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[9]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[6]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[7]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[4]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[5]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[2]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[3]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[0]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[1]          ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[14] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[12] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[13] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[10] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[11] ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[8]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[9]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[6]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[7]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[4]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[5]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[2]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[3]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[0]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a[1]  ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[14]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[12]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[13]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[10]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[11]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[14]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[15]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[12]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[13]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[10]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[11]   ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[8]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[9]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[6]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[7]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[4]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[5]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[2]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[3]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[0]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a[1]    ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[14]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[15]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[12]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[13]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[10]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[11]     ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[8]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[9]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[6]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[7]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[4]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[5]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[2]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[3]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[0]      ; yes                                                              ; yes                                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a[1]      ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                        ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; in_FSM:in_FSM_inst|controlo[0..11]                                                                     ; Lost fanout                                               ;
; monitoring_logic:monitoring_logic_inst|ctrl_block_out[12..23]                                          ; Stuck at GND due to stuck port data_in                    ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[15] ; Lost fanout                                               ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[15] ; Lost fanout                                               ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[15] ; Lost fanout                                               ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[15] ; Lost fanout                                               ;
; in_FSM:in_FSM_inst|tren:transmitenable|stopl                                                           ; Merged with in_FSM:in_FSM_inst|stopl                      ;
; in_FSM:in_FSM_inst|tren:transmitenable|curr.c                                                          ; Lost fanout                                               ;
; in_FSM:in_FSM_inst|stopl                                                                               ; Merged with in_FSM:in_FSM_inst|pakstak:packetstack|outonl ;
; Total Number of Removed Registers = 31                                                                 ;                                                           ;
+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1735  ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1669  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 475   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                       ; 8       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                       ; 8       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                         ; 8       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                         ; 8       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                       ; 7       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                          ; 5       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                       ; 7       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                          ; 5       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                       ; 8       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                       ; 8       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                         ; 7       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                            ; 5       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                         ; 7       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                            ; 5       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                          ; 5       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0       ; 9       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                          ; 5       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0 ; 9       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0   ; 8       ;
; in_FSM:in_FSM_inst|cntit[11]                                                                                                          ; 2       ;
; in_FSM:in_FSM_inst|cntit[10]                                                                                                          ; 2       ;
; in_FSM:in_FSM_inst|cntit[9]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[8]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[7]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[6]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[5]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[4]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[3]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[2]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[1]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|cntit[0]                                                                                                           ; 2       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0       ; 8       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                       ; 7       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                          ; 5       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                       ; 7       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                          ; 5       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                            ; 5       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                            ; 5       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a0       ; 8       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|parity6          ; 6       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_odc:wrptr_g1p|counter8a0 ; 8       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|parity6    ; 6       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0   ; 7       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6      ; 5       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0       ; 7       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6          ; 5       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                          ; 5       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                          ; 5       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p|parity9          ; 6       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_odc:wrptr_g1p|parity9    ; 6       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9      ; 5       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9          ; 5       ;
; Total number of inverted registers = 52                                                                                               ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 8:1                ; 15 bits   ; 75 LEs        ; 0 LEs                ; 75 LEs                 ; Yes        ; |xmitTop|out_FSM:output_FSM_inst|count_int[12]                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |xmitTop|in_FSM:in_FSM_inst|cntit[3]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable|ncurr.b                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|mux_fr7:mux13|l2_w1_n0_mux_dataout ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|mux_fr7:mux13|l2_w1_n0_mux_dataout ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack|currst                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|mux_us7:mux7|l2_w13_n0_mux_dataout ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|mux_us7:mux7|l2_w21_n0_mux_dataout ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |xmitTop|priority_FSM:priority_FSM_inst|Selector0                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |xmitTop|out_FSM:output_FSM_inst|Selector3                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_odc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------+
; Assignment                      ; Value ; From ; To                  ;
+---------------------------------+-------+------+---------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                   ;
+---------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------+
; Assignment                            ; Value ; From ; To                                       ;
+---------------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                  ;
+---------------------------------------+-------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|dffpipe_cf9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------+
; Assignment                      ; Value ; From ; To                ;
+---------------------------------+-------+------+-------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                 ;
+---------------------------------+-------+------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------+
; Assignment                            ; Value ; From ; To                                     ;
+---------------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                ;
+---------------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                   ;
+----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_2aq1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 24          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 16384       ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 14          ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_ucq1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_q9q1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 1           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_q9q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                     ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_qis1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                     ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_mls1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                   ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_q9q1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataFIFO:data_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                     ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_qis1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                               ;
+-------------------------+-------------+----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                     ;
; LPM_WIDTH               ; 24          ; Signed Integer                                     ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                     ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                            ;
; USE_EAB                 ; ON          ; Untyped                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                            ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                            ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                            ;
; CBXI_PARAMETER          ; dcfifo_mls1 ; Untyped                                            ;
+-------------------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------+
; Parameter Name          ; Value       ; Type                                             ;
+-------------------------+-------------+--------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                          ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                   ;
; LPM_WIDTH               ; 1           ; Signed Integer                                   ;
; LPM_NUMWORDS            ; 32768       ; Signed Integer                                   ;
; LPM_WIDTHU              ; 15          ; Signed Integer                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                          ;
; USE_EAB                 ; ON          ; Untyped                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                          ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                          ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                          ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                          ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                          ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                          ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                          ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                          ;
; CBXI_PARAMETER          ; dcfifo_q9q1 ; Untyped                                          ;
+-------------------------+-------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                     ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 10                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 16384                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 24                                                                  ;
;     -- LPM_NUMWORDS        ; 16384                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 24                                                                  ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component                         ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component                       ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 24                                                                  ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component                         ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 1                                                                   ;
;     -- LPM_NUMWORDS        ; 32768                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_lo_fifo"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrlFIFO:ctrl_lo_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_lo_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_1:stop_hi_fifo"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ctrlFIFO:ctrl_hi_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataFIFO:data_hi_fifo"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_stop"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority"                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_FSM:in_FSM_inst|inbuff:inbuff_comp"                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1735                        ;
;     CLR               ; 1199                        ;
;     CLR SCLR          ; 15                          ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 455                         ;
;     SCLR              ; 18                          ;
;     plain             ; 28                          ;
; arriav_lcell_comb     ; 1091                        ;
;     arith             ; 59                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 57                          ;
;     normal            ; 1002                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 92                          ;
;         3 data inputs ; 184                         ;
;         4 data inputs ; 258                         ;
;         5 data inputs ; 86                          ;
;         6 data inputs ; 351                         ;
;     shared            ; 30                          ;
;         2 data inputs ; 30                          ;
; boundary_port         ; 81                          ;
; stratixv_ram_block    ; 240                         ;
;                       ;                             ;
; Max LUT depth         ; 6.70                        ;
; Average LUT depth     ; 3.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Dec 13 20:17:07 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Xmit -c Xmit
Warning (125092): Tcl Script File fifo_8.qip not found
    Info (125063): set_global_assignment -name QIP_FILE fifo_8.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file shift_register_4.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file xmittop.vhd
    Info (12022): Found design unit 1: xmitTop-rtl File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 24
    Info (12023): Found entity 1: xmitTop File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file in_fsm.vhd
    Info (12022): Found design unit 1: in_FSM-arch File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 29
    Info (12023): Found entity 1: in_FSM File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file out_fsm.vhd
    Info (12022): Found design unit 1: out_FSM-rtl File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 22
    Info (12023): Found entity 1: out_FSM File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file output_buffer.vhd
    Info (12022): Found design unit 1: output_buffer-SYN File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 59
    Info (12023): Found entity 1: output_buffer File: C:/altera_lite/16.0/xlit/Xmit/output_buffer.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file out_fsm_tester.v
    Info (12023): Found entity 1: out_FSM_tester File: C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file inbuff.vhd
    Info (12022): Found design unit 1: inbuff-SYN File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 59
    Info (12023): Found entity 1: inbuff File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file inbuffer.vhd
    Info (12022): Found design unit 1: inBuffer-arch File: C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd Line: 19
    Info (12023): Found entity 1: inBuffer File: C:/altera_lite/16.0/xlit/Xmit/inBuffer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inbuffcon.vhd
    Info (12022): Found design unit 1: inbuffcon-SYN File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 59
    Info (12023): Found entity 1: inbuffcon File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fifo_1.vhd
    Info (12022): Found design unit 1: fifo_1-SYN File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 59
    Info (12023): Found entity 1: FIFO_1 File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file datafifo.vhd
    Info (12022): Found design unit 1: datafifo-SYN File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 62
    Info (12023): Found entity 1: dataFIFO File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ctrlfifo.vhd
    Info (12022): Found design unit 1: ctrlfifo-SYN File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 62
    Info (12023): Found entity 1: ctrlFIFO File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file priority_fsm.vhd
    Info (12022): Found design unit 1: priority_FSM-rtl File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 29
    Info (12023): Found entity 1: priority_FSM File: C:/altera_lite/16.0/xlit/Xmit/priority_FSM.vhd Line: 5
Warning (10463): Verilog HDL Declaration warning at testbench_increments.v(9): "priority" is SystemVerilog-2005 keyword File: C:/altera_lite/16.0/xlit/Xmit/modelsim/testbench_increments.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file modelsim/testbench_increments.v
    Info (12023): Found entity 1: testbench_increments File: C:/altera_lite/16.0/xlit/Xmit/modelsim/testbench_increments.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at out_FSM_tester.v(13): created implicit net for "clock" File: C:/altera_lite/16.0/xlit/Xmit/out_FSM_tester.v Line: 13
Info (12127): Elaborating entity "xmitTop" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(172): object "lo_empty" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 172
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(173): object "hi_empty" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 173
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(187): object "hi_overflow" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 187
Warning (10036): Verilog HDL or VHDL warning at xmitTop.vhd(188): object "lo_overflow" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 188
Info (12128): Elaborating entity "in_FSM" for hierarchy "in_FSM:in_FSM_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 235
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(33): object "phyclk" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at in_FSM.vhd(35): used explicit default value for signal "hi" because signal was never assigned a value File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(36): object "emptyd" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(36): object "emptyc" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(36): object "empty_priority" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(36): object "empty_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(37): object "fulld" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(37): object "fullc" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(37): object "full_priority" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(37): object "full_stop" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at in_FSM.vhd(49): object "txen2" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 49
Warning (12125): Using design file discard_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: discard_logic-arch File: C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd Line: 18
    Info (12023): Found entity 1: discard_logic File: C:/altera_lite/16.0/xlit/Xmit/discard_logic.vhd Line: 7
Info (12128): Elaborating entity "discard_logic" for hierarchy "in_FSM:in_FSM_inst|discard_logic:dislog" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 292
Info (12128): Elaborating entity "inbuff" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 302
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/inbuff.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_2aq1.tdf
    Info (12023): Found entity 1: dcfifo_2aq1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_2aq1" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sv6.tdf
    Info (12023): Found entity 1: a_graycounter_sv6 File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_sv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_sv6" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_odc.tdf
    Info (12023): Found entity 1: a_graycounter_odc File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_odc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_odc" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf
    Info (12023): Found entity 1: altsyncram_26d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_26d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_26d1" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s07.tdf
    Info (12023): Found entity 1: decode_s07 File: C:/altera_lite/16.0/xlit/Xmit/db/decode_s07.tdf Line: 23
Info (12128): Elaborating entity "decode_s07" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|decode_s07:decode12" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_26d1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_cr7.tdf
    Info (12023): Found entity 1: mux_cr7 File: C:/altera_lite/16.0/xlit/Xmit/db/mux_cr7.tdf Line: 23
Info (12128): Elaborating entity "mux_cr7" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|mux_cr7:mux13" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_26d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_dpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_dpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_epl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_epl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_epl" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ve9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_epl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e06.tdf
    Info (12023): Found entity 1: cmpr_e06 File: C:/altera_lite/16.0/xlit/Xmit/db/cmpr_e06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_e06" for hierarchy "in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|cmpr_e06:rdempty_eq_comp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_2aq1.tdf Line: 61
Info (12128): Elaborating entity "inbuffcon" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 315
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/inbuffcon.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ucq1.tdf
    Info (12023): Found entity 1: dcfifo_ucq1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ucq1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_ucq1" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf
    Info (12023): Found entity 1: altsyncram_u8d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_u8d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_u8d1" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ucq1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qs7.tdf
    Info (12023): Found entity 1: mux_qs7 File: C:/altera_lite/16.0/xlit/Xmit/db/mux_qs7.tdf Line: 23
Info (12128): Elaborating entity "mux_qs7" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|mux_qs7:mux7" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_u8d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_fpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_fpl" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ucq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_7f9.tdf
    Info (12023): Found entity 1: dffpipe_7f9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_7f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_7f9" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_fpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_mpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_mpl" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_ucq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8f9.tdf
    Info (12023): Found entity 1: dffpipe_8f9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_8f9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8f9" for hierarchy "in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_mpl.tdf Line: 35
Info (12128): Elaborating entity "FIFO_1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 328
Info (12128): Elaborating entity "dcfifo" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
Info (12133): Instantiated megafunction "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/FIFO_1.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "1"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_q9q1.tdf
    Info (12023): Found entity 1: dcfifo_q9q1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_q9q1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf
    Info (12023): Found entity 1: a_graycounter_tv6 File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_tv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_tv6" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pdc.tdf
    Info (12023): Found entity 1: a_graycounter_pdc File: C:/altera_lite/16.0/xlit/Xmit/db/a_graycounter_pdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pdc" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m5d1.tdf
    Info (12023): Found entity 1: altsyncram_m5d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_m5d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_m5d1" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_v07.tdf
    Info (12023): Found entity 1: decode_v07 File: C:/altera_lite/16.0/xlit/Xmit/db/decode_v07.tdf Line: 23
Info (12128): Elaborating entity "decode_v07" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_m5d1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8r7.tdf
    Info (12023): Found entity 1: mux_8r7 File: C:/altera_lite/16.0/xlit/Xmit/db/mux_8r7.tdf Line: 23
Info (12128): Elaborating entity "mux_8r7" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_m5d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_rpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rpl" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ef9.tdf
    Info (12023): Found entity 1: dffpipe_ef9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ef9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ef9" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_rpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_spl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_spl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_spl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_spl" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ff9.tdf
    Info (12023): Found entity 1: dffpipe_ff9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_ff9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ff9" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_spl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f06.tdf
    Info (12023): Found entity 1: cmpr_f06 File: C:/altera_lite/16.0/xlit/Xmit/db/cmpr_f06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f06" for hierarchy "in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_q9q1.tdf Line: 61
Warning (12125): Using design file pakstak.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pakstak-arch File: C:/altera_lite/16.0/xlit/Xmit/pakstak.vhd Line: 16
    Info (12023): Found entity 1: pakstak File: C:/altera_lite/16.0/xlit/Xmit/pakstak.vhd Line: 7
Info (12128): Elaborating entity "pakstak" for hierarchy "in_FSM:in_FSM_inst|pakstak:packetstack" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 354
Warning (12125): Using design file tren.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: tren-arch File: C:/altera_lite/16.0/xlit/Xmit/tren.vhd Line: 14
    Info (12023): Found entity 1: tren File: C:/altera_lite/16.0/xlit/Xmit/tren.vhd Line: 4
Info (12128): Elaborating entity "tren" for hierarchy "in_FSM:in_FSM_inst|tren:transmitenable" File: C:/altera_lite/16.0/xlit/Xmit/in_FSM.vhd Line: 363
Warning (12125): Using design file monitoring_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: monitoring_logic-buffered File: C:/altera_lite/16.0/xlit/Xmit/monitoring_logic.vhd Line: 16
    Info (12023): Found entity 1: monitoring_logic File: C:/altera_lite/16.0/xlit/Xmit/monitoring_logic.vhd Line: 3
Info (12128): Elaborating entity "monitoring_logic" for hierarchy "monitoring_logic:monitoring_logic_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 256
Info (12128): Elaborating entity "priority_FSM" for hierarchy "priority_FSM:priority_FSM_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 271
Info (12128): Elaborating entity "out_FSM" for hierarchy "out_FSM:output_FSM_inst" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 293
Warning (10036): Verilog HDL or VHDL warning at out_FSM.vhd(28): object "count" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at out_FSM.vhd(30): object "frame_count" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at out_FSM.vhd(32): object "rden" assigned a value but never read File: C:/altera_lite/16.0/xlit/Xmit/out_FSM.vhd Line: 32
Info (12128): Elaborating entity "dataFIFO" for hierarchy "dataFIFO:data_hi_fifo" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 310
Info (12128): Elaborating entity "dcfifo" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 113
Info (12133): Instantiated megafunction "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/dataFIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qis1.tdf
    Info (12023): Found entity 1: dcfifo_qis1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_qis1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_qis1" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_uab.tdf
    Info (12023): Found entity 1: a_gray2bin_uab File: C:/altera_lite/16.0/xlit/Xmit/db/a_gray2bin_uab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_uab" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_qis1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_56d1.tdf
    Info (12023): Found entity 1: altsyncram_56d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_56d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_56d1" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_qis1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fr7.tdf
    Info (12023): Found entity 1: mux_fr7 File: C:/altera_lite/16.0/xlit/Xmit/db/mux_fr7.tdf Line: 23
Info (12128): Elaborating entity "mux_fr7" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|mux_fr7:mux13" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_56d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ppl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ppl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_ppl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_ppl" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_qis1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bf9.tdf
    Info (12023): Found entity 1: dffpipe_bf9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_bf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_bf9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_ppl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cf9.tdf
    Info (12023): Found entity 1: dffpipe_cf9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_cf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cf9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_qis1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_qpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_qpl" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_qis1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_df9.tdf
    Info (12023): Found entity 1: dffpipe_df9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_df9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_df9" for hierarchy "dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_qpl.tdf Line: 35
Info (12128): Elaborating entity "ctrlFIFO" for hierarchy "ctrlFIFO:ctrl_hi_fifo" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 325
Info (12128): Elaborating entity "dcfifo" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 113
Info (12130): Elaborated megafunction instantiation "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 113
Info (12133): Instantiated megafunction "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/altera_lite/16.0/xlit/Xmit/ctrlFIFO.vhd Line: 113
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mls1.tdf
    Info (12023): Found entity 1: dcfifo_mls1 File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mls1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_mls1" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf
    Info (12023): Found entity 1: altsyncram_09d1 File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_09d1" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mls1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_us7.tdf
    Info (12023): Found entity 1: mux_us7 File: C:/altera_lite/16.0/xlit/Xmit/db/mux_us7.tdf Line: 23
Info (12128): Elaborating entity "mux_us7" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|mux_us7:mux7" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tpl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_tpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tpl" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mls1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gf9.tdf
    Info (12023): Found entity 1: dffpipe_gf9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_gf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gf9" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_tpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_upl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_upl File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_upl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_upl" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp" File: C:/altera_lite/16.0/xlit/Xmit/db/dcfifo_mls1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hf9.tdf
    Info (12023): Found entity 1: dffpipe_hf9 File: C:/altera_lite/16.0/xlit/Xmit/db/dffpipe_hf9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hf9" for hierarchy "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11" File: C:/altera_lite/16.0/xlit/Xmit/db/alt_synch_pipe_upl.tdf Line: 35
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a0" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 52
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a1" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 84
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a2" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 116
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a3" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 148
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a4" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 180
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a5" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 212
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a6" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 244
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a7" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 276
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a8" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 308
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a9" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 340
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a10" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 372
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a11" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 404
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a24" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 820
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a25" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 852
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a26" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 884
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a27" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 916
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a28" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 948
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a29" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 980
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a30" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1012
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a31" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1044
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a32" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1076
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a33" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1108
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a34" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1140
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a35" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1172
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a48" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1588
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a49" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1620
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a50" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1652
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a51" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1684
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a52" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1716
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a53" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1748
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a54" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1780
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a55" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1812
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a56" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1844
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a57" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1876
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a58" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1908
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a59" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1940
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a72" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2356
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a73" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2388
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a74" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2420
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a75" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2452
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a76" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2484
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a77" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2516
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a78" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2548
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a79" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2580
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a80" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2612
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a81" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2644
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a82" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2676
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a83" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2708
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a0" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 52
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a1" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 84
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a2" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 116
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a3" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 148
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a4" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 180
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a5" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 212
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a6" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 244
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a7" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 276
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a8" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 308
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a9" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 340
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a10" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 372
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a11" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 404
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a24" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 820
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a25" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 852
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a26" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 884
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a27" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 916
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a28" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 948
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a29" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 980
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a30" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1012
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a31" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1044
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a32" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1076
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a33" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1108
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a34" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1140
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a35" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1172
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a48" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1588
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a49" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1620
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a50" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1652
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a51" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1684
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a52" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1716
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a53" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1748
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a54" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1780
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a55" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1812
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a56" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1844
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a57" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1876
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a58" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1908
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a59" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 1940
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a72" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2356
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a73" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2388
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a74" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2420
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a75" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2452
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a76" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2484
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a77" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2516
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a78" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2548
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a79" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2580
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a80" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2612
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a81" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2644
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a82" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2676
        Warning (14320): Synthesized away node "ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ram_block5a83" File: C:/altera_lite/16.0/xlit/Xmit/db/altsyncram_09d1.tdf Line: 2708
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "clk_phy_2" is converted into an equivalent circuit using register "clk_phy_2~_emulated" and latch "clk_phy_2~1" File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 208
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "m_tx_frame[12]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[13]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[14]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[15]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[16]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[17]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[18]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[19]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[20]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[21]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[22]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
    Warning (13410): Pin "m_tx_frame[23]" is stuck at GND File: C:/altera_lite/16.0/xlit/Xmit/xmitTop.vhd Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2575 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 2254 logic cells
    Info (21064): Implemented 240 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 1005 megabytes
    Info: Processing ended: Tue Dec 13 20:17:55 2016
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:11


