m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/sim_reg_siso_lr
T_opt
!s110 1748391937
V_P=W:GQV7nBQhSnJ6S]eV3
04 10 4 work reg_siso_N fast 0
=2-ac675dfda9e9-68365801-2b9-61bc
R1
!s12f OEM25U1 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vreg_siso_lr
2D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_lr.v
Z4 !s110 1748391927
!i10b 1
!s100 1I6UWYc^jJg59V<z0D2oA1
Imaaz@iCYQCEK59HP>6^Vn2
R2
w1748391634
8D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_lr.v
FD:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_lr.v
!i122 4
L0 1 10
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1748391927.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_lr.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_lr.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vreg_siso_M
2D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v
R4
!i10b 1
!s100 g7=lN3MmoBWB[^5nWIjfV1
I;^6F13Uefa0VDPDz=F9nB1
R2
w1748391705
8D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v
FD:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v
!i122 5
Z9 L0 1 23
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v|
!i113 0
R8
R3
nreg_siso_@m
vreg_siso_N
2D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
R4
!i10b 1
!s100 @61?hNGQ9cjek405VPA;m3
I<5T?`4P^Jahc0Gk4cIj@U1
R2
w1748391702
8D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
FD:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
!i122 3
R9
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v|
!i113 0
R8
R3
nreg_siso_@n
