<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › prefetch.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>prefetch.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 by Ralf Baechle</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_PREFETCH_H</span>
<span class="cp">#define __ASM_PREFETCH_H</span>


<span class="cm">/*</span>
<span class="cm"> * R5000 and RM5200 implements pref and prefx instructions but they&#39;re nops, so</span>
<span class="cm"> * rather than wasting time we pretend these processors don&#39;t support</span>
<span class="cm"> * prefetching at all.</span>
<span class="cm"> *</span>
<span class="cm"> * R5432 implements Load, Store, LoadStreamed, StoreStreamed, LoadRetained,</span>
<span class="cm"> * StoreRetained and WriteBackInvalidate but not Pref_PrepareForStore.</span>
<span class="cm"> *</span>
<span class="cm"> * Hell (and the book on my shelf I can&#39;t open ...) know what the R8000 does.</span>
<span class="cm"> *</span>
<span class="cm"> * RM7000 version 1.0 interprets all hints as Pref_Load; version 2.0 implements</span>
<span class="cm"> * Pref_PrepareForStore also.</span>
<span class="cm"> *</span>
<span class="cm"> * RM9000 is MIPS IV but implements prefetching like MIPS32/MIPS64; it&#39;s</span>
<span class="cm"> * Pref_WriteBackInvalidate is a nop and Pref_PrepareForStore is broken in</span>
<span class="cm"> * current versions due to erratum G105.</span>
<span class="cm"> *</span>
<span class="cm"> * VR5500 (including VR5701 and VR7701) only implement load prefetch.</span>
<span class="cm"> *</span>
<span class="cm"> * Finally MIPS32 and MIPS64 implement all of the following hints.</span>
<span class="cm"> */</span>

<span class="cp">#define Pref_Load			0</span>
<span class="cp">#define Pref_Store			1</span>
						<span class="cm">/* 2 and 3 are reserved */</span>
<span class="cp">#define Pref_LoadStreamed		4</span>
<span class="cp">#define Pref_StoreStreamed		5</span>
<span class="cp">#define Pref_LoadRetained		6</span>
<span class="cp">#define Pref_StoreRetained		7</span>
						<span class="cm">/* 8 ... 24 are reserved */</span>
<span class="cp">#define Pref_WriteBackInvalidate	25</span>
<span class="cp">#define Pref_PrepareForStore		30</span>

<span class="cp">#ifdef __ASSEMBLY__</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">__pref</span> <span class="n">hint</span> <span class="n">addr</span>
<span class="cp">#ifdef CONFIG_CPU_HAS_PREFETCH</span>
	<span class="n">pref</span>	<span class="err">\</span><span class="n">hint</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_load</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_Load</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_store</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_Store</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_load_streamed</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_LoadStreamed</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_store_streamed</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_StoreStreamed</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_load_retained</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_LoadRetained</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_store_retained</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_StoreRetained</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_wback_inv</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_WriteBackInvalidate</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">pref_prepare_for_store</span> <span class="n">addr</span>
	<span class="n">__pref</span>	<span class="n">Pref_PrepareForStore</span><span class="p">,</span> <span class="err">\</span><span class="n">addr</span>
	<span class="p">.</span><span class="n">endm</span>

<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_PREFETCH_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
