From df82eeadc6f3c2d31c227ac3281e704b96c84f51 Mon Sep 17 00:00:00 2001
From: Junxiao Chang <junxiao.chang@intel.com>
Date: Thu, 6 Jul 2023 15:04:21 +0800
Subject: [PATCH 0105/2351] Revert "drm/i915/mtl: C20 HDMI state calculations"

This reverts commit d5b58bb3ad1bc4b52cb744dc93846104ba1e1a63.
---
 drivers/gpu/drm/i915/display/intel_cx0_phy.c | 10 ----------
 1 file changed, 10 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_cx0_phy.c b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
index 97ec46c1a9303..4bd275222ead7 100644
--- a/drivers/gpu/drm/i915/display/intel_cx0_phy.c
+++ b/drivers/gpu/drm/i915/display/intel_cx0_phy.c
@@ -1739,19 +1739,9 @@ intel_c20_pll_tables_get(struct intel_crtc_state *crtc_state,
 int intel_c20pll_calc_state(struct intel_crtc_state *crtc_state,
 			    struct intel_encoder *encoder)
 {
-	struct drm_i915_private *i915 = to_i915(encoder->base.dev);
-	enum phy phy = intel_port_to_phy(i915, encoder->port);
 	const struct intel_c20pll_state * const *tables;
 	int i;
 
-	if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_HDMI)) {
-		if (intel_c20_phy_check_hdmi_link_rate(crtc_state->port_clock) != MODE_OK) {
-			drm_dbg_kms(&i915->drm, "Can't support HDMI link rate %d on phy %c.\n",
-				    crtc_state->port_clock, phy_name(phy));
-			return -EINVAL;
-		}
-	}
-
 	tables = intel_c20_pll_tables_get(crtc_state, encoder);
 	if (!tables)
 		return -EINVAL;
-- 
2.25.1

