// Seed: 587448806
`define pp_13 0
`timescale 1ps / 1 ps
`define pp_14 0
`define pp_15 0
`define pp_16 0
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    inout id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input logic id_12
    , id_13
);
  type_24(
      1'd0, id_4, id_7
  );
  logic id_14 = (1);
  logic id_15;
  type_0 id_16 (
      .id_0(id_12),
      .id_1(id_1)
  );
  assign id_6 = 1;
  logic id_17;
  assign id_0 = id_2;
  type_28 id_18 (
      id_14 && 1 && 1,
      id_10
  );
endmodule
