{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 10:35:55 2018 " "Info: Processing started: Mon Jan 08 10:35:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|S\[0\] " "Warning: Node \"cpu_order:inst3\|S\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|tmp\[0\] " "Warning: Node \"cpu_order:inst3\|tmp\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|tmp\[1\] " "Warning: Node \"cpu_order:inst3\|tmp\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|tmp\[2\] " "Warning: Node \"cpu_order:inst3\|tmp\[2\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|tmp\[3\] " "Warning: Node \"cpu_order:inst3\|tmp\[3\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|CS_n " "Warning: Node \"cpu_order:inst3\|CS_n\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[0\]_68 " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[0\]_68\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|DL " "Warning: Node \"cpu_order:inst3\|DL\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[4\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[4\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|MADD\[1\] " "Warning: Node \"cpu_order:inst3\|MADD\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|W\[0\] " "Warning: Node \"cpu_order:inst3\|W\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|W\[1\] " "Warning: Node \"cpu_order:inst3\|W\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|FR_BUS " "Warning: Node \"cpu_order:inst3\|FR_BUS\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|F_BUS " "Warning: Node \"cpu_order:inst3\|F_BUS\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|FL_BUS " "Warning: Node \"cpu_order:inst3\|FL_BUS\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[4\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[4\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[0\]_116 " "Warning: Node \"CPU_ALU:inst\|ALU_out\[0\]_116\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[3\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[3\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|MADD\[0\] " "Warning: Node \"cpu_order:inst3\|MADD\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[5\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[5\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[6\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[6\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[7\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[7\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|R\[0\] " "Warning: Node \"cpu_order:inst3\|R\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|R\[1\] " "Warning: Node \"cpu_order:inst3\|R\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|W_Add\[0\] " "Warning: Node \"cpu_order:inst3\|W_Add\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|W_Add\[1\] " "Warning: Node \"cpu_order:inst3\|W_Add\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|R_Add\[0\] " "Warning: Node \"cpu_order:inst3\|R_Add\[0\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|R_Add\[1\] " "Warning: Node \"cpu_order:inst3\|R_Add\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|S\[3\] " "Warning: Node \"cpu_order:inst3\|S\[3\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|S\[2\] " "Warning: Node \"cpu_order:inst3\|S\[2\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|S\[1\] " "Warning: Node \"cpu_order:inst3\|S\[1\]\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[5\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[5\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[6\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[6\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[7\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[7\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[2\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[2\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[3\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[3\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_order:inst3\|W_n " "Warning: Node \"cpu_order:inst3\|W_n\" is a latch" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[0\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[0\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_SHIFT:inst8\|Data_out\[1\]\$latch " "Warning: Node \"CPU_SHIFT:inst8\|Data_out\[1\]\$latch\" is a latch" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[2\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[2\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[1\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[1\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst\|ALU_out\[0\]\$latch " "Warning: Node \"CPU_ALU:inst\|ALU_out\[0\]\$latch\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|S\[1\] " "Info: Detected ripple clock \"cpu_order:inst3\|S\[1\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|S\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|S\[2\] " "Info: Detected ripple clock \"cpu_order:inst3\|S\[2\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|S\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|S\[3\] " "Info: Detected ripple clock \"cpu_order:inst3\|S\[3\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|S\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|FL_BUS " "Info: Detected ripple clock \"cpu_order:inst3\|FL_BUS\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|FL_BUS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|F_BUS " "Info: Detected ripple clock \"cpu_order:inst3\|F_BUS\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|F_BUS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|FR_BUS " "Info: Detected ripple clock \"cpu_order:inst3\|FR_BUS\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|FR_BUS" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|tmp\[3\] " "Info: Detected ripple clock \"cpu_order:inst3\|tmp\[3\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|tmp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|tmp\[2\] " "Info: Detected ripple clock \"cpu_order:inst3\|tmp\[2\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|tmp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|tmp\[1\] " "Info: Detected ripple clock \"cpu_order:inst3\|tmp\[1\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|tmp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|tmp\[0\] " "Info: Detected ripple clock \"cpu_order:inst3\|tmp\[0\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|tmp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu_order:inst3\|S\[0\] " "Info: Detected ripple clock \"cpu_order:inst3\|S\[0\]\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|S\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_ALU:inst\|Mux6~0 " "Info: Detected gated clock \"CPU_ALU:inst\|Mux6~0\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_ALU:inst\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst3\|FL_BUS~1 " "Info: Detected gated clock \"cpu_order:inst3\|FL_BUS~1\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|FL_BUS~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst3\|FL_BUS~0 " "Info: Detected gated clock \"cpu_order:inst3\|FL_BUS~0\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|FL_BUS~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_SHIFT:inst8\|Data_out\[7\]~23 " "Info: Detected gated clock \"CPU_SHIFT:inst8\|Data_out\[7\]~23\" as buffer" {  } { { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_SHIFT:inst8\|Data_out\[7\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst3\|Mux12~0 " "Info: Detected gated clock \"cpu_order:inst3\|Mux12~0\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|Mux12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu_order:inst3\|F_BUS~1 " "Info: Detected gated clock \"cpu_order:inst3\|F_BUS~1\" as buffer" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_order:inst3\|F_BUS~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_SM:inst7\|tmp " "Info: Detected ripple clock \"CPU_SM:inst7\|tmp\" as buffer" {  } { { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } } { "h:/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_SM:inst7\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cpu_order:inst3\|W_Add\[0\] register CPU_RAM:inst12\|mem~467 40.99 MHz 24.398 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.99 MHz between source register \"cpu_order:inst3\|W_Add\[0\]\" and destination register \"CPU_RAM:inst12\|mem~467\" (period= 24.398 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.153 ns + Longest register register " "Info: + Longest register to register delay is 6.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_order:inst3\|W_Add\[0\] 1 REG LCCOMB_X22_Y14_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 11; REG Node = 'cpu_order:inst3\|W_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.228 ns) 0.501 ns CPU_REGISTER_GROUP:inst17\|Mux15~0 2 COMB LCCOMB_X22_Y14_N8 6 " "Info: 2: + IC(0.273 ns) + CELL(0.228 ns) = 0.501 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 6; COMB Node = 'CPU_REGISTER_GROUP:inst17\|Mux15~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux15~0 } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.228 ns) 0.989 ns CPU_MUX:inst2\|data_out\[0\]~15 3 COMB LCCOMB_X22_Y14_N0 174 " "Info: 3: + IC(0.260 ns) + CELL(0.228 ns) = 0.989 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 174; COMB Node = 'CPU_MUX:inst2\|data_out\[0\]~15'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { CPU_REGISTER_GROUP:inst17|Mux15~0 CPU_MUX:inst2|data_out[0]~15 } "NODE_NAME" } } { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.272 ns) 2.284 ns CPU_RAM:inst12\|mem~567 4 COMB LCCOMB_X17_Y16_N4 1 " "Info: 4: + IC(1.023 ns) + CELL(0.272 ns) = 2.284 ns; Loc. = LCCOMB_X17_Y16_N4; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~567'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~567 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.272 ns) 3.135 ns CPU_RAM:inst12\|mem~568 5 COMB LCCOMB_X17_Y15_N6 1 " "Info: 5: + IC(0.579 ns) + CELL(0.272 ns) = 3.135 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~568'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { CPU_RAM:inst12|mem~567 CPU_RAM:inst12|mem~568 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.053 ns) 4.268 ns CPU_RAM:inst12\|mem~569 6 COMB LCCOMB_X22_Y13_N18 2 " "Info: 6: + IC(1.080 ns) + CELL(0.053 ns) = 4.268 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 2; COMB Node = 'CPU_RAM:inst12\|mem~569'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { CPU_RAM:inst12|mem~568 CPU_RAM:inst12|mem~569 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 4.643 ns CPU_SHIFT:inst8\|Data_out\[3\]~43 7 COMB LCCOMB_X22_Y13_N0 61 " "Info: 7: + IC(0.221 ns) + CELL(0.154 ns) = 4.643 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 61; COMB Node = 'CPU_SHIFT:inst8\|Data_out\[3\]~43'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { CPU_RAM:inst12|mem~569 CPU_SHIFT:inst8|Data_out[3]~43 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.309 ns) 6.153 ns CPU_RAM:inst12\|mem~467 8 REG LCFF_X17_Y15_N7 1 " "Info: 8: + IC(1.201 ns) + CELL(0.309 ns) = 6.153 ns; Loc. = LCFF_X17_Y15_N7; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~467'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { CPU_SHIFT:inst8|Data_out[3]~43 CPU_RAM:inst12|mem~467 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 24.64 % ) " "Info: Total cell delay = 1.516 ns ( 24.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.637 ns ( 75.36 % ) " "Info: Total interconnect delay = 4.637 ns ( 75.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux15~0 CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~567 CPU_RAM:inst12|mem~568 CPU_RAM:inst12|mem~569 CPU_SHIFT:inst8|Data_out[3]~43 CPU_RAM:inst12|mem~467 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.153 ns" { cpu_order:inst3|W_Add[0] {} CPU_REGISTER_GROUP:inst17|Mux15~0 {} CPU_MUX:inst2|data_out[0]~15 {} CPU_RAM:inst12|mem~567 {} CPU_RAM:inst12|mem~568 {} CPU_RAM:inst12|mem~569 {} CPU_SHIFT:inst8|Data_out[3]~43 {} CPU_RAM:inst12|mem~467 {} } { 0.000ns 0.273ns 0.260ns 1.023ns 0.579ns 1.080ns 0.221ns 1.201ns } { 0.000ns 0.228ns 0.228ns 0.272ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.956 ns - Smallest " "Info: - Smallest clock skew is -5.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 496 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns CPU_RAM:inst12\|mem~467 3 REG LCFF_X17_Y15_N7 1 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N7; Fanout = 1; REG Node = 'CPU_RAM:inst12\|mem~467'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl CPU_RAM:inst12|mem~467 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl CPU_RAM:inst12|mem~467 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst12|mem~467 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.419 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.712 ns) 3.158 ns CPU_SM:inst7\|tmp 2 REG LCFF_X18_Y18_N27 29 " "Info: 2: + IC(1.592 ns) + CELL(0.712 ns) = 3.158 ns; Loc. = LCFF_X18_Y18_N27; Fanout = 29; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.053 ns) 4.233 ns cpu_order:inst3\|tmp\[2\] 3 REG LCCOMB_X26_Y17_N26 5 " "Info: 3: + IC(1.022 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 5; REG Node = 'cpu_order:inst3\|tmp\[2\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.225 ns) 5.097 ns cpu_order:inst3\|Mux12~0 4 COMB LCCOMB_X26_Y15_N14 2 " "Info: 4: + IC(0.639 ns) + CELL(0.225 ns) = 5.097 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 2; COMB Node = 'cpu_order:inst3\|Mux12~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 5.751 ns cpu_order:inst3\|F_BUS~1 5 COMB LCCOMB_X26_Y17_N8 6 " "Info: 5: + IC(0.601 ns) + CELL(0.053 ns) = 5.751 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 6; COMB Node = 'cpu_order:inst3\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.000 ns) 7.453 ns cpu_order:inst3\|F_BUS~1clkctrl 6 COMB CLKCTRL_G12 5 " "Info: 6: + IC(1.702 ns) + CELL(0.000 ns) = 7.453 ns; Loc. = CLKCTRL_G12; Fanout = 5; COMB Node = 'cpu_order:inst3\|F_BUS~1clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 8.419 ns cpu_order:inst3\|W_Add\[0\] 7 REG LCCOMB_X22_Y14_N2 11 " "Info: 7: + IC(0.913 ns) + CELL(0.053 ns) = 8.419 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 11; REG Node = 'cpu_order:inst3\|W_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 23.16 % ) " "Info: Total cell delay = 1.950 ns ( 23.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.469 ns ( 76.84 % ) " "Info: Total interconnect delay = 6.469 ns ( 76.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.419 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.419 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|F_BUS~1clkctrl {} cpu_order:inst3|W_Add[0] {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 1.702ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl CPU_RAM:inst12|mem~467 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst12|mem~467 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.419 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.419 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|F_BUS~1clkctrl {} cpu_order:inst3|W_Add[0] {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 1.702ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "6.153 ns" { cpu_order:inst3|W_Add[0] CPU_REGISTER_GROUP:inst17|Mux15~0 CPU_MUX:inst2|data_out[0]~15 CPU_RAM:inst12|mem~567 CPU_RAM:inst12|mem~568 CPU_RAM:inst12|mem~569 CPU_SHIFT:inst8|Data_out[3]~43 CPU_RAM:inst12|mem~467 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "6.153 ns" { cpu_order:inst3|W_Add[0] {} CPU_REGISTER_GROUP:inst17|Mux15~0 {} CPU_MUX:inst2|data_out[0]~15 {} CPU_RAM:inst12|mem~567 {} CPU_RAM:inst12|mem~568 {} CPU_RAM:inst12|mem~569 {} CPU_SHIFT:inst8|Data_out[3]~43 {} CPU_RAM:inst12|mem~467 {} } { 0.000ns 0.273ns 0.260ns 1.023ns 0.579ns 1.080ns 0.221ns 1.201ns } { 0.000ns 0.228ns 0.228ns 0.272ns 0.272ns 0.053ns 0.154ns 0.309ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl CPU_RAM:inst12|mem~467 } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst12|mem~467 {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.419 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|W_Add[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.419 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|F_BUS~1clkctrl {} cpu_order:inst3|W_Add[0] {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 1.702ns 0.913ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 197 " "Warning: Circuit may not operate. Detected 197 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU_REGISTER_GROUP:inst17\|R_A\[0\] CPU_ALU:inst\|ALU_out\[0\]\$latch clk 5.11 ns " "Info: Found hold time violation between source  pin or register \"CPU_REGISTER_GROUP:inst17\|R_A\[0\]\" and destination pin or register \"CPU_ALU:inst\|ALU_out\[0\]\$latch\" for clock \"clk\" (Hold time is 5.11 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.291 ns + Largest " "Info: + Largest clock skew is 7.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.752 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.712 ns) 3.158 ns CPU_SM:inst7\|tmp 2 REG LCFF_X18_Y18_N27 29 " "Info: 2: + IC(1.592 ns) + CELL(0.712 ns) = 3.158 ns; Loc. = LCFF_X18_Y18_N27; Fanout = 29; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.053 ns) 4.233 ns cpu_order:inst3\|tmp\[2\] 3 REG LCCOMB_X26_Y17_N26 5 " "Info: 3: + IC(1.022 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 5; REG Node = 'cpu_order:inst3\|tmp\[2\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.225 ns) 5.097 ns cpu_order:inst3\|Mux12~0 4 COMB LCCOMB_X26_Y15_N14 2 " "Info: 4: + IC(0.639 ns) + CELL(0.225 ns) = 5.097 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 2; COMB Node = 'cpu_order:inst3\|Mux12~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 5.751 ns cpu_order:inst3\|F_BUS~1 5 COMB LCCOMB_X26_Y17_N8 6 " "Info: 5: + IC(0.601 ns) + CELL(0.053 ns) = 5.751 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 6; COMB Node = 'cpu_order:inst3\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.053 ns) 6.121 ns cpu_order:inst3\|S\[3\] 6 REG LCCOMB_X26_Y17_N10 3 " "Info: 6: + IC(0.317 ns) + CELL(0.053 ns) = 6.121 ns; Loc. = LCCOMB_X26_Y17_N10; Fanout = 3; REG Node = 'cpu_order:inst3\|S\[3\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.370 ns" { cpu_order:inst3|F_BUS~1 cpu_order:inst3|S[3] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.366 ns) 7.339 ns CPU_ALU:inst\|Mux6~0 7 COMB LCCOMB_X21_Y18_N16 2 " "Info: 7: + IC(0.852 ns) + CELL(0.366 ns) = 7.339 ns; Loc. = LCCOMB_X21_Y18_N16; Fanout = 2; COMB Node = 'CPU_ALU:inst\|Mux6~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { cpu_order:inst3|S[3] CPU_ALU:inst|Mux6~0 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.000 ns) 8.819 ns CPU_ALU:inst\|Mux6~0clkctrl 8 COMB CLKCTRL_G15 8 " "Info: 8: + IC(1.480 ns) + CELL(0.000 ns) = 8.819 ns; Loc. = CLKCTRL_G15; Fanout = 8; COMB Node = 'CPU_ALU:inst\|Mux6~0clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.053 ns) 9.752 ns CPU_ALU:inst\|ALU_out\[0\]\$latch 9 REG LCCOMB_X14_Y15_N14 3 " "Info: 9: + IC(0.880 ns) + CELL(0.053 ns) = 9.752 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 3; REG Node = 'CPU_ALU:inst\|ALU_out\[0\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[0]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.369 ns ( 24.29 % ) " "Info: Total cell delay = 2.369 ns ( 24.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.383 ns ( 75.71 % ) " "Info: Total interconnect delay = 7.383 ns ( 75.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.752 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|S[3] CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.752 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|S[3] {} CPU_ALU:inst|Mux6~0 {} CPU_ALU:inst|Mux6~0clkctrl {} CPU_ALU:inst|ALU_out[0]$latch {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 0.317ns 0.852ns 1.480ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.053ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 496 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 496; COMB Node = 'clk~clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns CPU_REGISTER_GROUP:inst17\|R_A\[0\] 3 REG LCFF_X15_Y15_N25 4 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N25; Fanout = 4; REG Node = 'CPU_REGISTER_GROUP:inst17\|R_A\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { clk~clkctrl CPU_REGISTER_GROUP:inst17|R_A[0] } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl CPU_REGISTER_GROUP:inst17|R_A[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_REGISTER_GROUP:inst17|R_A[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.752 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|S[3] CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.752 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|S[3] {} CPU_ALU:inst|Mux6~0 {} CPU_ALU:inst|Mux6~0clkctrl {} CPU_ALU:inst|ALU_out[0]$latch {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 0.317ns 0.852ns 1.480ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.053ns 0.366ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl CPU_REGISTER_GROUP:inst17|R_A[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_REGISTER_GROUP:inst17|R_A[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.087 ns - Shortest register register " "Info: - Shortest register to register delay is 2.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_REGISTER_GROUP:inst17\|R_A\[0\] 1 REG LCFF_X15_Y15_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y15_N25; Fanout = 4; REG Node = 'CPU_REGISTER_GROUP:inst17\|R_A\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_REGISTER_GROUP:inst17|R_A[0] } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.225 ns) 0.447 ns CPU_REGISTER_GROUP:inst17\|Mux7~1 2 COMB LCCOMB_X15_Y15_N22 2 " "Info: 2: + IC(0.222 ns) + CELL(0.225 ns) = 0.447 ns; Loc. = LCCOMB_X15_Y15_N22; Fanout = 2; COMB Node = 'CPU_REGISTER_GROUP:inst17\|Mux7~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.447 ns" { CPU_REGISTER_GROUP:inst17|R_A[0] CPU_REGISTER_GROUP:inst17|Mux7~1 } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.418 ns) 1.079 ns CPU_ALU:inst\|Add0~6 3 COMB LCCOMB_X15_Y15_N2 1 " "Info: 3: + IC(0.214 ns) + CELL(0.418 ns) = 1.079 ns; Loc. = LCCOMB_X15_Y15_N2; Fanout = 1; COMB Node = 'CPU_ALU:inst\|Add0~6'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { CPU_REGISTER_GROUP:inst17|Mux7~1 CPU_ALU:inst|Add0~6 } "NODE_NAME" } } { "h:/quartus_2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "h:/quartus_2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.225 ns) 1.655 ns CPU_ALU:inst\|Mux4~12 4 COMB LCCOMB_X14_Y15_N12 1 " "Info: 4: + IC(0.351 ns) + CELL(0.225 ns) = 1.655 ns; Loc. = LCCOMB_X14_Y15_N12; Fanout = 1; COMB Node = 'CPU_ALU:inst\|Mux4~12'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { CPU_ALU:inst|Add0~6 CPU_ALU:inst|Mux4~12 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 2.087 ns CPU_ALU:inst\|ALU_out\[0\]\$latch 5 REG LCCOMB_X14_Y15_N14 3 " "Info: 5: + IC(0.207 ns) + CELL(0.225 ns) = 2.087 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 3; REG Node = 'CPU_ALU:inst\|ALU_out\[0\]\$latch'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { CPU_ALU:inst|Mux4~12 CPU_ALU:inst|ALU_out[0]$latch } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.093 ns ( 52.37 % ) " "Info: Total cell delay = 1.093 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 47.63 % ) " "Info: Total interconnect delay = 0.994 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CPU_REGISTER_GROUP:inst17|R_A[0] CPU_REGISTER_GROUP:inst17|Mux7~1 CPU_ALU:inst|Add0~6 CPU_ALU:inst|Mux4~12 CPU_ALU:inst|ALU_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { CPU_REGISTER_GROUP:inst17|R_A[0] {} CPU_REGISTER_GROUP:inst17|Mux7~1 {} CPU_ALU:inst|Add0~6 {} CPU_ALU:inst|Mux4~12 {} CPU_ALU:inst|ALU_out[0]$latch {} } { 0.000ns 0.222ns 0.214ns 0.351ns 0.207ns } { 0.000ns 0.225ns 0.418ns 0.225ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 59 -1 0 } } { "CPU_ALU.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_ALU.vhd" 20 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.752 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|S[3] CPU_ALU:inst|Mux6~0 CPU_ALU:inst|Mux6~0clkctrl CPU_ALU:inst|ALU_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.752 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|S[3] {} CPU_ALU:inst|Mux6~0 {} CPU_ALU:inst|Mux6~0clkctrl {} CPU_ALU:inst|ALU_out[0]$latch {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 0.317ns 0.852ns 1.480ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.053ns 0.366ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clk clk~clkctrl CPU_REGISTER_GROUP:inst17|R_A[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_REGISTER_GROUP:inst17|R_A[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { CPU_REGISTER_GROUP:inst17|R_A[0] CPU_REGISTER_GROUP:inst17|Mux7~1 CPU_ALU:inst|Add0~6 CPU_ALU:inst|Mux4~12 CPU_ALU:inst|ALU_out[0]$latch } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { CPU_REGISTER_GROUP:inst17|R_A[0] {} CPU_REGISTER_GROUP:inst17|Mux7~1 {} CPU_ALU:inst|Add0~6 {} CPU_ALU:inst|Mux4~12 {} CPU_ALU:inst|ALU_out[0]$latch {} } { 0.000ns 0.222ns 0.214ns 0.351ns 0.207ns } { 0.000ns 0.225ns 0.418ns 0.225ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BUS\[0\] cpu_order:inst3\|R_Add\[0\] 18.055 ns register " "Info: tco from clock \"clk\" to destination pin \"BUS\[0\]\" through register \"cpu_order:inst3\|R_Add\[0\]\" is 18.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.420 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -128 152 320 -112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.712 ns) 3.158 ns CPU_SM:inst7\|tmp 2 REG LCFF_X18_Y18_N27 29 " "Info: 2: + IC(1.592 ns) + CELL(0.712 ns) = 3.158 ns; Loc. = LCFF_X18_Y18_N27; Fanout = 29; REG Node = 'CPU_SM:inst7\|tmp'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk CPU_SM:inst7|tmp } "NODE_NAME" } } { "CPU_SM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.053 ns) 4.233 ns cpu_order:inst3\|tmp\[2\] 3 REG LCCOMB_X26_Y17_N26 5 " "Info: 3: + IC(1.022 ns) + CELL(0.053 ns) = 4.233 ns; Loc. = LCCOMB_X26_Y17_N26; Fanout = 5; REG Node = 'cpu_order:inst3\|tmp\[2\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.225 ns) 5.097 ns cpu_order:inst3\|Mux12~0 4 COMB LCCOMB_X26_Y15_N14 2 " "Info: 4: + IC(0.639 ns) + CELL(0.225 ns) = 5.097 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 2; COMB Node = 'cpu_order:inst3\|Mux12~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 5.751 ns cpu_order:inst3\|F_BUS~1 5 COMB LCCOMB_X26_Y17_N8 6 " "Info: 5: + IC(0.601 ns) + CELL(0.053 ns) = 5.751 ns; Loc. = LCCOMB_X26_Y17_N8; Fanout = 6; COMB Node = 'cpu_order:inst3\|F_BUS~1'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.000 ns) 7.453 ns cpu_order:inst3\|F_BUS~1clkctrl 6 COMB CLKCTRL_G12 5 " "Info: 6: + IC(1.702 ns) + CELL(0.000 ns) = 7.453 ns; Loc. = CLKCTRL_G12; Fanout = 5; COMB Node = 'cpu_order:inst3\|F_BUS~1clkctrl'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.053 ns) 8.420 ns cpu_order:inst3\|R_Add\[0\] 7 REG LCCOMB_X22_Y14_N6 15 " "Info: 7: + IC(0.914 ns) + CELL(0.053 ns) = 8.420 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 15; REG Node = 'cpu_order:inst3\|R_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|R_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 23.16 % ) " "Info: Total cell delay = 1.950 ns ( 23.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.470 ns ( 76.84 % ) " "Info: Total interconnect delay = 6.470 ns ( 76.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|R_Add[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|F_BUS~1clkctrl {} cpu_order:inst3|R_Add[0] {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 1.702ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.635 ns + Longest register pin " "Info: + Longest register to pin delay is 9.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_order:inst3\|R_Add\[0\] 1 REG LCCOMB_X22_Y14_N6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 15; REG Node = 'cpu_order:inst3\|R_Add\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_order:inst3|R_Add[0] } "NODE_NAME" } } { "cpu_order.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/cpu_order.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.228 ns) 0.502 ns CPU_REGISTER_GROUP:inst17\|Mux6~0 2 COMB LCCOMB_X22_Y14_N20 4 " "Info: 2: + IC(0.274 ns) + CELL(0.228 ns) = 0.502 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 4; COMB Node = 'CPU_REGISTER_GROUP:inst17\|Mux6~0'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.502 ns" { cpu_order:inst3|R_Add[0] CPU_REGISTER_GROUP:inst17|Mux6~0 } "NODE_NAME" } } { "CPU_REGISTER_GROUP.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_REGISTER_GROUP.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.228 ns) 0.984 ns CPU_MUX:inst2\|data_out\[1\]~16 3 COMB LCCOMB_X22_Y14_N4 174 " "Info: 3: + IC(0.254 ns) + CELL(0.228 ns) = 0.984 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 174; COMB Node = 'CPU_MUX:inst2\|data_out\[1\]~16'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { CPU_REGISTER_GROUP:inst17|Mux6~0 CPU_MUX:inst2|data_out[1]~16 } "NODE_NAME" } } { "CPU_MUX.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_MUX.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.272 ns) 2.240 ns CPU_RAM:inst12\|mem~619 4 COMB LCCOMB_X19_Y11_N24 1 " "Info: 4: + IC(0.984 ns) + CELL(0.272 ns) = 2.240 ns; Loc. = LCCOMB_X19_Y11_N24; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~619'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.154 ns) 3.314 ns CPU_RAM:inst12\|mem~623 5 COMB LCCOMB_X19_Y18_N6 1 " "Info: 5: + IC(0.920 ns) + CELL(0.154 ns) = 3.314 ns; Loc. = LCCOMB_X19_Y18_N6; Fanout = 1; COMB Node = 'CPU_RAM:inst12\|mem~623'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.053 ns) 4.014 ns CPU_RAM:inst12\|mem~628 6 COMB LCCOMB_X18_Y14_N28 2 " "Info: 6: + IC(0.647 ns) + CELL(0.053 ns) = 4.014 ns; Loc. = LCCOMB_X18_Y14_N28; Fanout = 2; COMB Node = 'CPU_RAM:inst12\|mem~628'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.346 ns) 5.661 ns CPU_SHIFT:inst8\|Data_out\[0\]~48 7 COMB LCCOMB_X18_Y15_N6 1 " "Info: 7: + IC(1.301 ns) + CELL(0.346 ns) = 5.661 ns; Loc. = LCCOMB_X18_Y15_N6; Fanout = 1; COMB Node = 'CPU_SHIFT:inst8\|Data_out\[0\]~48'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~48 } "NODE_NAME" } } { "CPU_SHIFT.vhd" "" { Text "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU_SHIFT.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(2.144 ns) 9.635 ns BUS\[0\] 8 PIN PIN_H22 0 " "Info: 8: + IC(1.830 ns) + CELL(2.144 ns) = 9.635 ns; Loc. = PIN_H22; Fanout = 0; PIN Node = 'BUS\[0\]'" {  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "3.974 ns" { CPU_SHIFT:inst8|Data_out[0]~48 BUS[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "H:/exp/Êý×ÖÂß¼­/CPU_wuduozhi/CPU/CPU.bdf" { { -312 560 736 -296 "BUS\[7..0\]" "" } { -306 335 360 -96 "bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.425 ns ( 35.55 % ) " "Info: Total cell delay = 3.425 ns ( 35.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.210 ns ( 64.45 % ) " "Info: Total interconnect delay = 6.210 ns ( 64.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.635 ns" { cpu_order:inst3|R_Add[0] CPU_REGISTER_GROUP:inst17|Mux6~0 CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~48 BUS[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.635 ns" { cpu_order:inst3|R_Add[0] {} CPU_REGISTER_GROUP:inst17|Mux6~0 {} CPU_MUX:inst2|data_out[1]~16 {} CPU_RAM:inst12|mem~619 {} CPU_RAM:inst12|mem~623 {} CPU_RAM:inst12|mem~628 {} CPU_SHIFT:inst8|Data_out[0]~48 {} BUS[0] {} } { 0.000ns 0.274ns 0.254ns 0.984ns 0.920ns 0.647ns 1.301ns 1.830ns } { 0.000ns 0.228ns 0.228ns 0.272ns 0.154ns 0.053ns 0.346ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { clk CPU_SM:inst7|tmp cpu_order:inst3|tmp[2] cpu_order:inst3|Mux12~0 cpu_order:inst3|F_BUS~1 cpu_order:inst3|F_BUS~1clkctrl cpu_order:inst3|R_Add[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { clk {} clk~combout {} CPU_SM:inst7|tmp {} cpu_order:inst3|tmp[2] {} cpu_order:inst3|Mux12~0 {} cpu_order:inst3|F_BUS~1 {} cpu_order:inst3|F_BUS~1clkctrl {} cpu_order:inst3|R_Add[0] {} } { 0.000ns 0.000ns 1.592ns 1.022ns 0.639ns 0.601ns 1.702ns 0.914ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } } { "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "9.635 ns" { cpu_order:inst3|R_Add[0] CPU_REGISTER_GROUP:inst17|Mux6~0 CPU_MUX:inst2|data_out[1]~16 CPU_RAM:inst12|mem~619 CPU_RAM:inst12|mem~623 CPU_RAM:inst12|mem~628 CPU_SHIFT:inst8|Data_out[0]~48 BUS[0] } "NODE_NAME" } } { "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus_2/quartus/bin/Technology_Viewer.qrui" "9.635 ns" { cpu_order:inst3|R_Add[0] {} CPU_REGISTER_GROUP:inst17|Mux6~0 {} CPU_MUX:inst2|data_out[1]~16 {} CPU_RAM:inst12|mem~619 {} CPU_RAM:inst12|mem~623 {} CPU_RAM:inst12|mem~628 {} CPU_SHIFT:inst8|Data_out[0]~48 {} BUS[0] {} } { 0.000ns 0.274ns 0.254ns 0.984ns 0.920ns 0.647ns 1.301ns 1.830ns } { 0.000ns 0.228ns 0.228ns 0.272ns 0.154ns 0.053ns 0.346ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 46 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 10:35:56 2018 " "Info: Processing ended: Mon Jan 08 10:35:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
