CORE buechi
../../verilog/SVA/sva_assume2.sv
--buechi --bdd
^\[main\.assume\.1\] always \(main\.a implies \(nexttime main\.a\)\): ASSUMED$
^\[main\.assert\.2\] always \(main\.a \|=> \$stable\(main\.a\)\): REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
