{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1.05 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1.05 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 11:13:55 2014 " "Info: Processing started: Thu Jul 10 11:13:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Info: Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.658 " "Info: Worst-case setup slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.658         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.703         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     3.703         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.566         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     4.566         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.079         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     7.079         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.004         0.000 inst85  " "Info:    22.004         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Info: Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.457         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.516         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "Info:     0.744         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.183 " "Info: Worst-case recovery slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.183         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.378         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     6.378         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.125         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     8.125         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.965         0.000 inst85  " "Info:     9.965         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.034         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    10.034         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.991 " "Info: Worst-case removal slack is 0.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.991         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.992         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     1.433         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.772         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     1.772         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.033         0.000 inst85  " "Info:    14.033         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Info: Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.305         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.269         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:    11.269         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "Info:    11.680         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "Info:    12.500         0.000 CLK40DES1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    24.180         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    48.769         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.658 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.658" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.658  " "Info: Path #1: Setup slack is 0.658 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[3\] " "Info: From Node    : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.611      2.486  F        clock network delay " "Info:      5.611      2.486  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.738      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      5.738      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.738      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout " "Info:      5.738      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.099      0.361 RR    IC  inst68\|_~0\|dataa " "Info:      6.099      0.361 RR    IC  inst68\|_~0\|dataa" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 208 24 176 304 "inst68" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.589      0.490 RF  CELL  inst68\|_~0\|combout " "Info:      6.589      0.490 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 208 24 176 304 "inst68" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.625      1.036 FF    IC  inst68\|DELAY_SM~4\|dataf " "Info:      7.625      1.036 FF    IC  inst68\|DELAY_SM~4\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.696      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout " "Info:      7.696      0.071 FR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.696      0.000 RR    IC  inst68\|L0_OUT\|datain " "Info:      7.696      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.903      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      7.903      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "Info:      6.250      6.250           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.762      2.512  R        clock network delay " "Info:      8.762      2.512  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.682     -0.080           clock uncertainty " "Info:      8.682     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.561     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT " "Info:      8.561     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.903 " "Info: Data Arrival Time  :     7.903" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.561 " "Info: Data Required Time :     8.561" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.658  " "Info: Slack              :     0.658 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.703 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.703" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.703  " "Info: Path #1: Setup slack is 3.703 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info: To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.762      2.512  R        clock network delay " "Info:      8.762      2.512  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.889      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      8.889      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.889      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      8.889      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.313      1.424 RR    IC  inst13\|ERROR_BIT_0~1\|dataf " "Info:     10.313      1.424 RR    IC  inst13\|ERROR_BIT_0~1\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.384      0.071 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "Info:     10.384      0.071 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.665      0.281 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "Info:     10.665      0.281 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.079      0.414 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:     11.079      0.414 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.983      2.483  F        clock network delay " "Info:     14.983      2.483  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.903     -0.080           clock uncertainty " "Info:     14.903     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.782     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:     14.782     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.079 " "Info: Data Arrival Time  :    11.079" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.782 " "Info: Data Required Time :    14.782" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.703  " "Info: Slack              :     3.703 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.566 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.566" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.566  " "Info: Path #1: Setup slack is 4.566 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "Info:     43.750     43.750           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.262      2.512  R        clock network delay " "Info:     46.262      2.512  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.389      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:     46.389      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.389      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:     46.389      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.820      0.431 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "Info:     46.820      0.431 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.891      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "Info:     46.891      0.071 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.222      0.331 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac " "Info:     47.222      0.331 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.528      0.306 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:     47.528      0.306 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.528      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:     47.528      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.735      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     47.735      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.502      2.502  R        clock network delay " "Info:     52.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.422     -0.080           clock uncertainty " "Info:     52.422     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.301     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     52.301     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.735 " "Info: Data Arrival Time  :    47.735" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.301 " "Info: Data Required Time :    52.301" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.566  " "Info: Slack              :     4.566 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.079 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.079" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.079  " "Info: Path #1: Setup slack is 7.079 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info: From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|READ_FIFO_DATA " "Info: To Node      : ddlctrlr:inst\|READ_FIFO_DATA" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.877      6.377  F        clock network delay " "Info:     93.877      6.377  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.004      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     94.004      0.127     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.004      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "Info:     94.004      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.700      0.696 RR    IC  inst\|READ_FIFO_DATA~0\|datac " "Info:     94.700      0.696 RR    IC  inst\|READ_FIFO_DATA~0\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.006      0.306 RR  CELL  inst\|READ_FIFO_DATA~0\|combout " "Info:     95.006      0.306 RR  CELL  inst\|READ_FIFO_DATA~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.006      0.000 RR    IC  inst\|READ_FIFO_DATA\|datain " "Info:     95.006      0.000 RR    IC  inst\|READ_FIFO_DATA\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.213      0.207 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA " "Info:     95.213      0.207 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.493      2.493  R        clock network delay " "Info:    102.493      2.493  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.413     -0.080           clock uncertainty " "Info:    102.413     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.292     -0.121     uTsu  ddlctrlr:inst\|READ_FIFO_DATA " "Info:    102.292     -0.121     uTsu  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    95.213 " "Info: Data Arrival Time  :    95.213" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.292 " "Info: Data Required Time :   102.292" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.079  " "Info: Slack              :     7.079 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.004 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.004  " "Info: Path #1: Setup slack is 22.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.587      3.087  F        clock network delay " "Info:     15.587      3.087  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.714      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     15.714      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.714      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     15.714      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.714      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     15.714      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.328      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     16.328      0.614 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.328      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     16.328      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.375      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     16.375      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.375      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     16.375      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.422      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     16.422      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.422      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     16.422      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.469      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     16.469      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.469      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     16.469      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.516      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     16.516      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.516      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     16.516      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.563      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     16.563      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.563      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     16.563      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.610      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     16.610      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.610      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     16.610      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.776      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     16.776      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.776      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     16.776      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.823      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     16.823      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.823      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     16.823      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.870      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     16.870      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.870      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     16.870      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.917      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     16.917      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.917      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     16.917      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.964      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     16.964      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.964      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     16.964      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.011      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     17.011      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.011      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     17.011      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.058      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     17.058      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.058      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     17.058      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.105      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     17.105      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.105      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     17.105      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.330      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     17.330      0.225 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.330      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     17.330      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.377      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     17.377      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.377      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     17.377      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.424      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     17.424      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.424      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     17.424      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.471      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     17.471      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.471      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     17.471      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.518      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     17.518      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.518      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     17.518      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.565      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     17.565      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.565      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     17.565      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.612      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     17.612      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     17.612      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.659      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     17.659      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.659      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     17.659      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.825      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     17.825      0.166 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.825      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     17.825      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.872      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     17.872      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.872      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     17.872      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.919      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     17.919      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.919      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     17.919      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.966      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     17.966      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.966      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     17.966      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.013      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     18.013      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.013      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     18.013      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.060      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     18.060      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.060      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     18.060      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.107      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     18.107      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.107      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     18.107      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.154      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     18.154      0.047 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.154      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     18.154      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.322      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     18.322      0.168 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.322      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     18.322      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.453      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     18.453      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.578      3.078  F        clock network delay " "Info:     40.578      3.078  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.457     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     40.457     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.453 " "Info: Data Arrival Time  :    18.453" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.457 " "Info: Data Required Time :    40.457" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.004  " "Info: Slack              :    22.004 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info: From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info: To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500  R        clock network delay " "Info:      2.500      2.500  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info:      2.627      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "Info:      2.627      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.000 RR    IC  inst7\|RESET_SM~6\|datae " "Info:      2.627      0.000 RR    IC  inst7\|RESET_SM~6\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_SM~6 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.323 RR  CELL  inst7\|RESET_SM~6\|combout " "Info:      2.950      0.323 RR  CELL  inst7\|RESET_SM~6\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_SM~6 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.000 RR    IC  inst7\|RESET_STATE\|datain " "Info:      2.950      0.000 RR    IC  inst7\|RESET_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.157      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info:      3.157      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      2.500  R        clock network delay " "Info:      2.500      2.500  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.700      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info:      2.700      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.157 " "Info: Data Arrival Time  :     3.157" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.700 " "Info: Data Required Time :     2.700" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|COLUMN_READ_STATUS_1 " "Info: From Node    : ddlctrlr:inst\|COLUMN_READ_STATUS_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|COLUMN_READ_STATUS_1 " "Info: To Node      : ddlctrlr:inst\|COLUMN_READ_STATUS_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.493      2.493  R        clock network delay " "Info:      2.493      2.493  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.127     uTco  ddlctrlr:inst\|COLUMN_READ_STATUS_1 " "Info:      2.620      0.127     uTco  ddlctrlr:inst\|COLUMN_READ_STATUS_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.000 RR  CELL  inst\|COLUMN_READ_STATUS_1\|regout " "Info:      2.620      0.000 RR  CELL  inst\|COLUMN_READ_STATUS_1\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.000 RR    IC  inst\|COLUMN_READ_STATUS_1~0\|datae " "Info:      2.620      0.000 RR    IC  inst\|COLUMN_READ_STATUS_1~0\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS_1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.943      0.323 RR  CELL  inst\|COLUMN_READ_STATUS_1~0\|combout " "Info:      2.943      0.323 RR  CELL  inst\|COLUMN_READ_STATUS_1~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS_1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.943      0.000 RR    IC  inst\|COLUMN_READ_STATUS_1\|datain " "Info:      2.943      0.000 RR    IC  inst\|COLUMN_READ_STATUS_1\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.207 RR  CELL  ddlctrlr:inst\|COLUMN_READ_STATUS_1 " "Info:      3.150      0.207 RR  CELL  ddlctrlr:inst\|COLUMN_READ_STATUS_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.493      2.493  R        clock network delay " "Info:      2.493      2.493  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.693      0.200      uTh  ddlctrlr:inst\|COLUMN_READ_STATUS_1 " "Info:      2.693      0.200      uTh  ddlctrlr:inst\|COLUMN_READ_STATUS_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_READ_STATUS_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.150 " "Info: Data Arrival Time  :     3.150" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.693 " "Info: Data Required Time :     2.693" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Info: Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      2.512  R        clock network delay " "Info:      2.512      2.512  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      2.639      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      2.639      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.000 RR    IC  inst68\|DELAY_SM~4\|datae " "Info:      2.639      0.000 RR    IC  inst68\|DELAY_SM~4\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.962      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout " "Info:      2.962      0.323 RR  CELL  inst68\|DELAY_SM~4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~4 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.962      0.000 RR    IC  inst68\|L0_OUT\|datain " "Info:      2.962      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.169      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      3.169      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      2.512  R        clock network delay " "Info:      2.512      2.512  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.712      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "Info:      2.712      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.169 " "Info: Data Arrival Time  :     3.169" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.712 " "Info: Data Required Time :     2.712" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Info: Slack              :     0.457 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.516 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.516" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.516  " "Info: Path #1: Hold slack is 0.516 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1 " "Info: From Node    : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|IDLE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|IDLE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1 " "Info:      2.629      0.127     uTco  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.629      0.000 FF  CELL  inst74\|FINAL_STATE_1\|regout " "Info:      2.629      0.000 FF  CELL  inst74\|FINAL_STATE_1\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.940      0.311 FF    IC  inst74\|L0_TO_COLUMN_SM~11\|dataf " "Info:      2.940      0.311 FF    IC  inst74\|L0_TO_COLUMN_SM~11\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~11 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.071 FR  CELL  inst74\|L0_TO_COLUMN_SM~11\|combout " "Info:      3.011      0.071 FR  CELL  inst74\|L0_TO_COLUMN_SM~11\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~11 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.011      0.000 RR    IC  inst74\|IDLE\|datain " "Info:      3.011      0.000 RR    IC  inst74\|IDLE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|IDLE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.218      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|IDLE " "Info:      3.218      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|IDLE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|IDLE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      2.502  R        clock network delay " "Info:      2.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.702      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|IDLE " "Info:      2.702      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|IDLE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|IDLE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.218 " "Info: Data Arrival Time  :     3.218" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.702 " "Info: Data Required Time :     2.702" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.516  " "Info: Slack              :     0.516 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Info: Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.578      3.078  F        clock network delay " "Info:     15.578      3.078  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.705      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     15.705      0.127     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.705      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout " "Info:     15.705      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.705      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad " "Info:     15.705      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.391      0.686 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout " "Info:     16.391      0.686 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.391      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain " "Info:     16.391      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.522      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     16.522      0.131 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.578      3.078  F        clock network delay " "Info:     15.578      3.078  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.778      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     15.778      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.522 " "Info: Data Arrival Time  :    16.522" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.778 " "Info: Data Required Time :    15.778" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Info: Slack              :     0.744 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.183 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.183  " "Info: Path #1: Recovery slack is 0.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|END_STATE " "Info: From Node    : L0_DELAY:inst68\|END_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[3\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      2.512  R        clock network delay " "Info:      2.512      2.512  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.127     uTco  L0_DELAY:inst68\|END_STATE " "Info:      2.639      0.127     uTco  L0_DELAY:inst68\|END_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.000 RR  CELL  inst68\|END_STATE\|regout " "Info:      2.639      0.000 RR  CELL  inst68\|END_STATE\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      1.074 RR    IC  inst68\|COUNTER\[4\]~1\|datab " "Info:      3.713      1.074 RR    IC  inst68\|COUNTER\[4\]~1\|datab" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.177      0.464 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "Info:      4.177      0.464 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.295 RR    IC  inst68\|COUNTER\[3\]\|aclr " "Info:      4.472      0.295 RR    IC  inst68\|COUNTER\[3\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.227      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      5.227      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.611      2.486  F        clock network delay " "Info:      5.611      2.486  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.531     -0.080           clock uncertainty " "Info:      5.531     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      5.410     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.227 " "Info: Data Arrival Time  :     5.227" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.410 " "Info: Data Required Time :     5.410" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.183  " "Info: Slack              :     0.183 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.378 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.378  " "Info: Path #1: Recovery slack is 6.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "Info: From Node    : inst93" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|START_HEADER " "Info: To Node      : ddlctrlr:inst\|START_HEADER" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      2.482  R        clock network delay " "Info:      2.482      2.482  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.609      0.127     uTco  inst93 " "Info:      2.609      0.127     uTco  inst93" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.609      0.000 FF  CELL  inst93\|regout " "Info:      2.609      0.000 FF  CELL  inst93\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.661 FF    IC  inst4\|datad " "Info:      3.270      0.661 FF    IC  inst4\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.572      0.302 FR  CELL  inst4\|combout " "Info:      3.572      0.302 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.797      3.225 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:      6.797      3.225 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.797      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:      6.797      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.671      0.874 RR    IC  inst\|START_HEADER\|aclr " "Info:      7.671      0.874 RR    IC  inst\|START_HEADER\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_HEADER } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.426      0.755 RF  CELL  ddlctrlr:inst\|START_HEADER " "Info:      8.426      0.755 RF  CELL  ddlctrlr:inst\|START_HEADER" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_HEADER } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.005      2.505  F        clock network delay " "Info:     15.005      2.505  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.925     -0.080           clock uncertainty " "Info:     14.925     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.804     -0.121     uTsu  ddlctrlr:inst\|START_HEADER " "Info:     14.804     -0.121     uTsu  ddlctrlr:inst\|START_HEADER" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_HEADER } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.426 " "Info: Data Arrival Time  :     8.426" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.804 " "Info: Data Required Time :    14.804" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.378  " "Info: Slack              :     6.378 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.125 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.125  " "Info: Path #1: Recovery slack is 8.125 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOOP_DATA_1 " "Info: To Node      : ddlctrlr:inst\|LOOP_DATA_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000  F        clock network delay " "Info:     87.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000 FF  CELL  inst85\|regout " "Info:     87.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.184      1.684 FF    IC  inst4\|dataf " "Info:     89.184      1.684 FF    IC  inst4\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.255      0.071 FR  CELL  inst4\|combout " "Info:     89.255      0.071 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.480      3.225 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:     92.480      3.225 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.480      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:     92.480      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.360      0.880 RR    IC  inst\|LOOP_DATA_1\|aclr " "Info:     93.360      0.880 RR    IC  inst\|LOOP_DATA_1\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.115      0.755 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1 " "Info:     94.115      0.755 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.511      2.511  R        clock network delay " "Info:    102.511      2.511  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.361     -0.150           clock uncertainty " "Info:    102.361     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.240     -0.121     uTsu  ddlctrlr:inst\|LOOP_DATA_1 " "Info:    102.240     -0.121     uTsu  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.115 " "Info: Data Arrival Time  :    94.115" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.240 " "Info: Data Required Time :   102.240" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.125  " "Info: Slack              :     8.125 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.965 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.965" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.965  " "Info: Path #1: Recovery slack is 9.965 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.475      2.475  R        clock network delay " "Info:      2.475      2.475  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.602      0.127     uTco  inst67 " "Info:      2.602      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.602      0.000 RR  CELL  inst67\|regout " "Info:      2.602      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      1.945 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr " "Info:      4.547      1.945 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.302      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:      5.302      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.578      3.078  F        clock network delay " "Info:     15.578      3.078  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.388     -0.190           clock uncertainty " "Info:     15.388     -0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.267     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     15.267     -0.121     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.302 " "Info: Data Arrival Time  :     5.302" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.267 " "Info: Data Required Time :    15.267" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.965  " "Info: Slack              :     9.965 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.034 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.034" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.034  " "Info: Path #1: Recovery slack is 10.034 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "Info:     37.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "Info:     37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.234      0.734 FF    IC  inst20\|datad " "Info:     38.234      0.734 FF    IC  inst20\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.598      0.364 FR  CELL  inst20\|combout " "Info:     38.598      0.364 FR  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.555      1.957 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:     40.555      1.957 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.555      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:     40.555      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.442      0.887 RR    IC  inst74\|WAIT_STATE\|aclr " "Info:     41.442      0.887 RR    IC  inst74\|WAIT_STATE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.197      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     42.197      0.755 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.502      2.502  R        clock network delay " "Info:     52.502      2.502  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.352     -0.150           clock uncertainty " "Info:     52.352     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.231     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     52.231     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.197 " "Info: Data Arrival Time  :    42.197" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.231 " "Info: Data Required Time :    52.231" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.034  " "Info: Slack              :    10.034 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.991 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.991" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.991  " "Info: Path #1: Removal slack is 0.991 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst56 " "Info: From Node    : inst56" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst88 " "Info: To Node      : inst88" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.506      2.506  R        clock network delay " "Info:      2.506      2.506  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.633      0.127     uTco  inst56 " "Info:      2.633      0.127     uTco  inst56" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2184 232 296 2264 "inst56" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.633      0.000 RR  CELL  inst56\|regout " "Info:      2.633      0.000 RR  CELL  inst56\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2184 232 296 2264 "inst56" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.942      0.309 RR    IC  inst88\|aclr " "Info:      2.942      0.309 RR    IC  inst88\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2184 704 768 2264 "inst88" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.697      0.755 RR  CELL  inst88 " "Info:      3.697      0.755 RR  CELL  inst88" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2184 704 768 2264 "inst88" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.506      2.506  R        clock network delay " "Info:      2.506      2.506  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      0.200      uTh  inst88 " "Info:      2.706      0.200      uTh  inst88" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2184 704 768 2264 "inst88" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.697 " "Info: Data Arrival Time  :     3.697" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.706 " "Info: Data Required Time :     2.706" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.991  " "Info: Slack              :     0.991 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.992 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.992" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.992  " "Info: Path #1: Removal slack is 0.992 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info: To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "Info:     12.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.573      2.073 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad " "Info:     14.573      2.073 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.937      0.364 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "Info:     14.937      0.364 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.627      0.690 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "Info:     15.627      0.690 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.382      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     16.382      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000      2.500  F        clock network delay " "Info:     15.000      2.500  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.190      0.190           clock uncertainty " "Info:     15.190      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.390      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     15.390      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.382 " "Info: Data Arrival Time  :    16.382" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.390 " "Info: Data Required Time :    15.390" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.992  " "Info: Slack              :     0.992 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.433 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.433" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.433  " "Info: Path #1: Removal slack is 1.433 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "Info:     25.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.081      2.081 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae " "Info:     27.081      2.081 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.287      0.206 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "Info:     27.287      0.206 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.573      1.286 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "Info:     28.573      1.286 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.328      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     29.328      0.755 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "Info:     25.000     25.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.505      2.505  F        clock network delay " "Info:     27.505      2.505  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.695      0.190           clock uncertainty " "Info:     27.695      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.895      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     27.895      0.200      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.328 " "Info: Data Arrival Time  :    29.328" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.895 " "Info: Data Required Time :    27.895" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.433  " "Info: Slack              :     1.433 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.772 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.772" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.772  " "Info: Path #1: Removal slack is 1.772 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "Info: From Node    : inst93" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "Info: To Node      : inst11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      2.482  R        clock network delay " "Info:      2.482      2.482  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.609      0.127     uTco  inst93 " "Info:      2.609      0.127     uTco  inst93" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.609      0.000 RR  CELL  inst93\|regout " "Info:      2.609      0.000 RR  CELL  inst93\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      1.120 RR    IC  inst11\|aclr " "Info:      3.729      1.120 RR    IC  inst11\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.484      0.755 RR  CELL  inst11 " "Info:      4.484      0.755 RR  CELL  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.512      2.512  R        clock network delay " "Info:      2.512      2.512  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.712      0.200      uTh  inst11 " "Info:      2.712      0.200      uTh  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.484 " "Info: Data Arrival Time  :     4.484" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.712 " "Info: Data Required Time :     2.712" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.772  " "Info: Slack              :     1.772 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.033 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.033" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 14.033  " "Info: Path #1: Removal slack is 14.033 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.475      2.475  R        clock network delay " "Info:     52.475      2.475  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.602      0.127     uTco  inst67 " "Info:     52.602      0.127     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.602      0.000 RR  CELL  inst67\|regout " "Info:     52.602      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.215      1.613 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:     54.215      1.613 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.970      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     54.970      0.755 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.587      3.087  F        clock network delay " "Info:     40.587      3.087  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.737      0.150           clock uncertainty " "Info:     40.737      0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.937      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     40.937      0.200      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.970 " "Info: Data Arrival Time  :    54.970" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.937 " "Info: Data Required Time :    40.937" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.033  " "Info: Slack              :    14.033 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Info: Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Info: Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "Info:      3.125      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "Info:      3.125      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "Info:      4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      9.399      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      2.182     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      3.928      1.746 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      3.928      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.783      0.855 FF    IC  inst68\|COUNTER\[0\]\|clk " "Info:      4.783      0.855 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.611      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      5.611      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info:      6.250      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "Info:      6.250      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "Info:      7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     12.524      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      5.307     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      7.053      1.746 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      7.053      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.908      0.855 RR    IC  inst68\|COUNTER\[0\]\|clk " "Info:      7.908      0.855 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.736      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      8.736      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Info: Actual Width     :     3.125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Info: Slack            :     2.305" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.269 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.269" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.269  " "Info: Path #1: slack is 11.269 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "Info:     13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     18.774      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     11.557     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     13.303      1.746 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     13.303      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.492      1.189 FF    IC  inst\|FIFO_CLK~13\|datae " "Info:     14.492      1.189 FF    IC  inst\|FIFO_CLK~13\|datae" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.698      0.206 FR  CELL  inst\|FIFO_CLK~13\|combout " "Info:     14.698      0.206 FR  CELL  inst\|FIFO_CLK~13\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.350      0.652 RR    IC  inst\|FIFO_CLK\|dataf " "Info:     15.350      0.652 RR    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.421      0.071 RR  CELL  inst\|FIFO_CLK\|combout " "Info:     15.421      0.071 RR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.163      1.742 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     17.163      1.742 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.163      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     17.163      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.057      0.894 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     18.057      0.894 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.690      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     18.690      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     25.803      1.746 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     25.803      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.992      1.189 RR    IC  inst\|FIFO_CLK~13\|datae " "Info:     26.992      1.189 RR    IC  inst\|FIFO_CLK~13\|datae" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.198      0.206 RF  CELL  inst\|FIFO_CLK~13\|combout " "Info:     27.198      0.206 RF  CELL  inst\|FIFO_CLK~13\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.850      0.652 FF    IC  inst\|FIFO_CLK\|dataf " "Info:     27.850      0.652 FF    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.921      0.071 FF  CELL  inst\|FIFO_CLK\|combout " "Info:     27.921      0.071 FF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.663      1.742 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     29.663      1.742 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.663      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     29.663      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    30.557      0.894 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     30.557      0.894 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.190      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     31.190      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Info: Required Width   :     1.231" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.269 " "Info: Slack            :    11.269" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Info: Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Info: Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Info: Clock            : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "Info:     12.500      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.893      1.393 FF    IC  inst85~clkctrl\|inclk\[0\] " "Info:     13.893      1.393 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.893      0.000 FF  CELL  inst85~clkctrl\|outclk " "Info:     13.893      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.759      0.866 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     14.759      0.866 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.587      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     15.587      0.828 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "Info:     25.000      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.393      1.393 RR    IC  inst85~clkctrl\|inclk\[0\] " "Info:     26.393      1.393 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.393      0.000 RR  CELL  inst85~clkctrl\|outclk " "Info:     26.393      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.259      0.866 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     27.259      0.866 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.087      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     28.087      0.828 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Info: Slack            :    11.680" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Info: Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Info: Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Info: Node             : CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Info: Clock            : CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:      1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "Info:     13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info: Required Width   :     0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Info: Slack            :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Info: Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info: Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:      1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      6.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     -0.943     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:      0.803      1.746 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:      0.803      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.674      0.871 RR    IC  inst74\|FINAL_STATE\|clk " "Info:      1.674      0.871 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.502      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      2.502      0.828 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     31.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     24.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:     25.803      1.746 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:     25.803      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.674      0.871 FF    IC  inst74\|FINAL_STATE\|clk " "Info:     26.674      0.871 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.502      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:     27.502      0.828 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Info: Required Width   :     0.820" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Info: Actual Width     :    25.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Info: Slack            :    24.180" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Info: Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info:     50.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "Info:     50.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:     51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     56.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     49.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:     50.803      1.746 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:     50.803      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.052      1.249 FF    IC  inst\|FIFO_CLK\|dataa " "Info:     52.052      1.249 FF    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.559      0.507 FR  CELL  inst\|FIFO_CLK\|combout " "Info:     52.559      0.507 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.301      1.742 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     54.301      1.742 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.301      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     54.301      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.195      0.894 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     55.195      0.894 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.828      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     55.828      0.633 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info:    100.000    100.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info:    100.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "Info:    100.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "Info:    101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:    101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:    101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:    106.274      4.688 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     99.057     -7.217 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:    100.803      1.746 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:    100.803      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.052      1.249 RR    IC  inst\|FIFO_CLK\|dataa " "Info:    102.052      1.249 RR    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.559      0.507 RF  CELL  inst\|FIFO_CLK\|combout " "Info:    102.559      0.507 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.301      1.742 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:    104.301      1.742 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.301      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:    104.301      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.195      0.894 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:    105.195      0.894 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.828      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:    105.828      0.633 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Info: Required Width   :     1.231" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Info: Actual Width     :    50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Info: Slack            :    48.769" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.995 " "Info: Worst-case setup slack is 1.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.995         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     1.995         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.164         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     5.164         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.523         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     5.523         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.067         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    10.067         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.532         0.000 inst85  " "Info:    23.532         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Info: Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.163         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.173         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.213         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.225         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "Info:     0.378         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.832 " "Info: Worst-case recovery slack is 1.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.832         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     1.832         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.742         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     9.742         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.590         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    10.590         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.348         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    11.348         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.409         0.000 inst85  " "Info:    11.409         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.173 " "Info: Worst-case removal slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:     0.173         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:     0.188         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:     0.341         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     0.686         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.006         0.000 inst85  " "Info:    13.006         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Info: Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4  " "Info:     2.495         0.000 PLL0:inst2\|altpll:altpll_component\|_clk4 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.583         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0  " "Info:    11.583         0.000 PLL0:inst2\|altpll:altpll_component\|_clk0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "Info:    11.870         0.000 inst85 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "Info:    12.500         0.000 CLK40DES1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1  " "Info:    24.370         0.000 PLL0:inst2\|altpll:altpll_component\|_clk1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2  " "Info:    49.083         0.000 PLL0:inst2\|altpll:altpll_component\|_clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.995 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.995" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.995  " "Info: Path #1: Setup slack is 1.995 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[3\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "Info:      1.142      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      1.204      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      1.204      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.660      0.456 RR    IC  inst68\|COUNTER\[3\]\|ena " "Info:      1.660      0.456 RR    IC  inst68\|COUNTER\[3\]\|ena" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      2.125      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.247      1.122  F        clock network delay " "Info:      4.247      1.122  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.167     -0.080           clock uncertainty " "Info:      4.167     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.120     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      4.120     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.125 " "Info: Data Arrival Time  :     2.125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.120 " "Info: Data Required Time :     4.120" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.995  " "Info: Slack              :     1.995 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.164 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.164  " "Info: Path #1: Setup slack is 5.164 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info: To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.392      1.142  R        clock network delay " "Info:      7.392      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.454      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:      7.454      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.454      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:      7.454      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.999      0.545 RR    IC  inst13\|ERROR_BIT_0~1\|dataf " "Info:      7.999      0.545 RR    IC  inst13\|ERROR_BIT_0~1\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.017      0.018 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "Info:      8.017      0.018 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.141      0.124 RR    IC  inst13\|ERROR_BIT_0\|adatasdata " "Info:      8.141      0.124 RR    IC  inst13\|ERROR_BIT_0\|adatasdata" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.335      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:      8.335      0.194 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.626      1.126  F        clock network delay " "Info:     13.626      1.126  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.546     -0.080           clock uncertainty " "Info:     13.546     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.499     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "Info:     13.499     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 85 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.335 " "Info: Data Arrival Time  :     8.335" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.499 " "Info: Data Required Time :    13.499" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.164  " "Info: Slack              :     5.164 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.523 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.523" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.523  " "Info: Path #1: Setup slack is 5.523 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "Info: From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "Info:     43.750     43.750           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.892      1.142  R        clock network delay " "Info:     44.892      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.954      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "Info:     44.954      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.954      0.000 RR  CELL  inst68\|L0_OUT\|regout " "Info:     44.954      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.134      0.180 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf " "Info:     45.134      0.180 RR    IC  inst74\|L0_TO_COLUMN_SM~7\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.152      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout " "Info:     45.152      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~7\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~7 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.297      0.145 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac " "Info:     45.297      0.145 RR    IC  inst74\|L0_TO_COLUMN_SM~12\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.391      0.094 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout " "Info:     45.391      0.094 RR  CELL  inst74\|L0_TO_COLUMN_SM~12\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~12 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.391      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "Info:     45.391      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.488      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     45.488      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.138      1.138  R        clock network delay " "Info:     51.138      1.138  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.058     -0.080           clock uncertainty " "Info:     51.058     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.011     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     51.011     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.488 " "Info: Data Arrival Time  :    45.488" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.011 " "Info: Data Required Time :    51.011" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.523  " "Info: Slack              :     5.523 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.067 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.067" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.067  " "Info: Path #1: Setup slack is 10.067 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info: From Node    : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|READ_FIFO_DATA " "Info: To Node      : ddlctrlr:inst\|READ_FIFO_DATA" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.389      2.889  F        clock network delay " "Info:     90.389      2.889  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.451      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Info:     90.451      0.062     uTco  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.451      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "Info:     90.451      0.000 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.743      0.292 RR    IC  inst\|READ_FIFO_DATA~0\|datac " "Info:     90.743      0.292 RR    IC  inst\|READ_FIFO_DATA~0\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.837      0.094 RR  CELL  inst\|READ_FIFO_DATA~0\|combout " "Info:     90.837      0.094 RR  CELL  inst\|READ_FIFO_DATA~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.837      0.000 RR    IC  inst\|READ_FIFO_DATA\|datain " "Info:     90.837      0.000 RR    IC  inst\|READ_FIFO_DATA\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.934      0.097 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA " "Info:     90.934      0.097 RR  CELL  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.128      1.128  R        clock network delay " "Info:    101.128      1.128  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.048     -0.080           clock uncertainty " "Info:    101.048     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.001     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA " "Info:    101.001     -0.047     uTsu  ddlctrlr:inst\|READ_FIFO_DATA" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_FIFO_DATA } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.934 " "Info: Data Arrival Time  :    90.934" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.001 " "Info: Data Required Time :   101.001" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.067  " "Info: Slack              :    10.067 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.532 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.532" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.532  " "Info: Path #1: Setup slack is 23.532 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.944      1.444  F        clock network delay " "Info:     13.944      1.444  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.006      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     14.006      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.006      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "Info:     14.006      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.006      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad " "Info:     14.006      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.295      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout " "Info:     14.295      0.289 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.295      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin " "Info:     14.295      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.319      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout " "Info:     14.319      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.319      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin " "Info:     14.319      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.343      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout " "Info:     14.343      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.343      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin " "Info:     14.343      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.367      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout " "Info:     14.367      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.367      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin " "Info:     14.367      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.391      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout " "Info:     14.391      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.391      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin " "Info:     14.391      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.415      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout " "Info:     14.415      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.415      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin " "Info:     14.415      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.439      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout " "Info:     14.439      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.439      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin " "Info:     14.439      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.521      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout " "Info:     14.521      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.521      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin " "Info:     14.521      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.545      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout " "Info:     14.545      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.545      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin " "Info:     14.545      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.569      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout " "Info:     14.569      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.569      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin " "Info:     14.569      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.593      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout " "Info:     14.593      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.593      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin " "Info:     14.593      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.617      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout " "Info:     14.617      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.617      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin " "Info:     14.617      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.641      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout " "Info:     14.641      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.641      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin " "Info:     14.641      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.665      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout " "Info:     14.665      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.665      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin " "Info:     14.665      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.689      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout " "Info:     14.689      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.689      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin " "Info:     14.689      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.801      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout " "Info:     14.801      0.112 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.801      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin " "Info:     14.801      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.825      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout " "Info:     14.825      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.825      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin " "Info:     14.825      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.849      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout " "Info:     14.849      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.849      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin " "Info:     14.849      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.873      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout " "Info:     14.873      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.873      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin " "Info:     14.873      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.897      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout " "Info:     14.897      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.897      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin " "Info:     14.897      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.921      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout " "Info:     14.921      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.921      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin " "Info:     14.921      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.945      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout " "Info:     14.945      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.945      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin " "Info:     14.945      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.969      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout " "Info:     14.969      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.969      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin " "Info:     14.969      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.051      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout " "Info:     15.051      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.051      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin " "Info:     15.051      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.075      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout " "Info:     15.075      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.075      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin " "Info:     15.075      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.099      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout " "Info:     15.099      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.099      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin " "Info:     15.099      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.123      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout " "Info:     15.123      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.123      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin " "Info:     15.123      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.147      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout " "Info:     15.147      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.147      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin " "Info:     15.147      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.171      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout " "Info:     15.171      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.171      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin " "Info:     15.171      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.195      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout " "Info:     15.195      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.195      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin " "Info:     15.195      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.219      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout " "Info:     15.219      0.024 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.219      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin " "Info:     15.219      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.301      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout " "Info:     15.301      0.082 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.301      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "Info:     15.301      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.360      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     15.360      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.939      1.439  F        clock network delay " "Info:     38.939      1.439  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.892     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "Info:     38.892     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.360 " "Info: Data Arrival Time  :    15.360" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    38.892 " "Info: Data Required Time :    38.892" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.532  " "Info: Slack              :    23.532 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.163 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.163" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.163  " "Info: Path #1: Hold slack is 0.163 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO " "Info: From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "Info: To Node      : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.654      1.154  F        clock network delay " "Info:     13.654      1.154  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.716      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO " "Info:     13.716      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.716      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout " "Info:     13.716      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.588      0.872 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|datac " "Info:     14.588      0.872 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|datac" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.708      0.120 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout " "Info:     14.708      0.120 RR  CELL  inst6\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.165      0.457 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|ena " "Info:     15.165      0.457 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|ena" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_slb.tdf" 97 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.630      0.465 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "Info:     15.630      0.465 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.392      2.892  F        clock network delay " "Info:     15.392      2.892  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.467      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "Info:     15.467      0.075      uTh  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO:inst6|scfifo:scfifo_component|scfifo_uf31:auto_generated|a_dpfifo_5m31:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.630 " "Info: Data Arrival Time  :    15.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.467 " "Info: Data Required Time :    15.467" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.163  " "Info: Slack              :     0.163 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.173  " "Info: Path #1: Hold slack is 0.173 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "Info: To Node      : inst11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  inst21~2\|datae " "Info:      0.000      0.000 RR    IC  inst21~2\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 656 1552 1616 768 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.140      0.140 RF  CELL  inst21~2\|combout " "Info:      0.140      0.140 RF  CELL  inst21~2\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 656 1552 1616 768 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.703      0.563 FF    IC  inst21~3\|datab " "Info:      0.703      0.563 FF    IC  inst21~3\|datab" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~3 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 656 1552 1616 768 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.870      0.167 FR  CELL  inst21~3\|combout " "Info:      0.870      0.167 FR  CELL  inst21~3\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~3 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 656 1552 1616 768 "inst21" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.325      0.455 RR    IC  inst11~0\|datab " "Info:      1.325      0.455 RR    IC  inst11~0\|datab" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.483      0.158 RR  CELL  inst11~0\|combout " "Info:      1.483      0.158 RR  CELL  inst11~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.483      0.000 RR    IC  inst11\|datain " "Info:      1.483      0.000 RR    IC  inst11\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.580      0.097 RR  CELL  inst11 " "Info:      1.580      0.097 RR  CELL  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "Info:      1.142      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.190           clock uncertainty " "Info:      1.332      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.407      0.075      uTh  inst11 " "Info:      1.407      0.075      uTh  inst11" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 192 1824 1888 272 "inst11" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.580 " "Info: Data Arrival Time  :     1.580" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.407 " "Info: Data Required Time :     1.407" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.173  " "Info: Slack              :     0.173 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Info: Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst82 " "Info: From Node    : inst82" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst83 " "Info: To Node      : inst83" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      1.119  R        clock network delay " "Info:      1.119      1.119  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.062     uTco  inst82 " "Info:      1.181      0.062     uTco  inst82" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 440 504 2104 "inst82" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.000 RR  CELL  inst82\|regout " "Info:      1.181      0.000 RR  CELL  inst82\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 440 504 2104 "inst82" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.292      0.111 RR    IC  inst83~feeder\|dataf " "Info:      1.292      0.111 RR    IC  inst83~feeder\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.310      0.018 RR  CELL  inst83~feeder\|combout " "Info:      1.310      0.018 RR  CELL  inst83~feeder\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.310      0.000 RR    IC  inst83\|datain " "Info:      1.310      0.000 RR    IC  inst83\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.407      0.097 RR  CELL  inst83 " "Info:      1.407      0.097 RR  CELL  inst83" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      1.119  R        clock network delay " "Info:      1.119      1.119  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.194      0.075      uTh  inst83 " "Info:      1.194      0.075      uTh  inst83" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 568 632 2104 "inst83" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.407 " "Info: Data Arrival Time  :     1.407" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.194 " "Info: Data Required Time :     1.194" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Info: Slack              :     0.213 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.225 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.225" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.225  " "Info: Path #1: Hold slack is 0.225 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "Info: From Node    : L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.138      1.138  R        clock network delay " "Info:      1.138      1.138  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.200      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|L0_UP_2 " "Info:      1.200      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|L0_UP_2" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.200      0.000 RR  CELL  inst74\|L0_UP_2\|regout " "Info:      1.200      0.000 RR  CELL  inst74\|L0_UP_2\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_2 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      0.123 RR    IC  inst74\|L0_TO_COLUMN_SM~13\|dataf " "Info:      1.323      0.123 RR    IC  inst74\|L0_TO_COLUMN_SM~13\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~13 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~13\|combout " "Info:      1.341      0.018 RR  CELL  inst74\|L0_TO_COLUMN_SM~13\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_TO_COLUMN_SM~13 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.341      0.000 RR    IC  inst74\|FINAL_STATE\|datain " "Info:      1.341      0.000 RR    IC  inst74\|FINAL_STATE\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.438      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      1.438      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.138      1.138  R        clock network delay " "Info:      1.138      1.138  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.213      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      1.213      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|FINAL_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.438 " "Info: Data Arrival Time  :     1.438" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.213 " "Info: Data Required Time :     1.213" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.225  " "Info: Slack              :     0.225 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Info: Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "Info: -hold" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Info: Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: From Node    : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.939      1.439  F        clock network delay " "Info:     13.939      1.439  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.001      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     14.001      0.062     uTco  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.001      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout " "Info:     14.001      0.000 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.001      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad " "Info:     14.001      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.333      0.332 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout " "Info:     14.333      0.332 RR  CELL  inst10\|LPM_COUNTER_component\|auto_generated\|counter_comb_bita20\|sumout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.333      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain " "Info:     14.333      0.000 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|datain" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.392      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     14.392      0.059 RR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.939      1.439  F        clock network delay " "Info:     13.939      1.439  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.014      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     14.014      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.392 " "Info: Data Arrival Time  :    14.392" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.014 " "Info: Data Required Time :    14.014" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Info: Slack              :     0.378 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.832 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.832" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.832  " "Info: Path #1: Recovery slack is 1.832 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|END_STATE " "Info: From Node    : L0_DELAY:inst68\|END_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[3\] " "Info: To Node      : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "Info:      1.142      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.062     uTco  L0_DELAY:inst68\|END_STATE " "Info:      1.204      0.062     uTco  L0_DELAY:inst68\|END_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 RR  CELL  inst68\|END_STATE\|regout " "Info:      1.204      0.000 RR  CELL  inst68\|END_STATE\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      0.442 RR    IC  inst68\|COUNTER\[4\]~1\|datab " "Info:      1.646      0.442 RR    IC  inst68\|COUNTER\[4\]~1\|datab" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      0.158 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "Info:      1.804      0.158 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.121 RR    IC  inst68\|COUNTER\[3\]\|aclr " "Info:      1.925      0.121 RR    IC  inst68\|COUNTER\[3\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.288      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      2.288      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "Info:      3.125      3.125           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.247      1.122  F        clock network delay " "Info:      4.247      1.122  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.167     -0.080           clock uncertainty " "Info:      4.167     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.120     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\] " "Info:      4.120     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.288 " "Info: Data Arrival Time  :     2.288" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.120 " "Info: Data Required Time :     4.120" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.832  " "Info: Slack              :     1.832 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.742 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.742" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.742  " "Info: Path #1: Recovery slack is 9.742 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst93 " "Info: From Node    : inst93" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|START_HEADER " "Info: To Node      : ddlctrlr:inst\|START_HEADER" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.119      1.119  R        clock network delay " "Info:      1.119      1.119  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.062     uTco  inst93 " "Info:      1.181      0.062     uTco  inst93" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.181      0.000 FF  CELL  inst93\|regout " "Info:      1.181      0.000 FF  CELL  inst93\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst93 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2472 856 920 2552 "inst93" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.456      0.275 FF    IC  inst4\|datad " "Info:      1.456      0.275 FF    IC  inst4\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      0.110 FR  CELL  inst4\|combout " "Info:      1.566      0.110 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.998      1.432 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:      2.998      1.432 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.998      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:      2.998      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.409 RR    IC  inst\|START_HEADER\|aclr " "Info:      3.407      0.409 RR    IC  inst\|START_HEADER\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_HEADER } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.770      0.363 RF  CELL  ddlctrlr:inst\|START_HEADER " "Info:      3.770      0.363 RF  CELL  ddlctrlr:inst\|START_HEADER" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_HEADER } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.639      1.139  F        clock network delay " "Info:     13.639      1.139  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.559     -0.080           clock uncertainty " "Info:     13.559     -0.080           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.512     -0.047     uTsu  ddlctrlr:inst\|START_HEADER " "Info:     13.512     -0.047     uTsu  ddlctrlr:inst\|START_HEADER" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|START_HEADER } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 130 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.770 " "Info: Data Arrival Time  :     3.770" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.512 " "Info: Data Required Time :    13.512" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.742  " "Info: Slack              :     9.742 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.590 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.590  " "Info: Path #1: Recovery slack is 10.590 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOOP_DATA_1 " "Info: To Node      : ddlctrlr:inst\|LOOP_DATA_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "Info:     87.500     87.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000  F        clock network delay " "Info:     87.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000 FF  CELL  inst85\|regout " "Info:     87.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.130      0.630 FF    IC  inst4\|dataf " "Info:     88.130      0.630 FF    IC  inst4\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.148      0.018 FR  CELL  inst4\|combout " "Info:     88.148      0.018 FR  CELL  inst4\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.580      1.432 RR    IC  inst4~clkctrl\|inclk\[0\] " "Info:     89.580      1.432 RR    IC  inst4~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.580      0.000 RR  CELL  inst4~clkctrl\|outclk " "Info:     89.580      0.000 RR  CELL  inst4~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.992      0.412 RR    IC  inst\|LOOP_DATA_1\|aclr " "Info:     89.992      0.412 RR    IC  inst\|LOOP_DATA_1\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.355      0.363 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1 " "Info:     90.355      0.363 RF  CELL  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "Info:    100.000    100.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.142      1.142  R        clock network delay " "Info:    101.142      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.992     -0.150           clock uncertainty " "Info:    100.992     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.945     -0.047     uTsu  ddlctrlr:inst\|LOOP_DATA_1 " "Info:    100.945     -0.047     uTsu  ddlctrlr:inst\|LOOP_DATA_1" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOOP_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 203 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.355 " "Info: Data Arrival Time  :    90.355" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   100.945 " "Info: Data Required Time :   100.945" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.590  " "Info: Slack              :    10.590 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.348 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.348" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.348  " "Info: Path #1: Recovery slack is 11.348 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "Info:     37.500     37.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "Info:     37.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "Info:     37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.803      0.303 FF    IC  inst20\|datad " "Info:     37.803      0.303 FF    IC  inst20\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.929      0.126 FR  CELL  inst20\|combout " "Info:     37.929      0.126 FR  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.823      0.894 RR    IC  inst20~clkctrl\|inclk\[0\] " "Info:     38.823      0.894 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.823      0.000 RR  CELL  inst20~clkctrl\|outclk " "Info:     38.823      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.230      0.407 RR    IC  inst74\|WAIT_STATE\|aclr " "Info:     39.230      0.407 RR    IC  inst74\|WAIT_STATE\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.593      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     39.593      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "Info:     50.000     50.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.138      1.138  R        clock network delay " "Info:     51.138      1.138  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.988     -0.150           clock uncertainty " "Info:     50.988     -0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.941     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "Info:     50.941     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.593 " "Info: Data Arrival Time  :    39.593" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    50.941 " "Info: Data Required Time :    50.941" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.348  " "Info: Slack              :    11.348 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.409 " "Info: Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "Info: -recovery" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.409  " "Info: Path #1: Recovery slack is 11.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.116      1.116  R        clock network delay " "Info:      1.116      1.116  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      0.062     uTco  inst67 " "Info:      1.178      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      0.000 RR  CELL  inst67\|regout " "Info:      1.178      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.930      0.752 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr " "Info:      1.930      0.752 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[20\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.293      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:      2.293      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.939      1.439  F        clock network delay " "Info:     13.939      1.439  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.749     -0.190           clock uncertainty " "Info:     13.749     -0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.702     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\] " "Info:     13.702     -0.047     uTsu  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[20\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.293 " "Info: Data Arrival Time  :     2.293" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.702 " "Info: Data Required Time :    13.702" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.409  " "Info: Slack              :    11.409 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.173 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.173" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.173  " "Info: Path #1: Removal slack is 0.173 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_STATUS\[8\] " "Info: To Node      : ddlctrlr:inst\|LOCAL_STATUS\[8\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.766      0.766 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|dataf " "Info:      0.766      0.766 RR    IC  inst\|LOCAL_STATUS\[18\]~0\|dataf" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 67 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.784      0.018 RF  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout " "Info:      0.784      0.018 RF  CELL  inst\|LOCAL_STATUS\[18\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 67 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.212      0.428 FF    IC  inst\|LOCAL_STATUS\[8\]\|aclr " "Info:      1.212      0.428 FF    IC  inst\|LOCAL_STATUS\[8\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[8] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 67 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.575      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_STATUS\[8\] " "Info:      1.575      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_STATUS\[8\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[8] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 67 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.137      1.137  R        clock network delay " "Info:      1.137      1.137  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.327      0.190           clock uncertainty " "Info:      1.327      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.402      0.075      uTh  ddlctrlr:inst\|LOCAL_STATUS\[8\] " "Info:      1.402      0.075      uTh  ddlctrlr:inst\|LOCAL_STATUS\[8\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_STATUS[8] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 67 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.575 " "Info: Data Arrival Time  :     1.575" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.402 " "Info: Data Required Time :     1.402" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.173  " "Info: Slack              :     0.173 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.188 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.188  " "Info: Path #1: Removal slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info: To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Info: Launch Clock : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "Info:     12.500      0.000  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.306      0.806 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad " "Info:     13.306      0.806 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.432      0.126 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "Info:     13.432      0.126 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.723      0.291 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "Info:     13.723      0.291 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.086      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     14.086      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "Info:     12.500     12.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.633      1.133  F        clock network delay " "Info:     13.633      1.133  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.823      0.190           clock uncertainty " "Info:     13.823      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.898      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "Info:     13.898      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.086 " "Info: Data Arrival Time  :    14.086" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.898 " "Info: Data Required Time :    13.898" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Info: Slack              :     0.188 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.341 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.341" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.341  " "Info: Path #1: Removal slack is 0.341 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info: To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED) " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "Info:     25.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.792      0.792 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae " "Info:     25.792      0.792 RR    IC  inst74\|WAIT_COUNTER\[7\]~0\|datae" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.869      0.077 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout " "Info:     25.869      0.077 RF  CELL  inst74\|WAIT_COUNTER\[7\]~0\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.383      0.514 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr " "Info:     26.383      0.514 FF    IC  inst74\|WAIT_COUNTER\[1\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.746      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     26.746      0.363 FR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "Info:     25.000     25.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.140      1.140  F        clock network delay " "Info:     26.140      1.140  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.330      0.190           clock uncertainty " "Info:     26.330      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.405      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Info:     26.405      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[1] } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.746 " "Info: Data Arrival Time  :    26.746" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.405 " "Info: Data Required Time :    26.405" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.341  " "Info: Slack              :     0.341 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.686 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.686" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: -to_clock \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.686  " "Info: Path #1: Removal slack is 0.686 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "Info: From Node    : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "Info: To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Info: Launch Clock : inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4 " "Info: Latch Clock  : PLL0:inst2\|altpll:altpll_component\|_clk4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "Info:      0.000      0.000  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "Info:      0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2024 840 904 2104 "inst85" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.303      0.303 RR    IC  inst20\|datad " "Info:      0.303      0.303 RR    IC  inst20\|datad" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.429      0.126 RF  CELL  inst20\|combout " "Info:      0.429      0.126 RF  CELL  inst20\|combout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      0.894 FF    IC  inst20~clkctrl\|inclk\[0\] " "Info:      1.323      0.894 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      0.000 FF  CELL  inst20~clkctrl\|outclk " "Info:      1.323      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 176 -120 -56 224 "inst20" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.730      0.407 FF    IC  inst68\|L0_OUT\|aclr " "Info:      1.730      0.407 FF    IC  inst68\|L0_OUT\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.363 FR  CELL  L0_DELAY:inst68\|L0_OUT " "Info:      2.093      0.363 FR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "Info:      0.000      0.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "Info:      1.142      1.142  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.332      0.190           clock uncertainty " "Info:      1.332      0.190           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.407      0.075      uTh  L0_DELAY:inst68\|L0_OUT " "Info:      1.407      0.075      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 35 1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.093 " "Info: Data Arrival Time  :     2.093" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.407 " "Info: Data Required Time :     1.407" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.686  " "Info: Slack              :     0.686 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.006 " "Info: Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.006" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "Info: -to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "Info: -removal" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "Info: -stdout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.006  " "Info: Path #1: Removal slack is 13.006 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "Info: From Node    : inst67" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info: To Node      : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Launch Clock : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Info: Latch Clock  : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.116      1.116  R        clock network delay " "Info:     51.116      1.116  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.178      0.062     uTco  inst67 " "Info:     51.178      0.062     uTco  inst67" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.178      0.000 RR  CELL  inst67\|regout " "Info:     51.178      0.000 RR  CELL  inst67\|regout" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.812      0.634 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr " "Info:     51.812      0.634 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[15\]\|aclr" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|counter_reg_bit1a[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.175      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     52.175      0.363 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "Info:     37.500     37.500           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.944      1.444  F        clock network delay " "Info:     38.944      1.444  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.094      0.150           clock uncertainty " "Info:     39.094      0.150           clock uncertainty" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.169      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\] " "Info:     39.169      0.075      uTh  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[15\]" {  } { { "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNTER:inst10|lpm_counter:LPM_COUNTER_component|cntr_d5i:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    52.175 " "Info: Data Arrival Time  :    52.175" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.169 " "Info: Data Required Time :    39.169" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.006  " "Info: Slack              :    13.006 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Info: Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Info: Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "Info:      3.125      3.125           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "Info:      3.125      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "Info:      3.125      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "Info:      3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      6.161      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      2.587     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      3.477      0.890 FF    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      3.477      0.000 FF  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.869      0.392 FF    IC  inst68\|COUNTER\[0\]\|clk " "Info:      3.869      0.392 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.247      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      4.247      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "Info:      6.250      6.250           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "Info:      6.250      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "Info:      6.250      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "Info:      6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      9.286      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\] " "Info:      5.712     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "Info:      6.602      0.890 RR    IC  inst2\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk " "Info:      6.602      0.000 RR  CELL  inst2\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.994      0.392 RR    IC  inst68\|COUNTER\[0\]\|clk " "Info:      6.994      0.392 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.372      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "Info:      7.372      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Info: Actual Width     :     3.125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Info: Slack            :     2.495" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.583 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.583" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.583  " "Info: Path #1: slack is 11.583 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "Info:     12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     15.536      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     11.962     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     12.852      0.890 FF    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     12.852      0.000 FF  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.409      0.557 FF    IC  inst\|FIFO_CLK~13\|datae " "Info:     13.409      0.557 FF    IC  inst\|FIFO_CLK~13\|datae" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.486      0.077 FR  CELL  inst\|FIFO_CLK~13\|combout " "Info:     13.486      0.077 FR  CELL  inst\|FIFO_CLK~13\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.769      0.283 RR    IC  inst\|FIFO_CLK\|dataf " "Info:     13.769      0.283 RR    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.787      0.018 RR  CELL  inst\|FIFO_CLK\|combout " "Info:     13.787      0.018 RR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.604      0.817 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     14.604      0.817 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.604      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     14.604      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.018      0.414 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     15.018      0.414 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.328      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     15.328      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\] " "Info:     24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "Info:     25.352      0.890 RR    IC  inst2\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk " "Info:     25.352      0.000 RR  CELL  inst2\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.909      0.557 RR    IC  inst\|FIFO_CLK~13\|datae " "Info:     25.909      0.557 RR    IC  inst\|FIFO_CLK~13\|datae" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.986      0.077 RF  CELL  inst\|FIFO_CLK~13\|combout " "Info:     25.986      0.077 RF  CELL  inst\|FIFO_CLK~13\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.269      0.283 FF    IC  inst\|FIFO_CLK\|dataf " "Info:     26.269      0.283 FF    IC  inst\|FIFO_CLK\|dataf" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.287      0.018 FF  CELL  inst\|FIFO_CLK\|combout " "Info:     26.287      0.018 FF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.104      0.817 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     27.104      0.817 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.104      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     27.104      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.518      0.414 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     27.518      0.414 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.828      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     27.828      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Info: Required Width   :     0.917" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.583 " "Info: Slack            :    11.583" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Info: Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Info: Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info: Node             : COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Info: Clock            : inst85 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "Info:     12.500      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "Info:     12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.170      0.670 FF    IC  inst85~clkctrl\|inclk\[0\] " "Info:     13.170      0.670 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.170      0.000 FF  CELL  inst85~clkctrl\|outclk " "Info:     13.170      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.566      0.396 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     13.566      0.396 FF    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.944      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     13.944      0.378 FR  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "Info:     25.000      0.000           inst85" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "Info:     25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.670      0.670 RR    IC  inst85~clkctrl\|inclk\[0\] " "Info:     25.670      0.670 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.670      0.000 RR  CELL  inst85~clkctrl\|outclk " "Info:     25.670      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.066      0.396 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "Info:     26.066      0.396 RR    IC  inst10\|LPM_COUNTER_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.444      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Info:     26.444      0.378 RF  CELL  COUNTER:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Info: Slack            :    11.870" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Info: Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Info: Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Info: Node             : CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Info: Clock            : CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:      0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "Info:     12.500     12.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "Info:     12.500      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "Info:     12.500      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "Info:     12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Info: Required Width   :     0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Info: Actual Width     :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Info: Slack            :    12.500" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Info: Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info: Node             : L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1 " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "Info:      0.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "Info:      0.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:      0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:      0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:      0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:      3.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     -0.538     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:      0.352      0.890 RR    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:      0.352      0.000 RR  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.760      0.408 RR    IC  inst74\|FINAL_STATE\|clk " "Info:      0.760      0.408 RR    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.138      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:      1.138      0.378 RR  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "Info:     25.000     25.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "Info:     25.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "Info:     25.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     28.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\] " "Info:     24.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "Info:     25.352      0.890 FF    IC  inst2\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk " "Info:     25.352      0.000 FF  CELL  inst2\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.760      0.408 FF    IC  inst74\|FINAL_STATE\|clk " "Info:     25.760      0.408 FF    IC  inst74\|FINAL_STATE\|clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.138      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE " "Info:     26.138      0.378 FF  CELL  L0_TO_COLUMN_GEN:inst74\|FINAL_STATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Info: Required Width   :     0.630" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Info: Actual Width     :    25.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Info: Slack            :    24.370" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Info: Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\] " "Info: Targets: \[get_clocks \{PLL0:inst2\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "Info: -nworst: 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "Info: -detail: full_path" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Info: Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info: Node             : FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED) " "Info: Clock            : PLL0:inst2\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Info: Type             : High Pulse Width" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Info: Late Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "Info:     50.000     50.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "Info:     50.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "Info:     50.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:     50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:     50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:     50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:     53.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     49.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:     50.352      0.890 FF    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:     50.352      0.000 FF  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.926      0.574 FF    IC  inst\|FIFO_CLK\|dataa " "Info:     50.926      0.574 FF    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.096      0.170 FR  CELL  inst\|FIFO_CLK\|combout " "Info:     51.096      0.170 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.913      0.817 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:     51.913      0.817 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.913      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:     51.913      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.327      0.414 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:     52.327      0.414 RR    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.637      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:     52.637      0.310 RR  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Info: Early Clock Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "Info:    100.000    100.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "Info:    100.000      0.000           source latency" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "Info:    100.000      0.000           CLK40DES1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "Info:    100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "Info:    100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "Info:    100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\] " "Info:    103.036      2.326 RR    IC  inst2\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\] " "Info:     99.462     -3.574 RR  CELL  inst2\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "Info:    100.352      0.890 RR    IC  inst2\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk " "Info:    100.352      0.000 RR  CELL  inst2\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.926      0.574 RR    IC  inst\|FIFO_CLK\|dataa " "Info:    100.926      0.574 RR    IC  inst\|FIFO_CLK\|dataa" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.096      0.170 RF  CELL  inst\|FIFO_CLK\|combout " "Info:    101.096      0.170 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.913      0.817 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "Info:    101.913      0.817 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.913      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "Info:    101.913      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.327      0.414 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "Info:    102.327      0.414 FF    IC  inst6\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.637      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Info:    102.637      0.310 FF  CELL  FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Info: Required Width   :     0.917" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Info: Actual Width     :    50.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Info: Slack            :    49.083" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 10 11:13:57 2014 " "Info: Processing ended: Thu Jul 10 11:13:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
