-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arr_1_load_9 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_load_9 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_1_load_8 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_load_8 : IN STD_LOGIC_VECTOR (63 downto 0);
    arr_load_7 : IN STD_LOGIC_VECTOR (63 downto 0);
    add_ln60_3 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul211 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul202 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul237 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul221 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul229 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul2 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul246 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul254 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul262 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul299 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul3 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul290 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul4 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul318 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul325 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul5 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul360 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul369 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul344 : IN STD_LOGIC_VECTOR (63 downto 0);
    mul353 : IN STD_LOGIC_VECTOR (63 downto 0);
    add239_222_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add239_222_out_ap_vld : OUT STD_LOGIC;
    add274_218_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add274_218_out_ap_vld : OUT STD_LOGIC;
    add301_214_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add301_214_out_ap_vld : OUT STD_LOGIC;
    add337_210_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add337_210_out_ap_vld : OUT STD_LOGIC;
    add371_26_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add371_26_out_ap_vld : OUT STD_LOGIC;
    add204_214_out : OUT STD_LOGIC_VECTOR (63 downto 0);
    add204_214_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln68_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_add239_221_phi_fu_327_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add239_221_reg_324 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_load_fu_685_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln83_2_fu_802_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add274_217_phi_fu_344_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add274_217_reg_341 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_3_fu_790_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add301_213_phi_fu_361_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add301_213_reg_358 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_2_fu_769_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add337_29_phi_fu_378_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add337_29_reg_375 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_3_fu_753_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add371_25_phi_fu_395_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add371_25_reg_392 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_3_fu_823_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add239_224_phi_fu_412_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_5_fu_874_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add239_224_reg_409 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add274_220_phi_fu_434_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add274_220_reg_431 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_7_fu_862_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add301_216_phi_fu_456_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add301_216_reg_453 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_5_fu_855_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add337_212_phi_fu_478_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add337_212_reg_475 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_7_fu_848_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add371_28_phi_fu_500_p12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add371_28_reg_497 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_7_fu_881_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add274_219_phi_fu_522_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_11_fu_895_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add274_219_reg_519 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add301_215_phi_fu_541_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add301_215_reg_538 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_8_fu_888_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add337_211_phi_fu_560_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add337_211_reg_557 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_11_fu_902_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_add371_27_phi_fu_579_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_add371_27_reg_576 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_11_fu_909_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_98 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_2_fu_916_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal add204_214_fu_102 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_fu_838_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add371_26_fu_106 : STD_LOGIC_VECTOR (63 downto 0);
    signal add337_210_fu_110 : STD_LOGIC_VECTOR (63 downto 0);
    signal add301_214_fu_114 : STD_LOGIC_VECTOR (63 downto 0);
    signal add274_218_fu_118 : STD_LOGIC_VECTOR (63 downto 0);
    signal add239_222_fu_122 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_599_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_603_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_613_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_622_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_626_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_636_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_640_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_1_fu_743_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_2_fu_748_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_fu_739_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_1_fu_764_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln94_fu_760_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_1_fu_780_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_2_fu_785_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_fu_776_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_1_fu_797_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_595_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_1_fu_813_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_2_fu_818_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln106_fu_809_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln78_1_fu_833_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_607_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_617_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_630_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln83_4_fu_869_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_644_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_580 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component fiat_25519_carry_square_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    add204_214_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add204_214_fu_102 <= add_ln60_3;
                elsif ((ap_const_boolean_1 = ap_condition_580)) then 
                    add204_214_fu_102 <= add_ln78_fu_838_p2;
                end if;
            end if; 
        end if;
    end process;

    add239_222_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add239_222_fu_122 <= arr_1_load_9;
                elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add239_222_fu_122 <= ap_phi_mux_add239_224_phi_fu_412_p12;
                end if;
            end if; 
        end if;
    end process;

    add274_218_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add274_218_fu_118 <= arr_load_9;
                elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add274_218_fu_118 <= ap_phi_mux_add274_219_phi_fu_522_p10;
                end if;
            end if; 
        end if;
    end process;

    add301_214_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add301_214_fu_114 <= arr_1_load_8;
                elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add301_214_fu_114 <= ap_phi_mux_add301_215_phi_fu_541_p10;
                end if;
            end if; 
        end if;
    end process;

    add337_210_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add337_210_fu_110 <= arr_load_8;
                elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add337_210_fu_110 <= ap_phi_mux_add337_211_phi_fu_560_p10;
                end if;
            end if; 
        end if;
    end process;

    add371_26_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    add371_26_fu_106 <= arr_load_7;
                elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    add371_26_fu_106 <= ap_phi_mux_add371_27_phi_fu_579_p10;
                end if;
            end if; 
        end if;
    end process;

    i_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_98 <= ap_const_lv3_0;
                elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_98 <= i_2_fu_916_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add204_214_out <= add204_214_fu_102;

    add204_214_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_733_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add204_214_out_ap_vld <= ap_const_logic_1;
        else 
            add204_214_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add239_222_out <= add239_222_fu_122;

    add239_222_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_733_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add239_222_out_ap_vld <= ap_const_logic_1;
        else 
            add239_222_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add274_218_out <= add274_218_fu_118;

    add274_218_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_733_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add274_218_out_ap_vld <= ap_const_logic_1;
        else 
            add274_218_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add301_214_out <= add301_214_fu_114;

    add301_214_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_733_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add301_214_out_ap_vld <= ap_const_logic_1;
        else 
            add301_214_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add337_210_out <= add337_210_fu_110;

    add337_210_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_733_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add337_210_out_ap_vld <= ap_const_logic_1;
        else 
            add337_210_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add371_26_out <= add371_26_fu_106;

    add371_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln68_fu_733_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            add371_26_out_ap_vld <= ap_const_logic_1;
        else 
            add371_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln100_11_fu_902_p2 <= std_logic_vector(unsigned(grp_fu_607_p2) + unsigned(ap_phi_mux_add337_212_phi_fu_478_p12));
    add_ln100_1_fu_743_p2 <= std_logic_vector(unsigned(mul325) + unsigned(add337_210_fu_110));
    add_ln100_2_fu_748_p2 <= std_logic_vector(unsigned(add_ln100_1_fu_743_p2) + unsigned(mul5));
    add_ln100_3_fu_753_p2 <= std_logic_vector(unsigned(add_ln100_2_fu_748_p2) + unsigned(add_ln100_fu_739_p2));
    add_ln100_7_fu_848_p2 <= std_logic_vector(unsigned(grp_fu_607_p2) + unsigned(ap_phi_mux_add337_29_phi_fu_378_p12));
    add_ln100_fu_739_p2 <= std_logic_vector(unsigned(mul4) + unsigned(mul318));
    add_ln106_11_fu_909_p2 <= std_logic_vector(unsigned(grp_fu_644_p2) + unsigned(ap_phi_mux_add371_28_phi_fu_500_p12));
    add_ln106_1_fu_813_p2 <= std_logic_vector(unsigned(mul344) + unsigned(add371_26_fu_106));
    add_ln106_2_fu_818_p2 <= std_logic_vector(unsigned(add_ln106_1_fu_813_p2) + unsigned(mul353));
    add_ln106_3_fu_823_p2 <= std_logic_vector(unsigned(add_ln106_2_fu_818_p2) + unsigned(add_ln106_fu_809_p2));
    add_ln106_7_fu_881_p2 <= std_logic_vector(unsigned(grp_fu_644_p2) + unsigned(ap_phi_mux_add371_25_phi_fu_395_p12));
    add_ln106_fu_809_p2 <= std_logic_vector(unsigned(mul360) + unsigned(mul369));
    add_ln78_1_fu_833_p2 <= std_logic_vector(unsigned(mul211) + unsigned(add204_214_fu_102));
    add_ln78_fu_838_p2 <= std_logic_vector(unsigned(add_ln78_1_fu_833_p2) + unsigned(mul202));
    add_ln83_1_fu_797_p2 <= std_logic_vector(unsigned(mul229) + unsigned(add239_222_fu_122));
    add_ln83_2_fu_802_p2 <= std_logic_vector(unsigned(add_ln83_1_fu_797_p2) + unsigned(grp_fu_595_p2));
    add_ln83_4_fu_869_p2 <= std_logic_vector(unsigned(mul229) + unsigned(ap_phi_mux_add239_221_phi_fu_327_p12));
    add_ln83_5_fu_874_p2 <= std_logic_vector(unsigned(add_ln83_4_fu_869_p2) + unsigned(grp_fu_595_p2));
    add_ln89_11_fu_895_p2 <= std_logic_vector(unsigned(grp_fu_630_p2) + unsigned(ap_phi_mux_add274_220_phi_fu_434_p12));
    add_ln89_1_fu_780_p2 <= std_logic_vector(unsigned(mul254) + unsigned(add274_218_fu_118));
    add_ln89_2_fu_785_p2 <= std_logic_vector(unsigned(add_ln89_1_fu_780_p2) + unsigned(mul262));
    add_ln89_3_fu_790_p2 <= std_logic_vector(unsigned(add_ln89_2_fu_785_p2) + unsigned(add_ln89_fu_776_p2));
    add_ln89_7_fu_862_p2 <= std_logic_vector(unsigned(grp_fu_630_p2) + unsigned(ap_phi_mux_add274_217_phi_fu_344_p12));
    add_ln89_fu_776_p2 <= std_logic_vector(unsigned(mul2) + unsigned(mul246));
    add_ln94_1_fu_764_p2 <= std_logic_vector(unsigned(mul290) + unsigned(add301_214_fu_114));
    add_ln94_2_fu_769_p2 <= std_logic_vector(unsigned(add_ln94_1_fu_764_p2) + unsigned(add_ln94_fu_760_p2));
    add_ln94_5_fu_855_p2 <= std_logic_vector(unsigned(grp_fu_617_p2) + unsigned(ap_phi_mux_add301_213_phi_fu_361_p12));
    add_ln94_8_fu_888_p2 <= std_logic_vector(unsigned(grp_fu_617_p2) + unsigned(ap_phi_mux_add301_216_phi_fu_456_p12));
    add_ln94_fu_760_p2 <= std_logic_vector(unsigned(mul299) + unsigned(mul3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_580_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln68_fu_733_p2, i_1_load_fu_685_p1)
    begin
                ap_condition_580 <= (not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and not((i_1_load_fu_685_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln68_fu_733_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_add239_221_phi_fu_327_p12_assign_proc : process(icmp_ln68_fu_733_p2, ap_phi_reg_pp0_iter1_add239_221_reg_324, i_1_load_fu_685_p1, add_ln83_2_fu_802_p2, add239_222_fu_122)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1))) then 
            ap_phi_mux_add239_221_phi_fu_327_p12 <= add_ln83_2_fu_802_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and not((i_1_load_fu_685_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add239_221_phi_fu_327_p12 <= add239_222_fu_122;
        else 
            ap_phi_mux_add239_221_phi_fu_327_p12 <= ap_phi_reg_pp0_iter1_add239_221_reg_324;
        end if; 
    end process;


    ap_phi_mux_add239_224_phi_fu_412_p12_assign_proc : process(icmp_ln68_fu_733_p2, ap_phi_mux_add239_221_phi_fu_327_p12, i_1_load_fu_685_p1, add_ln83_5_fu_874_p2, ap_phi_reg_pp0_iter1_add239_224_reg_409)
    begin
        if (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add239_224_phi_fu_412_p12 <= ap_phi_mux_add239_221_phi_fu_327_p12;
        elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0))) then 
            ap_phi_mux_add239_224_phi_fu_412_p12 <= add_ln83_5_fu_874_p2;
        else 
            ap_phi_mux_add239_224_phi_fu_412_p12 <= ap_phi_reg_pp0_iter1_add239_224_reg_409;
        end if; 
    end process;


    ap_phi_mux_add274_217_phi_fu_344_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_reg_pp0_iter1_add274_217_reg_341, add_ln89_3_fu_790_p2, add274_218_fu_118)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2))) then 
            ap_phi_mux_add274_217_phi_fu_344_p12 <= add_ln89_3_fu_790_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and not((i_1_load_fu_685_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add274_217_phi_fu_344_p12 <= add274_218_fu_118;
        else 
            ap_phi_mux_add274_217_phi_fu_344_p12 <= ap_phi_reg_pp0_iter1_add274_217_reg_341;
        end if; 
    end process;


    ap_phi_mux_add274_219_phi_fu_522_p10_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add274_220_phi_fu_434_p12, add_ln89_11_fu_895_p2, ap_phi_reg_pp0_iter1_add274_219_reg_519)
    begin
        if (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add274_219_phi_fu_522_p10 <= ap_phi_mux_add274_220_phi_fu_434_p12;
        elsif (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0))) then 
            ap_phi_mux_add274_219_phi_fu_522_p10 <= add_ln89_11_fu_895_p2;
        else 
            ap_phi_mux_add274_219_phi_fu_522_p10 <= ap_phi_reg_pp0_iter1_add274_219_reg_519;
        end if; 
    end process;


    ap_phi_mux_add274_220_phi_fu_434_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add274_217_phi_fu_344_p12, ap_phi_reg_pp0_iter1_add274_220_reg_431, add_ln89_7_fu_862_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1))) then 
            ap_phi_mux_add274_220_phi_fu_434_p12 <= add_ln89_7_fu_862_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)))) then 
            ap_phi_mux_add274_220_phi_fu_434_p12 <= ap_phi_mux_add274_217_phi_fu_344_p12;
        else 
            ap_phi_mux_add274_220_phi_fu_434_p12 <= ap_phi_reg_pp0_iter1_add274_220_reg_431;
        end if; 
    end process;


    ap_phi_mux_add301_213_phi_fu_361_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_reg_pp0_iter1_add301_213_reg_358, add_ln94_2_fu_769_p2, add301_214_fu_114)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3))) then 
            ap_phi_mux_add301_213_phi_fu_361_p12 <= add_ln94_2_fu_769_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and not((i_1_load_fu_685_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add301_213_phi_fu_361_p12 <= add301_214_fu_114;
        else 
            ap_phi_mux_add301_213_phi_fu_361_p12 <= ap_phi_reg_pp0_iter1_add301_213_reg_358;
        end if; 
    end process;


    ap_phi_mux_add301_215_phi_fu_541_p10_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add301_216_phi_fu_456_p12, ap_phi_reg_pp0_iter1_add301_215_reg_538, add_ln94_8_fu_888_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1))) then 
            ap_phi_mux_add301_215_phi_fu_541_p10 <= add_ln94_8_fu_888_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)))) then 
            ap_phi_mux_add301_215_phi_fu_541_p10 <= ap_phi_mux_add301_216_phi_fu_456_p12;
        else 
            ap_phi_mux_add301_215_phi_fu_541_p10 <= ap_phi_reg_pp0_iter1_add301_215_reg_538;
        end if; 
    end process;


    ap_phi_mux_add301_216_phi_fu_456_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add301_213_phi_fu_361_p12, ap_phi_reg_pp0_iter1_add301_216_reg_453, add_ln94_5_fu_855_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2))) then 
            ap_phi_mux_add301_216_phi_fu_456_p12 <= add_ln94_5_fu_855_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add301_216_phi_fu_456_p12 <= ap_phi_mux_add301_213_phi_fu_361_p12;
        else 
            ap_phi_mux_add301_216_phi_fu_456_p12 <= ap_phi_reg_pp0_iter1_add301_216_reg_453;
        end if; 
    end process;


    ap_phi_mux_add337_211_phi_fu_560_p10_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add337_212_phi_fu_478_p12, ap_phi_reg_pp0_iter1_add337_211_reg_557, add_ln100_11_fu_902_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2))) then 
            ap_phi_mux_add337_211_phi_fu_560_p10 <= add_ln100_11_fu_902_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add337_211_phi_fu_560_p10 <= ap_phi_mux_add337_212_phi_fu_478_p12;
        else 
            ap_phi_mux_add337_211_phi_fu_560_p10 <= ap_phi_reg_pp0_iter1_add337_211_reg_557;
        end if; 
    end process;


    ap_phi_mux_add337_212_phi_fu_478_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add337_29_phi_fu_378_p12, ap_phi_reg_pp0_iter1_add337_212_reg_475, add_ln100_7_fu_848_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3))) then 
            ap_phi_mux_add337_212_phi_fu_478_p12 <= add_ln100_7_fu_848_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add337_212_phi_fu_478_p12 <= ap_phi_mux_add337_29_phi_fu_378_p12;
        else 
            ap_phi_mux_add337_212_phi_fu_478_p12 <= ap_phi_reg_pp0_iter1_add337_212_reg_475;
        end if; 
    end process;


    ap_phi_mux_add337_29_phi_fu_378_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_reg_pp0_iter1_add337_29_reg_375, add_ln100_3_fu_753_p2, add337_210_fu_110)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4))) then 
            ap_phi_mux_add337_29_phi_fu_378_p12 <= add_ln100_3_fu_753_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and not((i_1_load_fu_685_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_5)))) then 
            ap_phi_mux_add337_29_phi_fu_378_p12 <= add337_210_fu_110;
        else 
            ap_phi_mux_add337_29_phi_fu_378_p12 <= ap_phi_reg_pp0_iter1_add337_29_reg_375;
        end if; 
    end process;


    ap_phi_mux_add371_25_phi_fu_395_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_reg_pp0_iter1_add371_25_reg_392, add_ln106_3_fu_823_p2, add371_26_fu_106)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_5))) then 
            ap_phi_mux_add371_25_phi_fu_395_p12 <= add_ln106_3_fu_823_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and not((i_1_load_fu_685_p1 = ap_const_lv3_5)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add371_25_phi_fu_395_p12 <= add371_26_fu_106;
        else 
            ap_phi_mux_add371_25_phi_fu_395_p12 <= ap_phi_reg_pp0_iter1_add371_25_reg_392;
        end if; 
    end process;


    ap_phi_mux_add371_27_phi_fu_579_p10_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add371_28_phi_fu_500_p12, ap_phi_reg_pp0_iter1_add371_27_reg_576, add_ln106_11_fu_909_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3))) then 
            ap_phi_mux_add371_27_phi_fu_579_p10 <= add_ln106_11_fu_909_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add371_27_phi_fu_579_p10 <= ap_phi_mux_add371_28_phi_fu_500_p12;
        else 
            ap_phi_mux_add371_27_phi_fu_579_p10 <= ap_phi_reg_pp0_iter1_add371_27_reg_576;
        end if; 
    end process;


    ap_phi_mux_add371_28_phi_fu_500_p12_assign_proc : process(icmp_ln68_fu_733_p2, i_1_load_fu_685_p1, ap_phi_mux_add371_25_phi_fu_395_p12, ap_phi_reg_pp0_iter1_add371_28_reg_497, add_ln106_7_fu_881_p2)
    begin
        if (((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_4))) then 
            ap_phi_mux_add371_28_phi_fu_500_p12 <= add_ln106_7_fu_881_p2;
        elsif (((not((i_1_load_fu_685_p1 = ap_const_lv3_0)) and not((i_1_load_fu_685_p1 = ap_const_lv3_4)) and not((i_1_load_fu_685_p1 = ap_const_lv3_3)) and not((i_1_load_fu_685_p1 = ap_const_lv3_2)) and not((i_1_load_fu_685_p1 = ap_const_lv3_1)) and (icmp_ln68_fu_733_p2 = ap_const_lv1_1)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_0)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_3)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_2)) or ((icmp_ln68_fu_733_p2 = ap_const_lv1_1) and (i_1_load_fu_685_p1 = ap_const_lv3_1)))) then 
            ap_phi_mux_add371_28_phi_fu_500_p12 <= ap_phi_mux_add371_25_phi_fu_395_p12;
        else 
            ap_phi_mux_add371_28_phi_fu_500_p12 <= ap_phi_reg_pp0_iter1_add371_28_reg_497;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_add239_221_reg_324 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add239_224_reg_409 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add274_217_reg_341 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add274_219_reg_519 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add274_220_reg_431 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add301_213_reg_358 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add301_215_reg_538 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add301_216_reg_453 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add337_211_reg_557 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add337_212_reg_475 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add337_29_reg_375 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add371_25_reg_392 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add371_27_reg_576 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_add371_28_reg_497 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_595_p2 <= std_logic_vector(unsigned(mul237) + unsigned(mul221));
    grp_fu_599_p2 <= std_logic_vector(unsigned(mul4) + unsigned(mul318));
    grp_fu_603_p2 <= std_logic_vector(unsigned(mul5) + unsigned(mul325));
    grp_fu_607_p2 <= std_logic_vector(unsigned(grp_fu_599_p2) + unsigned(grp_fu_603_p2));
    grp_fu_613_p2 <= std_logic_vector(unsigned(mul299) + unsigned(mul3));
    grp_fu_617_p2 <= std_logic_vector(unsigned(grp_fu_613_p2) + unsigned(mul290));
    grp_fu_622_p2 <= std_logic_vector(unsigned(mul2) + unsigned(mul246));
    grp_fu_626_p2 <= std_logic_vector(unsigned(mul262) + unsigned(mul254));
    grp_fu_630_p2 <= std_logic_vector(unsigned(grp_fu_622_p2) + unsigned(grp_fu_626_p2));
    grp_fu_636_p2 <= std_logic_vector(unsigned(mul360) + unsigned(mul369));
    grp_fu_640_p2 <= std_logic_vector(unsigned(mul353) + unsigned(mul344));
    grp_fu_644_p2 <= std_logic_vector(unsigned(grp_fu_636_p2) + unsigned(grp_fu_640_p2));
    i_1_load_fu_685_p1 <= i_fu_98;
    i_2_fu_916_p2 <= std_logic_vector(unsigned(i_fu_98) + unsigned(ap_const_lv3_3));
    icmp_ln68_fu_733_p2 <= "1" when (unsigned(i_fu_98) < unsigned(ap_const_lv3_6)) else "0";
end behav;
