module ID_EX(
	input wire clock,
	input wire [31:0] data_in_1,
	input wire [31:0] data_in_2,
	input wire [4:0] RD,
	output reg [31:0]data_out_1,
	output reg [31:0]data_out_2,
	output reg [5:0] RD_out);
	
always @ (posedge clock) begin
	RD_out<=RD;
	data_out_1 <= data_in_1;
	data_out_2 <= data_in_2;
	end
	endmodule
	