2018-07-09 15:12:20,801 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-09 15:12:20,818 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:12:20,821 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:12:20,822 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:12:20,822 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:12:20,823 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-09 15:12:20,823 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:12:20,823 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:12:20,824 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:12:20,824 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
