|Lab02_22521154_Mearly
O <= Y:inst6.Y
CLK => inst.CLK
CLK => inst1.CLK
X => D0:inst8.X
X => D1:inst7.X
X => Y:inst6.X


|Lab02_22521154_Mearly|Y:inst6
Y <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Q0 => inst4.IN0
Q0 => inst.IN1
X => inst1.IN1
Q1 => inst.IN0


|Lab02_22521154_Mearly|D1:inst7
D1 <= Q0.DB_MAX_OUTPUT_PORT_TYPE
Q0 => D1.DATAIN
Q1 => ~NO_FANOUT~
X => ~NO_FANOUT~


|Lab02_22521154_Mearly|D0:inst8
D0 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
Q0 => inst4.IN0
Q1 => ~NO_FANOUT~
X => ~NO_FANOUT~


