
---------- Begin Simulation Statistics ----------
final_tick                                 6883826250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    359                       # Simulator instruction rate (inst/s)
host_mem_usage                                7554248                       # Number of bytes of host memory used
host_op_rate                                      369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17974.97                       # Real time elapsed on the host
host_tick_rate                                 198806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6459217                       # Number of instructions simulated
sim_ops                                       6626464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003574                       # Number of seconds simulated
sim_ticks                                  3573536250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.998591                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  139244                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               149727                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                197                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2149                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            143813                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1631                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2012                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              381                       # Number of indirect misses.
system.cpu.branchPred.lookups                  158359                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4400                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          471                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      924270                       # Number of instructions committed
system.cpu.committedOps                        942968                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.465820                       # CPI: cycles per instruction
system.cpu.discardedOps                          6150                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             476125                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             49982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           273237                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1123434                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288532                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      176                       # number of quiesce instructions executed
system.cpu.numCycles                          3203353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       176                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  609939     64.68%     64.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                    631      0.07%     64.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                  50693      5.38%     70.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                281705     29.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   942968                       # Class of committed instruction
system.cpu.quiesceCycles                      2514305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2079919                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250643                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp             101007                       # Transaction distribution
system.membus.trans_dist::WriteReq              27048                       # Transaction distribution
system.membus.trans_dist::WriteResp             27048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          197                       # Transaction distribution
system.membus.trans_dist::WriteClean               72                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1139                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               82                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           160                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           29                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 505489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8050800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            375979                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000324                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018011                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  375857     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     122      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              375979                       # Request fanout histogram
system.membus.reqLayer6.occupancy           581681177                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5599625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3447703                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1060125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4374670                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          570709305                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6359750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    293428113                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    146714057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    440142170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    146714057                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    293428113                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    440142170                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    440142170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    440142170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    880284340                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1099577500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    954729268                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148094                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148094    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148094                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    291992250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2677531535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    146714057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    146714057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2970959648                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1485479824                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1338765767                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2824245591                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4163011359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1485479824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    146714057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5795205240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    128374800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    990319883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    146714057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma    146714057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1412122796                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    568516970                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    568516970                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1137033939                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    128374800                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1558836852                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    715231026                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma    146714057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2549156735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        80320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        81152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1268                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22476336                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       232823                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22709158                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22476336                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22476336                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22476336                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       232823                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22709158                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6371648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1590080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          269                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1210390968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    421802913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    146714057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4101260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1783009197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4817637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    146714057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    146714057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    146714057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            444959807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4817637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1357105024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    568516970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    293428113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4101260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2227969004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443998500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26071                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24845                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24845                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3193650860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5803005860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32127.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58377.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92673                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23041                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24845                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.376886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.337415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.391975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          252      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          275      3.22%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          101      1.18%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          145      1.70%      9.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          133      1.56%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          147      1.72%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           77      0.90%     13.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          188      2.20%     15.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7231     84.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     392.920949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1223.830687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           227     89.72%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.79%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.77%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      2.77%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.40%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.98%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      98.229249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.777649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    200.432179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            171     67.59%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.14%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      9.88%     82.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.35%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.79%     87.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.58%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      2.37%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      2.37%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.79%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.40%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.40%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.40%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.40%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      3.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6361856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6371584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1590080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1780.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       445.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1782.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    444.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3573380625                       # Total gap between requests
system.mem_ctrls.avgGap                      28724.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1505728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       523328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1208116470.065191030502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 421355177.242150545120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 146714056.699438840151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4083350.210873053409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5211644.348087975755                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 146445415.238197177649                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 146714056.699438840151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 146714056.699438840151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          269                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3938738980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1373085030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    480241645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10940205                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21331228875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  19387440875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  12750832000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  24747203375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58279.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58300.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58623.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47983.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79298248.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2366630.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1556498.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3020898.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1706317820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    193410000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1676406430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 352                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           176                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8929026.988636                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2771249.742184                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          176    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2460750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11683875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             176                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5312317500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1571508750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       460324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           460324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       460324                       # number of overall hits
system.cpu.icache.overall_hits::total          460324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1255                       # number of overall misses
system.cpu.icache.overall_misses::total          1255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54542500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54542500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54542500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54542500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       461579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       461579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       461579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       461579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002719                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002719                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002719                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002719                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.159363                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.159363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.159363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.159363                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52585125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52585125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52585125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52585125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002719                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002719                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002719                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002719                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41900.498008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41900.498008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41900.498008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41900.498008                       # average overall mshr miss latency
system.cpu.icache.replacements                   1094                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       460324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          460324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       461579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       461579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002719                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002719                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.159363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.159363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52585125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52585125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41900.498008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41900.498008                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           306.439996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              267896                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            244.877514                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   306.439996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.598516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.598516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            924413                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           924413                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        81814                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            81814                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        81814                       # number of overall hits
system.cpu.dcache.overall_hits::total           81814                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          338                       # number of overall misses
system.cpu.dcache.overall_misses::total           338                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27370500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27370500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27370500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        82152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82152                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        82152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82152                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004114                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004114                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004114                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004114                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80977.810651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80977.810651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80977.810651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80977.810651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.dcache.writebacks::total               197                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           97                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          241                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19005125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19005125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19005125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19005125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5737875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5737875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002934                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002934                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78859.439834                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78859.439834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78859.439834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78859.439834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2097.176535                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2097.176535                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    242                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        50900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           50900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14244875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14244875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        51087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        51087                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003660                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76175.802139                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76175.802139                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5737875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5737875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75368.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75368.750000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.375000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.375000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        30914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          30914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13125625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13125625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86924.668874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86924.668874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6946125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6946125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85754.629630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85754.629630                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1284571875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1284571875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10367.477039                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10367.477039                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        50905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        50905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        72999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        72999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1264410677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1264410677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17320.931479                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17320.931479                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.464158                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.840764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.464158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1320082                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1320082                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6883826250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6883912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    359                       # Simulator instruction rate (inst/s)
host_mem_usage                                7554248                       # Number of bytes of host memory used
host_op_rate                                      369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17975.06                       # Real time elapsed on the host
host_tick_rate                                 198810                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6459226                       # Number of instructions simulated
sim_ops                                       6626479                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003574                       # Number of seconds simulated
sim_ticks                                  3573622500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.994911                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  139245                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               149734                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                198                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            143813                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1631                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2012                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              381                       # Number of indirect misses.
system.cpu.branchPred.lookups                  158368                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4402                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          471                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      924279                       # Number of instructions committed
system.cpu.committedOps                        942983                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.465935                       # CPI: cycles per instruction
system.cpu.discardedOps                          6157                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             476147                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             49982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           273237                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1123526                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.288522                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      176                       # number of quiesce instructions executed
system.cpu.numCycles                          3203491                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       176                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  609947     64.68%     64.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                    631      0.07%     64.75% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.75% # Class of committed instruction
system.cpu.op_class_0::MemRead                  50699      5.38%     70.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                281705     29.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   942983                       # Class of committed instruction
system.cpu.quiesceCycles                      2514305                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2079965                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        250645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               99592                       # Transaction distribution
system.membus.trans_dist::ReadResp             101008                       # Transaction distribution
system.membus.trans_dist::WriteReq              27048                       # Transaction distribution
system.membus.trans_dist::WriteResp             27048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          198                       # Transaction distribution
system.membus.trans_dist::WriteClean               72                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1139                       # Transaction distribution
system.membus.trans_dist::ReadExReq                81                       # Transaction distribution
system.membus.trans_dist::ReadExResp               82                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1255                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           161                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       123904                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        123904                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           29                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       248579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       254080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       247808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 505492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        80320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        32000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8050928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            375980                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000324                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018011                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  375858     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     122      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              375980                       # Request fanout histogram
system.membus.reqLayer6.occupancy           581688052                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              16.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5599625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3447703                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1060125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4380420                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          570709305                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             16.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6359750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2       524288                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      1048576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       131072                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        32768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    293421031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    146710516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total    440131547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    146710516                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    293421031                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total    440131547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2    440131547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    440131547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total    880263094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        96256                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       247968                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       247968                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          620                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          546                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4416                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       331776                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       159744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       131072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       688448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          858                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5308416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      2097152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10950320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1099577500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    954729268                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    536736000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        99328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        24576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        24576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        63488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        32768                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       247808                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      2031616                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      7929856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       148094                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       148094    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       148094                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    291992250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    521216000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         14.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      9568256                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     10616832                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5308416                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      4784128                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2392064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2424832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       149504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1476608                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2677466912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    146710516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma    146710516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2970887944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1485443972                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1338733456                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2824177428                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4162910884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1485443972                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma    146710516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5795065371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2031616                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4063232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       884736                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       931840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       507904                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        63488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       571392                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma    128371701                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    990295981                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    146710516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma    146710516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1412088714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    568503248                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    568503248                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1137006497                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma    128371701                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1558799230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    715213764                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma    146710516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2549095211                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        80320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        81152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        80320                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1255                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1268                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22475793                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       232817                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22708610                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22475793                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22475793                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22475793                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       232817                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22708610                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      4325376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6371712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1590144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        67584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        23552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               99558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          270                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1210361755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    421792733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    146710516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4119070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1782984073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4835430                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    146710516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    146710516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    146710516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            444966977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4835430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1357072271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    568503248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    293421031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4119070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2227951050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     31719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     16384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443998500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26071                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24846                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    152                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1561                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3193650860                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  497025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5803032110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32127.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58377.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        32                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23041                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   87344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     64                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.376886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.337415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.391975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          252      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          275      3.22%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          101      1.18%      7.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          145      1.70%      9.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          133      1.56%     10.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          147      1.72%     12.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           77      0.90%     13.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          188      2.20%     15.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7231     84.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     392.920949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1223.830687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           227     89.72%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.79%     90.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            7      2.77%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      2.77%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.40%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            5      1.98%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      98.229249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.777649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    200.432179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            171     67.59%     67.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.14%     72.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            25      9.88%     82.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      4.35%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.79%     87.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.58%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            6      2.37%     91.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            6      2.37%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.79%     94.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.40%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.40%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.40%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.40%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            9      3.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6361920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1590528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6371648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1590144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1780.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       445.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1782.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    444.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3573650625                       # Total gap between requests
system.mem_ctrls.avgGap                      28726.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      4317248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      1505728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       523328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1208087311.964260339737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 421345007.761731982231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 146710515.730186939240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4101160.657008399721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5211518.564146044664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 146441880.752653658390                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 146710515.730186939240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 146710515.730186939240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        67584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3938738980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   1373085030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma    480241645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10966455                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21331228875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  19387440875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  12750832000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  24747203375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58279.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58300.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58623.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47888.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79004551.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2366630.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1556498.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   3020898.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1706317820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    193410000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1676492680                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 352                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           176                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     8929026.988636                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2771249.742184                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          176    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2460750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11683875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             176                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5312403750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1571508750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       460335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           460335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       460335                       # number of overall hits
system.cpu.icache.overall_hits::total          460335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1255                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1255                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1255                       # number of overall misses
system.cpu.icache.overall_misses::total          1255                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54542500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54542500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54542500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54542500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       461590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       461590                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       461590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       461590                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002719                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002719                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002719                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002719                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.159363                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.159363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.159363                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.159363                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52585125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52585125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52585125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52585125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002719                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002719                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002719                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002719                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41900.498008                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41900.498008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41900.498008                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41900.498008                       # average overall mshr miss latency
system.cpu.icache.replacements                   1094                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       460335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          460335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1255                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       461590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       461590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002719                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002719                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.159363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.159363                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52585125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52585125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002719                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41900.498008                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41900.498008                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           306.440106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1907499                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1357.650534                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   306.440106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.598516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.598516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            924435                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           924435                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        81819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            81819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        81819                       # number of overall hits
system.cpu.dcache.overall_hits::total           81819                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          339                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          339                       # number of overall misses
system.cpu.dcache.overall_misses::total           339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27431125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27431125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27431125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27431125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        82158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        82158                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82158                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80917.772861                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80917.772861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80917.772861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80917.772861                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          198                       # number of writebacks
system.cpu.dcache.writebacks::total               198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           97                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2736                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19064000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19064000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19064000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5737875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5737875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002946                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002946                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78776.859504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78776.859504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78776.859504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78776.859504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2097.176535                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2097.176535                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        50905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           50905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14305500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14305500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        51093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        51093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76093.085106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76093.085106                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          264                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12117875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12117875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5737875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5737875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75266.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75266.304348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.375000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.375000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        30914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          30914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          151                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13125625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13125625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31065                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86924.668874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86924.668874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6946125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6946125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002607                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85754.629630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85754.629630                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       123904                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1284571875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1284571875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10367.477039                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10367.477039                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        50905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        50905                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        72999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        72999                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1264410677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1264410677                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 17320.931479                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 17320.931479                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.462627                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               86579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.674172                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.462627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983325                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          387                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1320107                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1320107                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6883912500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
