git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2005.git f:/verilog_sva_gh_scraper/data/full_repos/460337676
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2020.git f:/verilog_sva_gh_scraper/data/full_repos/460344440
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/COMarch_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/464960640
git clone --depth 1 --no-tags https://github.com/epsilon537/boxlambda.git f:/verilog_sva_gh_scraper/data/full_repos/473564418
git clone --depth 1 --no-tags https://github.com/OpenPOWERFoundation/a2o.git f:/verilog_sva_gh_scraper/data/full_repos/474094379
git clone --depth 1 --no-tags https://github.com/efabless/clear.git f:/verilog_sva_gh_scraper/data/full_repos/472066000
git clone --depth 1 --no-tags https://github.com/alknvl/axis_udp.git f:/verilog_sva_gh_scraper/data/full_repos/470158975
git clone --depth 1 --no-tags https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/470841665
git clone --depth 1 --no-tags https://github.com/Wren6991/TwoWireDebug.git f:/verilog_sva_gh_scraper/data/full_repos/469395973
git clone --depth 1 --no-tags https://github.com/JefferyLi0903/MMC.git f:/verilog_sva_gh_scraper/data/full_repos/472200725
git clone --depth 1 --no-tags https://github.com/farbius/dsp_xilinx_ip.git f:/verilog_sva_gh_scraper/data/full_repos/469867893
git clone --depth 1 --no-tags https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw.git f:/verilog_sva_gh_scraper/data/full_repos/468813844
git clone --depth 1 --no-tags https://github.com/Enter-tainer/simplerv.git f:/verilog_sva_gh_scraper/data/full_repos/468796522
git clone --depth 1 --no-tags https://github.com/Milo-F/PCIe_AXI.git f:/verilog_sva_gh_scraper/data/full_repos/474880865
git clone --depth 1 --no-tags https://github.com/q3k/qf100.git f:/verilog_sva_gh_scraper/data/full_repos/470571815
git clone --depth 1 --no-tags https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch.git f:/verilog_sva_gh_scraper/data/full_repos/474015133
git clone --depth 1 --no-tags https://github.com/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer.git f:/verilog_sva_gh_scraper/data/full_repos/474316680
git clone --depth 1 --no-tags https://github.com/juj/HDMI_testikuva.git f:/verilog_sva_gh_scraper/data/full_repos/470328960
git clone --depth 1 --no-tags https://github.com/ypctw/ICDC-undergrad.git f:/verilog_sva_gh_scraper/data/full_repos/472056297
git clone --depth 1 --no-tags https://github.com/yxgi5/modbus_rtu_slave.git f:/verilog_sva_gh_scraper/data/full_repos/474898538
git clone --depth 1 --no-tags https://github.com/Hagiwara-shc/marmot_asic.git f:/verilog_sva_gh_scraper/data/full_repos/470401923
git clone --depth 1 --no-tags https://github.com/ENJOU1224/RV32I_Course_Design.git f:/verilog_sva_gh_scraper/data/full_repos/473504690
git clone --depth 1 --no-tags https://github.com/JulienOury/ChristmasTreeController.git f:/verilog_sva_gh_scraper/data/full_repos/468755927
git clone --depth 1 --no-tags https://github.com/flystandard1/CNN_hardware_ECE1718_UofT.git f:/verilog_sva_gh_scraper/data/full_repos/472091983
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-ADPLL.git f:/verilog_sva_gh_scraper/data/full_repos/473213142
git clone --depth 1 --no-tags https://github.com/xinoip/verilog-atpg.git f:/verilog_sva_gh_scraper/data/full_repos/470045893
git clone --depth 1 --no-tags https://github.com/OpenPOWERFoundation/a2p.git f:/verilog_sva_gh_scraper/data/full_repos/473739313
git clone --depth 1 --no-tags https://github.com/Mast3rSoda/project_SalVal.git f:/verilog_sva_gh_scraper/data/full_repos/475134045
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_hack_soc.git f:/verilog_sva_gh_scraper/data/full_repos/470816788
git clone --depth 1 --no-tags https://github.com/themql/FPGA_MCU_SPI_COM.git f:/verilog_sva_gh_scraper/data/full_repos/473686629
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Joust2_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/474837611
git clone --depth 1 --no-tags https://github.com/liangliang678/UCAS_NSCSCC.git f:/verilog_sva_gh_scraper/data/full_repos/470582568
git clone --depth 1 --no-tags https://github.com/briankwon123/FPGA_2048_Game.git f:/verilog_sva_gh_scraper/data/full_repos/468905292
git clone --depth 1 --no-tags https://github.com/htfab/asicle.git f:/verilog_sva_gh_scraper/data/full_repos/470619013
git clone --depth 1 --no-tags https://github.com/felixchao/IC_Contest_University.git f:/verilog_sva_gh_scraper/data/full_repos/473893311
git clone --depth 1 --no-tags https://github.com/vsdevaraddi/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/471933052
git clone --depth 1 --no-tags https://github.com/christianreivan/DQN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/471803549
git clone --depth 1 --no-tags https://github.com/hdlguy/arty_mac_test.git f:/verilog_sva_gh_scraper/data/full_repos/469449953
git clone --depth 1 --no-tags https://github.com/Milo-F/VLC_UOFDM_T.git f:/verilog_sva_gh_scraper/data/full_repos/472185871
git clone --depth 1 --no-tags https://github.com/Marianasls/SD-22.1.git f:/verilog_sva_gh_scraper/data/full_repos/474073346
git clone --depth 1 --no-tags https://github.com/uwsampl/lakeroad-evaluation.git f:/verilog_sva_gh_scraper/data/full_repos/470705698
git clone --depth 1 --no-tags https://github.com/darfpga/vhdl_joust2.git f:/verilog_sva_gh_scraper/data/full_repos/470353855
git clone --depth 1 --no-tags https://github.com/vlsi-nanocomputing/risc-v-lim-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/469124769
git clone --depth 1 --no-tags https://github.com/steve-aurifexlabs/mpw5.git f:/verilog_sva_gh_scraper/data/full_repos/472499258
git clone --depth 1 --no-tags https://github.com/kyle65463/CA2021.git f:/verilog_sva_gh_scraper/data/full_repos/472588497
git clone --depth 1 --no-tags https://github.com/a7med7asan15/usb_phy_verif.git f:/verilog_sva_gh_scraper/data/full_repos/472877876
git clone --depth 1 --no-tags https://github.com/letyrsl/trabalho5-sistemas.git f:/verilog_sva_gh_scraper/data/full_repos/472568046
git clone --depth 1 --no-tags https://github.com/xinzwang/pipline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/473511254
git clone --depth 1 --no-tags https://github.com/Howard-Liang/ICDC2019_univ_cell_based.git f:/verilog_sva_gh_scraper/data/full_repos/475102684
git clone --depth 1 --no-tags https://github.com/subhendudash02/EEE4019-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/474582223
git clone --depth 1 --no-tags https://github.com/deepware-ai/SEAsynth.git f:/verilog_sva_gh_scraper/data/full_repos/474346912
git clone --depth 1 --no-tags https://github.com/christianreivan/Q-learning-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/471806202
git clone --depth 1 --no-tags https://github.com/stefaniaskorda/ntua-CMOS-VLSI-design.git f:/verilog_sva_gh_scraper/data/full_repos/471000910
git clone --depth 1 --no-tags https://github.com/yxgi5/axis_passthrough_monitor.git f:/verilog_sva_gh_scraper/data/full_repos/473414894
git clone --depth 1 --no-tags https://github.com/dzx-dzx/ME_AB2.git f:/verilog_sva_gh_scraper/data/full_repos/472895292
git clone --depth 1 --no-tags https://github.com/RichardYann/eyeriss_v1-1.git f:/verilog_sva_gh_scraper/data/full_repos/473016942
git clone --depth 1 --no-tags https://github.com/Bynaryman/wrapped_teras.git f:/verilog_sva_gh_scraper/data/full_repos/471433884
git clone --depth 1 --no-tags https://github.com/sivaramprasanth/Vector_coprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/471769891
git clone --depth 1 --no-tags https://github.com/somhi/SRAM_tester_for_DECA.git f:/verilog_sva_gh_scraper/data/full_repos/474741475
git clone --depth 1 --no-tags https://github.com/oscar-shih/ICDLAB-final_project-Hash160.git f:/verilog_sva_gh_scraper/data/full_repos/473524737
git clone --depth 1 --no-tags https://github.com/yuyuranium/fpga-hw2.git f:/verilog_sva_gh_scraper/data/full_repos/473681660
git clone --depth 1 --no-tags https://github.com/xiupos/2bitcpu.git f:/verilog_sva_gh_scraper/data/full_repos/471696962
git clone --depth 1 --no-tags https://github.com/nikosevo/mighty_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/468795281
git clone --depth 1 --no-tags https://github.com/AbdelazizMG/MIPS-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/471305847
git clone --depth 1 --no-tags https://github.com/Daniel-Schultz-UFL/Homework-2-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/471530821
git clone --depth 1 --no-tags https://github.com/insight2620/logisim_M60_bcd_counter.git f:/verilog_sva_gh_scraper/data/full_repos/472271595
git clone --depth 1 --no-tags https://github.com/Howard-Liang/Verilog-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/475013584
git clone --depth 1 --no-tags https://github.com/machdyne/matrix.git f:/verilog_sva_gh_scraper/data/full_repos/472811040
git clone --depth 1 --no-tags https://github.com/sidhantp1906/Adcanced_Digital_Logic_Design-01fe19bec187.git f:/verilog_sva_gh_scraper/data/full_repos/471941633
git clone --depth 1 --no-tags https://github.com/ThorKn/alu74181.git f:/verilog_sva_gh_scraper/data/full_repos/472034220
git clone --depth 1 --no-tags https://github.com/Mariamalaa015/PCI.git f:/verilog_sva_gh_scraper/data/full_repos/472322845
git clone --depth 1 --no-tags https://github.com/dyna-bytes/FISR.git f:/verilog_sva_gh_scraper/data/full_repos/472192491
git clone --depth 1 --no-tags https://github.com/disaggr/ThymesisFlowHardware.git f:/verilog_sva_gh_scraper/data/full_repos/473540733
git clone --depth 1 --no-tags https://github.com/saikiranlade9/dram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/473321380
git clone --depth 1 --no-tags https://github.com/leihksk/MIPS_test.git f:/verilog_sva_gh_scraper/data/full_repos/469747773
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Parking-System-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/471759050
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-Normal.git f:/verilog_sva_gh_scraper/data/full_repos/474023949
git clone --depth 1 --no-tags https://github.com/efabless/litex_ibex.git f:/verilog_sva_gh_scraper/data/full_repos/471853252
git clone --depth 1 --no-tags https://github.com/muhammadusman7/example_codes.git f:/verilog_sva_gh_scraper/data/full_repos/469273213
git clone --depth 1 --no-tags https://github.com/JJTsao/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/470188244
git clone --depth 1 --no-tags https://github.com/lsn42/rua.git f:/verilog_sva_gh_scraper/data/full_repos/469624051
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Full-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/473978620
git clone --depth 1 --no-tags https://github.com/cam-n/median-filter.git f:/verilog_sva_gh_scraper/data/full_repos/471667191
git clone --depth 1 --no-tags https://github.com/Adarsh275/Project-Booths-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/475150805
git clone --depth 1 --no-tags https://github.com/lon5948/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/472855443
git clone --depth 1 --no-tags https://github.com/Xx-BHU1-xX/Verilog-HDL-SPI-master.git f:/verilog_sva_gh_scraper/data/full_repos/474043108
git clone --depth 1 --no-tags https://github.com/zbigos/vgademo_on_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/471766415
git clone --depth 1 --no-tags https://github.com/jmlv929/Communication_IC_study.git f:/verilog_sva_gh_scraper/data/full_repos/472232543
git clone --depth 1 --no-tags https://github.com/ChaitanyaChhichhia/Arithmetic-Calculator-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/469790960
git clone --depth 1 --no-tags https://github.com/elvislzy/I-O-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/469619659
git clone --depth 1 --no-tags https://github.com/IObundle/iob-vexriscv.git f:/verilog_sva_gh_scraper/data/full_repos/474104151
git clone --depth 1 --no-tags https://github.com/mkelser/ECE-551-Quadcopter-Project.git f:/verilog_sva_gh_scraper/data/full_repos/470796291
git clone --depth 1 --no-tags https://github.com/sicajc/Basic_Verilog_HW.git f:/verilog_sva_gh_scraper/data/full_repos/470959597
git clone --depth 1 --no-tags https://github.com/ZhenleC/wrapped_acorn_prng.git f:/verilog_sva_gh_scraper/data/full_repos/472025119
git clone --depth 1 --no-tags https://github.com/ThorKn/wrapped_alu74181.git f:/verilog_sva_gh_scraper/data/full_repos/472033638
git clone --depth 1 --no-tags https://github.com/Shahzaib2028/SoC-Now-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/472222355
git clone --depth 1 --no-tags https://github.com/peacefulotter/Mintel.git f:/verilog_sva_gh_scraper/data/full_repos/470222649
git clone --depth 1 --no-tags https://github.com/1sand0s-git/FPGAEncoderExample.git f:/verilog_sva_gh_scraper/data/full_repos/470344843
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/469804105
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/i2c_ctrl2202.git f:/verilog_sva_gh_scraper/data/full_repos/472688398
