# ChiselRiscV

This is a 32-bit RISC-V CPU implemented according to the book "[CPU Design with RISC-V and Chisel - First step to custom CPU implementation with open-source ISA.](https://github.com/chadyuu/riscv-chisel-book)"
