<stg><name>feed_network</name>


<trans_list>

<trans id="312" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="rd_pkt_last_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="rd_pkt_last_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0 %n_mem_tuples_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_mem_tuples

]]></Node>
<StgValue><ssdm name="n_mem_tuples_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="16">
<![CDATA[
:1 %empty = trunc i16 %n_mem_tuples_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mem_req_buff, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_31, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_30, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_29, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_28, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_27, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_26, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_25, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_24, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_23, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_22, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_21, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_20, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_19, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_18, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_17, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_16, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_15, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_14, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_13, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_12, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_11, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_10, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_9, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_8, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_7, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_6, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_5, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_4, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_3, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_2, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_1, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_0, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_31, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_30, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_29, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_28, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_27, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_26, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_25, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_24, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_23, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_22, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_21, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_20, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_19, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_18, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_17, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_16, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_15, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_14, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_13, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_12, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_11, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_10, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_9, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_8, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_7, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_6, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_5, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_4, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_3, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_2, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_1, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_0, void @empty, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_3_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_2_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_1_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data_0_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rd_req_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rd_port_V_last_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_strb_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_keep_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rd_port_V_data_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:76 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:77 %icmp_ln161 = icmp_eq  i4 %empty, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78 %trunc_ln161_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %n_mem_tuples_read, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln161_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="12">
<![CDATA[
:79 %zext_ln161 = zext i12 %trunc_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:80 %add_ln161 = add i13 %zext_ln161, i13 1

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:81 %n_iter = select i1 %icmp_ln161, i13 %zext_ln161, i13 %add_ln161

]]></Node>
<StgValue><ssdm name="n_iter"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:82 %sub = add i13 %n_iter, i13 8191

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="13">
<![CDATA[
:83 %sext_ln165 = sext i13 %sub

]]></Node>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:84 %icmp_ln165 = icmp_eq  i13 %n_iter, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:85 %br_ln165 = br i1 %icmp_ln165, void %.lr.ph9.preheader, void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="4">
<![CDATA[
.lr.ph9.preheader:0 %zext_ln168 = zext i4 %empty

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.lr.ph9.preheader:1 %select_ln168 = select i1 %icmp_ln161, i5 16, i5 %zext_ln168

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph9.preheader:2 %br_ln165 = br void %.lr.ph9

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.lr.ph9:0 %i = phi i13 %i_1, void, i13 0, void %.lr.ph9.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph9:1 %srcDist_V = phi i8 %srcDist_V_11, void, i8 0, void %.lr.ph9.preheader

]]></Node>
<StgValue><ssdm name="srcDist_V"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph9:2 %i_1 = add i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.lr.ph9:3 %icmp_ln165_1 = icmp_eq  i13 %i, i13 %n_iter

]]></Node>
<StgValue><ssdm name="icmp_ln165_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph9:4 %empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4096, i64 0

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph9:5 %br_ln165 = br i1 %icmp_ln165_1, void %.split67, void %._crit_edge10.loopexit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="13">
<![CDATA[
.split67:0 %zext_ln165 = zext i13 %i

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split67:1 %specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split67:2 %icmp_ln168 = icmp_eq  i14 %zext_ln165, i14 %sext_ln165

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split67:3 %tail = select i1 %icmp_ln168, i5 %select_ln168, i5 16

]]></Node>
<StgValue><ssdm name="tail"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="13">
<![CDATA[
.split67:4 %empty_54 = trunc i13 %i

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.split67:5 %mul = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_54, i4 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.split67:6 %br_ln170 = br void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165" val="0"/>
<literal name="icmp_ln165_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.loopexit:0 %br_ln0 = br void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln165_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0">
<![CDATA[
._crit_edge10:0 %ret_ln222 = ret

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %j = phi i5 0, void %.split67, i5 %j_2, void %.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %j_2 = add i5 %j, i5 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="5">
<![CDATA[
:2 %zext_ln170 = zext i5 %j

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln170 = icmp_eq  i5 %j, i5 %tail

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 0

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln170 = br i1 %icmp_ln170, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:1 %add_ln171 = add i11 %mul, i11 %zext_ln170

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="11">
<![CDATA[
.split:2 %zext_ln171 = zext i11 %add_ln171

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %mem_req_buff_addr = getelementptr i32 %mem_req_buff, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="mem_req_buff_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
.split:4 %mem_req_buff_load = load i11 %mem_req_buff_addr

]]></Node>
<StgValue><ssdm name="mem_req_buff_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit:0 %write_ln173 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln176 = br void

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln170"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
.split:4 %mem_req_buff_load = load i11 %mem_req_buff_addr

]]></Node>
<StgValue><ssdm name="mem_req_buff_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %rd_req_V, i32 %mem_req_buff_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1">
<![CDATA[
:3 %empty_56 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="161">
<![CDATA[
:4 %rd_pkt_data_V = extractvalue i161 %empty_56

]]></Node>
<StgValue><ssdm name="rd_pkt_data_V"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="161">
<![CDATA[
:5 %rd_pkt_last_V = extractvalue i161 %empty_56

]]></Node>
<StgValue><ssdm name="rd_pkt_last_V"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rd_pkt_data_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln870 = icmp_eq  i8 %p_Result_s, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="128">
<![CDATA[
:0 %ret = trunc i128 %rd_pkt_data_V

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %ret_4 = partselect i12 @_ssdm_op_PartSelect.i12.i128.i32.i32, i128 %rd_pkt_data_V, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="12">
<![CDATA[
:2 %zext_ln534 = zext i12 %ret_4

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
:3 %switch_ln189 = switch i5 %ret, void %.case.0, i5 31, void %.case.31, i5 1, void %.case.1, i5 2, void %.case.2, i5 3, void %.case.3, i5 4, void %.case.4, i5 5, void %.case.5, i5 6, void %.case.6, i5 7, void %.case.7, i5 8, void %.case.8, i5 9, void %.case.9, i5 10, void %.case.10, i5 11, void %.case.11, i5 12, void %.case.12, i5 13, void %.case.13, i5 14, void %.case.14, i5 15, void %.case.15, i5 16, void %.case.16, i5 17, void %.case.17, i5 18, void %.case.18, i5 19, void %.case.19, i5 20, void %.case.20, i5 21, void %.case.21, i5 22, void %.case.22, i5 23, void %.case.23, i5 24, void %.case.24, i5 25, void %.case.25, i5 26, void %.case.26, i5 27, void %.case.27, i5 28, void %.case.28, i5 29, void %.case.29, i5 30, void %.case.30

]]></Node>
<StgValue><ssdm name="switch_ln189"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.30:0 %tmp_dist_30_addr = getelementptr i64 %tmp_dist_30, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_30_addr"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
.case.30:1 %tmp_dist_30_load = load i12 %tmp_dist_30_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_30_load"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.29:0 %tmp_dist_29_addr = getelementptr i64 %tmp_dist_29, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_29_addr"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
.case.29:1 %tmp_dist_29_load = load i12 %tmp_dist_29_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_29_load"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.28:0 %tmp_dist_28_addr = getelementptr i64 %tmp_dist_28, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_28_addr"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
.case.28:1 %tmp_dist_28_load = load i12 %tmp_dist_28_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_28_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.27:0 %tmp_dist_27_addr = getelementptr i64 %tmp_dist_27, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_27_addr"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
.case.27:1 %tmp_dist_27_load = load i12 %tmp_dist_27_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_27_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.26:0 %tmp_dist_26_addr = getelementptr i64 %tmp_dist_26, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_26_addr"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
.case.26:1 %tmp_dist_26_load = load i12 %tmp_dist_26_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_26_load"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.25:0 %tmp_dist_25_addr = getelementptr i64 %tmp_dist_25, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_25_addr"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
.case.25:1 %tmp_dist_25_load = load i12 %tmp_dist_25_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_25_load"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.24:0 %tmp_dist_24_addr = getelementptr i64 %tmp_dist_24, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_24_addr"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
.case.24:1 %tmp_dist_24_load = load i12 %tmp_dist_24_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_24_load"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.23:0 %tmp_dist_23_addr = getelementptr i64 %tmp_dist_23, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_23_addr"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
.case.23:1 %tmp_dist_23_load = load i12 %tmp_dist_23_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_23_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.22:0 %tmp_dist_22_addr = getelementptr i64 %tmp_dist_22, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_22_addr"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="12">
<![CDATA[
.case.22:1 %tmp_dist_22_load = load i12 %tmp_dist_22_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_22_load"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.21:0 %tmp_dist_21_addr = getelementptr i64 %tmp_dist_21, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_21_addr"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
.case.21:1 %tmp_dist_21_load = load i12 %tmp_dist_21_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_21_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.20:0 %tmp_dist_20_addr = getelementptr i64 %tmp_dist_20, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_20_addr"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
.case.20:1 %tmp_dist_20_load = load i12 %tmp_dist_20_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_20_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.19:0 %tmp_dist_19_addr = getelementptr i64 %tmp_dist_19, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_19_addr"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
.case.19:1 %tmp_dist_19_load = load i12 %tmp_dist_19_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_19_load"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.18:0 %tmp_dist_18_addr = getelementptr i64 %tmp_dist_18, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_18_addr"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
.case.18:1 %tmp_dist_18_load = load i12 %tmp_dist_18_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_18_load"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.17:0 %tmp_dist_17_addr = getelementptr i64 %tmp_dist_17, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_17_addr"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
.case.17:1 %tmp_dist_17_load = load i12 %tmp_dist_17_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_17_load"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.16:0 %tmp_dist_16_addr = getelementptr i64 %tmp_dist_16, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_16_addr"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
.case.16:1 %tmp_dist_16_load = load i12 %tmp_dist_16_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_16_load"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.15:0 %tmp_dist_15_addr = getelementptr i64 %tmp_dist_15, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_15_addr"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
.case.15:1 %tmp_dist_15_load = load i12 %tmp_dist_15_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_15_load"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.14:0 %tmp_dist_14_addr = getelementptr i64 %tmp_dist_14, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_14_addr"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="12">
<![CDATA[
.case.14:1 %tmp_dist_14_load = load i12 %tmp_dist_14_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_14_load"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.13:0 %tmp_dist_13_addr = getelementptr i64 %tmp_dist_13, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_13_addr"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="12">
<![CDATA[
.case.13:1 %tmp_dist_13_load = load i12 %tmp_dist_13_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_13_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.12:0 %tmp_dist_12_addr = getelementptr i64 %tmp_dist_12, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_12_addr"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="12">
<![CDATA[
.case.12:1 %tmp_dist_12_load = load i12 %tmp_dist_12_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_12_load"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.11:0 %tmp_dist_11_addr = getelementptr i64 %tmp_dist_11, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_11_addr"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
.case.11:1 %tmp_dist_11_load = load i12 %tmp_dist_11_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_11_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.10:0 %tmp_dist_10_addr = getelementptr i64 %tmp_dist_10, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_10_addr"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
.case.10:1 %tmp_dist_10_load = load i12 %tmp_dist_10_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_10_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.9:0 %tmp_dist_9_addr = getelementptr i64 %tmp_dist_9, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_9_addr"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
.case.9:1 %tmp_dist_9_load = load i12 %tmp_dist_9_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_9_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.8:0 %tmp_dist_8_addr = getelementptr i64 %tmp_dist_8, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_8_addr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="12">
<![CDATA[
.case.8:1 %tmp_dist_8_load = load i12 %tmp_dist_8_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_8_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.7:0 %tmp_dist_7_addr = getelementptr i64 %tmp_dist_7, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_7_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="12">
<![CDATA[
.case.7:1 %tmp_dist_7_load = load i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_7_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.6:0 %tmp_dist_6_addr = getelementptr i64 %tmp_dist_6, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_6_addr"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
.case.6:1 %tmp_dist_6_load = load i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_6_load"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.5:0 %tmp_dist_5_addr = getelementptr i64 %tmp_dist_5, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_5_addr"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
.case.5:1 %tmp_dist_5_load = load i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_5_load"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.4:0 %tmp_dist_4_addr = getelementptr i64 %tmp_dist_4, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_4_addr"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="12">
<![CDATA[
.case.4:1 %tmp_dist_4_load = load i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_4_load"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.3:0 %tmp_dist_3_addr = getelementptr i64 %tmp_dist_3, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_3_addr"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
.case.3:1 %tmp_dist_3_load = load i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_3_load"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.2:0 %tmp_dist_2_addr = getelementptr i64 %tmp_dist_2, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_2_addr"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="12">
<![CDATA[
.case.2:1 %tmp_dist_2_load = load i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_2_load"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.1:0 %tmp_dist_1_addr = getelementptr i64 %tmp_dist_1, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_1_addr"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="12">
<![CDATA[
.case.1:1 %tmp_dist_1_load = load i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_1_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.31:0 %tmp_dist_31_addr = getelementptr i64 %tmp_dist_31, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_31_addr"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
.case.31:1 %tmp_dist_31_load = load i12 %tmp_dist_31_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_31_load"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.case.0:0 %tmp_dist_0_addr = getelementptr i64 %tmp_dist_0, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="tmp_dist_0_addr"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
.case.0:1 %tmp_dist_0_load = load i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_0_load"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge11:0 %br_ln217 = br i1 %rd_pkt_last_V, void, void

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %srcDist_V_1 = phi i8 %srcDist_V, void %._crit_edge.loopexit, i8 %srcDist_V_11, void %.critedge11

]]></Node>
<StgValue><ssdm name="srcDist_V_1"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln159"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln159"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln186 = br i1 %icmp_ln870, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="12">
<![CDATA[
.case.30:1 %tmp_dist_30_load = load i12 %tmp_dist_30_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_30_load"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
.case.30:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
.case.29:1 %tmp_dist_29_load = load i12 %tmp_dist_29_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_29_load"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.case.29:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="12">
<![CDATA[
.case.28:1 %tmp_dist_28_load = load i12 %tmp_dist_28_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_28_load"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
.case.28:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="12">
<![CDATA[
.case.27:1 %tmp_dist_27_load = load i12 %tmp_dist_27_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_27_load"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
.case.27:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="12">
<![CDATA[
.case.26:1 %tmp_dist_26_load = load i12 %tmp_dist_26_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_26_load"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.case.26:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
.case.25:1 %tmp_dist_25_load = load i12 %tmp_dist_25_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_25_load"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.case.25:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
.case.24:1 %tmp_dist_24_load = load i12 %tmp_dist_24_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_24_load"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
.case.24:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
.case.23:1 %tmp_dist_23_load = load i12 %tmp_dist_23_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_23_load"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.case.23:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="12">
<![CDATA[
.case.22:1 %tmp_dist_22_load = load i12 %tmp_dist_22_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_22_load"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.case.22:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="12">
<![CDATA[
.case.21:1 %tmp_dist_21_load = load i12 %tmp_dist_21_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_21_load"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.case.21:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
.case.20:1 %tmp_dist_20_load = load i12 %tmp_dist_20_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_20_load"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
.case.20:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
.case.19:1 %tmp_dist_19_load = load i12 %tmp_dist_19_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_19_load"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.case.19:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="12">
<![CDATA[
.case.18:1 %tmp_dist_18_load = load i12 %tmp_dist_18_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_18_load"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.case.18:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
.case.17:1 %tmp_dist_17_load = load i12 %tmp_dist_17_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_17_load"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.case.17:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
.case.16:1 %tmp_dist_16_load = load i12 %tmp_dist_16_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_16_load"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.case.16:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="12">
<![CDATA[
.case.15:1 %tmp_dist_15_load = load i12 %tmp_dist_15_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_15_load"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.case.15:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="12">
<![CDATA[
.case.14:1 %tmp_dist_14_load = load i12 %tmp_dist_14_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_14_load"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.case.14:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="12">
<![CDATA[
.case.13:1 %tmp_dist_13_load = load i12 %tmp_dist_13_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_13_load"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
.case.13:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="12">
<![CDATA[
.case.12:1 %tmp_dist_12_load = load i12 %tmp_dist_12_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_12_load"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.case.12:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
.case.11:1 %tmp_dist_11_load = load i12 %tmp_dist_11_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_11_load"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.case.11:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="12">
<![CDATA[
.case.10:1 %tmp_dist_10_load = load i12 %tmp_dist_10_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_10_load"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.case.10:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
.case.9:1 %tmp_dist_9_load = load i12 %tmp_dist_9_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_9_load"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.case.9:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="12">
<![CDATA[
.case.8:1 %tmp_dist_8_load = load i12 %tmp_dist_8_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_8_load"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.case.8:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="12">
<![CDATA[
.case.7:1 %tmp_dist_7_load = load i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_7_load"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.case.7:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="12">
<![CDATA[
.case.6:1 %tmp_dist_6_load = load i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_6_load"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
.case.6:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="12">
<![CDATA[
.case.5:1 %tmp_dist_5_load = load i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_5_load"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
.case.5:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="12">
<![CDATA[
.case.4:1 %tmp_dist_4_load = load i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_4_load"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.case.4:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
.case.3:1 %tmp_dist_3_load = load i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_3_load"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
.case.3:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="12">
<![CDATA[
.case.2:1 %tmp_dist_2_load = load i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_2_load"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.case.2:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="12">
<![CDATA[
.case.1:1 %tmp_dist_1_load = load i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_1_load"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
.case.1:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
.case.31:1 %tmp_dist_31_load = load i12 %tmp_dist_31_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_31_load"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
.case.31:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
.case.0:1 %tmp_dist_0_load = load i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_0_load"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
.case.0:2 %br_ln189 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
.exit:0 %srcVal_V = phi i64 %tmp_dist_0_load, void %.case.0, i64 %tmp_dist_1_load, void %.case.1, i64 %tmp_dist_2_load, void %.case.2, i64 %tmp_dist_3_load, void %.case.3, i64 %tmp_dist_4_load, void %.case.4, i64 %tmp_dist_5_load, void %.case.5, i64 %tmp_dist_6_load, void %.case.6, i64 %tmp_dist_7_load, void %.case.7, i64 %tmp_dist_8_load, void %.case.8, i64 %tmp_dist_9_load, void %.case.9, i64 %tmp_dist_10_load, void %.case.10, i64 %tmp_dist_11_load, void %.case.11, i64 %tmp_dist_12_load, void %.case.12, i64 %tmp_dist_13_load, void %.case.13, i64 %tmp_dist_14_load, void %.case.14, i64 %tmp_dist_15_load, void %.case.15, i64 %tmp_dist_16_load, void %.case.16, i64 %tmp_dist_17_load, void %.case.17, i64 %tmp_dist_18_load, void %.case.18, i64 %tmp_dist_19_load, void %.case.19, i64 %tmp_dist_20_load, void %.case.20, i64 %tmp_dist_21_load, void %.case.21, i64 %tmp_dist_22_load, void %.case.22, i64 %tmp_dist_23_load, void %.case.23, i64 %tmp_dist_24_load, void %.case.24, i64 %tmp_dist_25_load, void %.case.25, i64 %tmp_dist_26_load, void %.case.26, i64 %tmp_dist_27_load, void %.case.27, i64 %tmp_dist_28_load, void %.case.28, i64 %tmp_dist_29_load, void %.case.29, i64 %tmp_dist_30_load, void %.case.30, i64 %tmp_dist_31_load, void %.case.31

]]></Node>
<StgValue><ssdm name="srcVal_V"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.exit:1 %ret_2 = partselect i3 @_ssdm_op_PartSelect.i3.i128.i32.i32, i128 %rd_pkt_data_V, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0">
<![CDATA[
.exit:2 %switch_ln190 = switch i3 %ret_2, void %._crit_edge, i3 0, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void, i3 5, void, i3 6, void, i3 7, void

]]></Node>
<StgValue><ssdm name="switch_ln190"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %srcDist_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="srcDist_V_9"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln206 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %srcDist_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="srcDist_V_8"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln204 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %srcDist_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="srcDist_V_7"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln202 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %srcDist_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="srcDist_V_6"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln200 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %srcDist_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="srcDist_V_5"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln198 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %srcDist_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="srcDist_V_4"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln196 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %srcDist_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %srcVal_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="srcDist_V_3"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln194 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="64">
<![CDATA[
:0 %srcDist_V_2 = trunc i64 %srcVal_V

]]></Node>
<StgValue><ssdm name="srcDist_V_2"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="ret_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln192 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0">
<![CDATA[
._crit_edge:0 %srcDist_V_11 = phi i8 %srcDist_V_9, void, i8 %srcDist_V_8, void, i8 %srcDist_V_7, void, i8 %srcDist_V_6, void, i8 %srcDist_V_5, void, i8 %srcDist_V_4, void, i8 %srcDist_V_3, void, i8 %srcDist_V_2, void, i8 %srcDist_V_1, void, i8 %srcDist_V_1, void %.exit

]]></Node>
<StgValue><ssdm name="srcDist_V_11"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0">
<![CDATA[
._crit_edge:1 %invld_flag = phi i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 1, void, i1 0, void, i1 1, void %.exit

]]></Node>
<StgValue><ssdm name="invld_flag"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2 %icmp_ln874 = icmp_eq  i8 %srcDist_V_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:3 %or_ln211 = or i1 %icmp_ln874, i1 %invld_flag

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4 %br_ln211 = br i1 %or_ln211, void %_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="128">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166:0 %trunc_ln674 = trunc i128 %rd_pkt_data_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:0 %br_ln212 = br i1 %icmp_ln874, void %_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111, void %.critedge11

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:0 %p_Result_2 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %rd_pkt_data_V, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:3 %p_Result_3 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %rd_pkt_data_V, i32 64, i32 87

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:6 %p_Result_4 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %rd_pkt_data_V, i32 96, i32 119

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="300" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166:1 %tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_11, i24 %trunc_ln674

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_0_V, i32 %tmp

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit166:3 %br_ln211 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:1 %tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_11, i24 %p_Result_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_1_V, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:4 %tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_11, i24 %p_Result_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_2_V, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:7 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %srcDist_V_11, i24 %p_Result_4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:8 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %sw_data_3_V, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_concat_refILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEcvyEv.exit111:9 %br_ln214 = br void %.critedge11

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %write_ln219 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln219"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
