#include "flash_partial_operations.h"

#include <msp430.h>
#include <stdint.h>
#include <stdlib.h>

#include "flash_operations.h"
#include "event_timer.h"
#include "SRAM_subroutine_copy.h"

#define COUNT 107

// MACROS FOR REPEATED NOPS
#define REPEAT_5(x) {x;x;x;x;x;}
#define REPEAT_10(x) {REPEAT_5(x) REPEAT_5(x)}
#define REPEAT_50(x) {REPEAT_10(x) REPEAT_10(x) REPEAT_10(x) REPEAT_10(x) REPEAT_10(x)}

const uint16_t f_partialWriteNOPCountLUT[] = {8, 9, 10, 107, 108, 109, 110, 111, 112, 113};


void f_wordPartialWrite_1(uint16_t partialValue, uint16_t* targetPtr)
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_5( __no_operation() );
  __no_operation();
  __no_operation();
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_1(void) {}

void f_wordPartialWrite_2(uint16_t partialValue, uint16_t* targetPtr)
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_5( __no_operation() );
  __no_operation();
  __no_operation();
  __no_operation();
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_2(void) {}

void f_wordPartialWrite_3(uint16_t partialValue, uint16_t* targetPtr)
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_5( __no_operation() );
  REPEAT_5( __no_operation() );

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_3(void) {}

void f_wordPartialWrite_4(uint16_t partialValue, uint16_t* targetPtr)
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_50( __no_operation() );
  REPEAT_50( __no_operation() );
  REPEAT_5( __no_operation() );
  __no_operation();
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_4(void) {}

void f_wordPartialWrite_5(uint16_t partialValue, uint16_t* targetPtr)
// THIS FUNCTION MUST BE EXECUTED FROM RAM
// This function is timed!!! the value in _event_timer_value is the write time
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_50( __no_operation() );
  REPEAT_50( __no_operation() );
  REPEAT_5( __no_operation() );
  __no_operation();
  __no_operation();
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_5(void) {}

void f_wordPartialWrite_6(uint16_t partialValue, uint16_t* targetPtr)
// emergency exit after ~10 us
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_50( __no_operation() );
  REPEAT_50( __no_operation() );
  REPEAT_5( __no_operation() );
  __no_operation();
  __no_operation();
  __no_operation();
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_6(void) {}

void f_wordPartialWrite_7(uint16_t partialValue, uint16_t* targetPtr)
// emergency exit after ~12 us
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_50( __no_operation() );
  REPEAT_50( __no_operation() );
  REPEAT_5( __no_operation() );
  REPEAT_5( __no_operation() );

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_7(void) {}

void f_wordPartialWrite_8(uint16_t partialValue, uint16_t* targetPtr)
// emergency exit after ~12 us
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_50( __no_operation() );
  REPEAT_50( __no_operation() );
  REPEAT_10( __no_operation() );
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_8(void) {}

void f_wordPartialWrite_9(uint16_t partialValue, uint16_t* targetPtr)
// emergency exit after ~12 us
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_50( __no_operation() );
  REPEAT_50( __no_operation() );
  REPEAT_10( __no_operation() );
  __no_operation();
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_9(void) {}

void f_wordPartialWrite_10(uint16_t partialValue, uint16_t* targetPtr)
// emergency exit after ~12 us
{
  EVENT_TIMER_START;
  while(FCTL3 & BUSY);

  FCTL3 = FWPW; //clear lock
  FCTL1 = FWPW + WRT; // enable word write
  *targetPtr = partialValue; // write value

  REPEAT_50( __no_operation() );
  REPEAT_50( __no_operation() );
  REPEAT_10( __no_operation() );
  __no_operation();
  __no_operation();
  __no_operation();

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear WRT
  FCTL3 = FWPW + LOCK; // lock
  while(FCTL3 & BUSY);
  EVENT_TIMER_STOP;
}
void end_f_wordPartialWrite_10(void) {}

void f_segmentPartialErase_x(f_segment_t targetPtr, uint16_t x)
/*
  This function is the partial erase function with a timer delay
  x is the number of clock cycles to delay using the SMCLK
  1.024 MHZ clock as input to the timer
 */
{
  TA1CCR0 = x - 4; // 4 cc to start operation
  TA1CCTL0 &= ~CCIE;
  TA1CCTL0 &= ~CCIFG;

  while(FCTL3 & BUSY);

  FCTL3 = FWPW;          // clear lock
  FCTL1 = FWPW + ERASE; // enable segment erase

  // Start Timer
  #if defined(ENABLE_PARTIAL_ERASE_SMCLK_DIV_8)
  TA1CTL = TASSEL_2 + ID__8 + MC_2 + TACLR; // use SMCLK / 8; requires 4 CC
  #elif defined(ENABLE_PARTIAL_ERASE_SMCLK_DIV_4)
  TA1CTL = TASSEL_2 + ID__4 + MC_2 + TACLR; // use SMCLK / 4
  #else
  TA1CTL = TASSEL_2 + MC_2 + TACLR; // use SMCLK
  #endif

  // Dummy Write
  *(uint16_t*)targetPtr = 0x0000; // 4 cc
  
  while(!(TA1CCTL0 & CCIFG));

  FCTL3 = FWPW + EMEX; // emergency exit
  FCTL1 = FWPW; // clear ERASE
  FCTL3 = FWPW + LOCK; // lock

  TA1CTL &= ~MC_3; // halt timer
  TA1CCTL0 &= ~CCIFG;
}
void end_f_segmentPartialErase_x(void) {}

void f_segmentPartialErase(f_segment_t target, uint16_t x){
  void (*SRAM_p_erase)(f_segment_t, uint16_t);
  
  SRAM_p_erase = malloc_subroutine(f_segmentPartialErase_x, end_f_segmentPartialErase_x);

  SRAM_p_erase(target, x);

  free(SRAM_p_erase);
}

void f_segmentPartialWrite(f_segment_t target, uint16_t partialValue, uint16_t x)
{
  uint16_t* wordPtr;
  void (*SRAM_p_write)(uint16_t, uint16_t*);
  void (*flash_p_write_start)(uint16_t, uint16_t*);
  void (*flash_p_write_end)(void);

  // select correct flash partial write function
  switch(x){
    case 1:
      flash_p_write_start = f_wordPartialWrite_1;
      flash_p_write_end = end_f_wordPartialWrite_1;
      break;
    case 2:
      flash_p_write_start = f_wordPartialWrite_2;
      flash_p_write_end = end_f_wordPartialWrite_2;
      break;
    case 3:
      flash_p_write_start = f_wordPartialWrite_3;
      flash_p_write_end = end_f_wordPartialWrite_3;
      break;
    case 4:
      flash_p_write_start = f_wordPartialWrite_4;
      flash_p_write_end = end_f_wordPartialWrite_4;
      break;
    case 5:
      flash_p_write_start = f_wordPartialWrite_5;
      flash_p_write_end = end_f_wordPartialWrite_5;
      break;
    case 6:
      flash_p_write_start = f_wordPartialWrite_6;
      flash_p_write_end = end_f_wordPartialWrite_6;
      break;
    case 7:
      flash_p_write_start = f_wordPartialWrite_7;
      flash_p_write_end = end_f_wordPartialWrite_7;
      break;
    case 8:
      flash_p_write_start = f_wordPartialWrite_8;
      flash_p_write_end = end_f_wordPartialWrite_8;
      break;
    case 9:
      flash_p_write_start = f_wordPartialWrite_9;
      flash_p_write_end = end_f_wordPartialWrite_9;
      break;
    case 10:
      flash_p_write_start = f_wordPartialWrite_10;
      flash_p_write_end = end_f_wordPartialWrite_10;
      break;
  }

  // move selected subroutine to SRAM
  SRAM_p_write = malloc_subroutine(flash_p_write_start, flash_p_write_end);

  wordPtr = (uint16_t*)target;

  while(wordPtr < (uint16_t*)(target + 1)){
    SRAM_p_write(partialValue, wordPtr++); // partial write the word
  }

  free(SRAM_p_write); // free memory from heap
}
