<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: MasterPort Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>MasterPort Class Reference</h1><!-- doxytag: class="MasterPort" --><!-- doxytag: inherits="BaseMasterPort" -->
<p>A <a class="el" href="classMasterPort.html" title="A MasterPort is a specialisation of a BaseMasterPort, which implements the default...">MasterPort</a> is a specialisation of a <a class="el" href="classBaseMasterPort.html" title="A BaseMasterPort is a protocol-agnostic master port, responsible only for the structural...">BaseMasterPort</a>, which implements the default protocol for the three different level of transport functions.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="port_8hh_source.html">port.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for MasterPort:</div>
<div class="dynsection">
 <div class="center">
  <img src="classMasterPort.gif" usemap="#MasterPort_map" alt=""/>
  <map id="MasterPort_map" name="MasterPort_map">
<area href="classBaseMasterPort.html" alt="BaseMasterPort" shape="rect" coords="0,56,284,80"/>
<area href="classPort.html" alt="Port" shape="rect" coords="0,0,284,24"/>
<area href="classAddrMapper_1_1MapperMasterPort.html" alt="AddrMapper::MapperMasterPort" shape="rect" coords="294,168,578,192"/>
<area href="classAtomicSimpleCPU_1_1AtomicCPUPort.html" alt="AtomicSimpleCPU::AtomicCPUPort" shape="rect" coords="294,224,578,248"/>
<area href="classBaseKvmCPU_1_1KVMCpuPort.html" alt="BaseKvmCPU::KVMCpuPort" shape="rect" coords="294,280,578,304"/>
<area href="classBridge_1_1BridgeMasterPort.html" alt="Bridge::BridgeMasterPort" shape="rect" coords="294,336,578,360"/>
<area href="classCoherentXBar_1_1CoherentXBarMasterPort.html" alt="CoherentXBar::CoherentXBarMasterPort" shape="rect" coords="294,392,578,416"/>
<area href="classCoherentXBar_1_1SnoopRespPort.html" alt="CoherentXBar::SnoopRespPort" shape="rect" coords="294,448,578,472"/>
<area href="classCommMonitor_1_1MonitorMasterPort.html" alt="CommMonitor::MonitorMasterPort" shape="rect" coords="294,504,578,528"/>
<area href="classDmaPort.html" alt="DmaPort" shape="rect" coords="294,560,578,584"/>
<area href="classExternalMaster_1_1Port.html" alt="ExternalMaster::Port" shape="rect" coords="294,616,578,640"/>
<area href="classFullO3CPU_1_1DcachePort.html" alt="FullO3CPU&lt; Impl &gt;::DcachePort" shape="rect" coords="294,672,578,696"/>
<area href="classFullO3CPU_1_1IcachePort.html" alt="FullO3CPU&lt; Impl &gt;::IcachePort" shape="rect" coords="294,728,578,752"/>
<area href="classMemCheckerMonitor_1_1MonitorMasterPort.html" alt="MemCheckerMonitor::MonitorMasterPort" shape="rect" coords="294,784,578,808"/>
<area href="classMemTest_1_1CpuPort.html" alt="MemTest::CpuPort" shape="rect" coords="294,840,578,864"/>
<area href="classMinorCPU_1_1MinorCPUPort.html" alt="MinorCPU::MinorCPUPort" shape="rect" coords="294,896,578,920"/>
<area href="classNetworkTest_1_1CpuPort.html" alt="NetworkTest::CpuPort" shape="rect" coords="294,952,578,976"/>
<area href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html" alt="NoncoherentXBar::NoncoherentXBarMasterPort" shape="rect" coords="294,1008,578,1032"/>
<area href="classQueuedMasterPort.html" alt="QueuedMasterPort" shape="rect" coords="294,1064,578,1088"/>
<area href="classRubyDirectedTester_1_1CpuPort.html" alt="RubyDirectedTester::CpuPort" shape="rect" coords="294,1120,578,1144"/>
<area href="classRubyTester_1_1CpuPort.html" alt="RubyTester::CpuPort" shape="rect" coords="294,1176,578,1200"/>
<area href="classSystem_1_1SystemPort.html" alt="System::SystemPort" shape="rect" coords="294,1232,578,1256"/>
<area href="classTimingSimpleCPU_1_1TimingCPUPort.html" alt="TimingSimpleCPU::TimingCPUPort" shape="rect" coords="294,1288,578,1312"/>
<area href="classTrafficGen_1_1TrafficGenPort.html" alt="TrafficGen::TrafficGenPort" shape="rect" coords="294,1344,578,1368"/>
<area href="classX86ISA_1_1Walker_1_1WalkerPort.html" alt="X86ISA::Walker::WalkerPort" shape="rect" coords="294,1400,578,1424"/>
</map>
 </div>
</div>

<p><a href="classMasterPort-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a0a935274a46dfdbe30554b0128a7a558">MasterPort</a> (const std::string &amp;name, <a class="el" href="classMemObject.html">MemObject</a> *<a class="el" href="classPort.html#a7e813dd8f7ba121cd3d798a01ee2690e">owner</a>, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> <a class="el" href="classPort.html#a7c82cc7e44dc334a23940c81c75ea793">id</a>=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master port.  <a href="#a0a935274a46dfdbe30554b0128a7a558"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a8c7c1b23aa0881cc8c6ebbc18b5e2a5f">~MasterPort</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a34d2d49550a4c781389517e9e89f3932">bind</a> (<a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;slave_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bind this master port to a slave port.  <a href="#a34d2d49550a4c781389517e9e89f3932"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a1512a32d51b91ba244260ccffa31a002">unbind</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unbind this master port and the associated slave port.  <a href="#a1512a32d51b91ba244260ccffa31a002"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send an atomic request packet, where the data is moved and the state is updated in zero time, without interleaving with other memory accesses.  <a href="#a444096e9902c823aa36ce5b3fa847fe5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a02b195a074185280154268143963df99">sendFunctional</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send a functional request packet, where the data is instantly updated everywhere in the memory system, without affecting the current state of any block or moving the block.  <a href="#a02b195a074185280154268143963df99"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#acba350c337376f074a37507d6018bec3">sendTimingReq</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempt to send a timing request to the slave port by calling its corresponding receive function.  <a href="#acba350c337376f074a37507d6018bec3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a86fd4c4633f60b489f024288ecce4248">sendTimingSnoopResp</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempt to send a timing snoop response packet to the slave port by calling its corresponding receive function.  <a href="#a86fd4c4633f60b489f024288ecce4248"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a66b0f70300a96e61ac88bc186ed6f1d2">sendRetryResp</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send a retry to the slave port that previously attempted a sendTimingResp to this master port and failed.  <a href="#a66b0f70300a96e61ac88bc186ed6f1d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a8a9cd8640ff2d2b37ffc325856abfbf7">isSnooping</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determine if this master port is snooping or not.  <a href="#a8a9cd8640ff2d2b37ffc325856abfbf7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">AddrRangeList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#aab930949ebb3cfdda1f2f331ca223202">getAddrRanges</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the address ranges of the connected slave port.  <a href="#aab930949ebb3cfdda1f2f331ca223202"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a2391066114d659ce6e6b79b05692552f">printAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> a)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inject a PrintReq for the given address to print the state of that address throughout the memory system.  <a href="#a2391066114d659ce6e6b79b05692552f"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a6ab162b4685d56f5e6133b6aef76c0c9">recvAtomicSnoop</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive an atomic snoop request packet from the slave port.  <a href="#a6ab162b4685d56f5e6133b6aef76c0c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a8ee2833172e24b151475adc65ae40bdf">recvFunctionalSnoop</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a functional snoop request packet from the slave port.  <a href="#a8ee2833172e24b151475adc65ae40bdf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a42a45bae958b6add2a5cd4e0b2147495">recvTimingResp</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a timing response from the slave port.  <a href="#a42a45bae958b6add2a5cd4e0b2147495"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a3894f5c36076deea926883a8986a84c8">recvTimingSnoopReq</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive a timing snoop request from the slave port.  <a href="#a3894f5c36076deea926883a8986a84c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a6e47ddbd11995efc9cefeb814d63057d">recvReqRetry</a> ()=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Called by the slave port if sendTimingReq was called on this master port (causing recvTimingReq to be called on the slave port) and was unsuccesful.  <a href="#a6e47ddbd11995efc9cefeb814d63057d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a3b04d60a2cc9b65efc4d3a28bf84c855">recvRetrySnoopResp</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Called by the slave port if sendTimingSnoopResp was called on this master port (causing recvTimingSnoopResp to be called on the slave port) and was unsuccesful.  <a href="#a3b04d60a2cc9b65efc4d3a28bf84c855"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a94ac09de72403a87c559ca5e7f8745b9">recvRangeChange</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Called to receive an address range change from the peer slave port.  <a href="#a94ac09de72403a87c559ca5e7f8745b9"></a><br/></td></tr>
<tr><td colspan="2"><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSlavePort.html">SlavePort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a805c6d3c90bef6de1c35b72d21ab578c">_slavePort</a></td></tr>
<tr><td colspan="2"><h2>Friends</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMasterPort.html#a5344d902f61e69b03cd4d737c6375ce3">SlavePort</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>A <a class="el" href="classMasterPort.html" title="A MasterPort is a specialisation of a BaseMasterPort, which implements the default...">MasterPort</a> is a specialisation of a <a class="el" href="classBaseMasterPort.html" title="A BaseMasterPort is a protocol-agnostic master port, responsible only for the structural...">BaseMasterPort</a>, which implements the default protocol for the three different level of transport functions. </p>
<p>In addition to the basic functionality of sending packets, it also has functions to receive range changes or determine if the port is snooping or not. </p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00167">167</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a0a935274a46dfdbe30554b0128a7a558"></a><!-- doxytag: member="MasterPort::MasterPort" ref="a0a935274a46dfdbe30554b0128a7a558" args="(const std::string &amp;name, MemObject *owner, PortID id=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MasterPort::MasterPort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMemObject.html">MemObject</a> *&nbsp;</td>
          <td class="paramname"> <em>owner</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>id</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Master port. </p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00117">117</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a8c7c1b23aa0881cc8c6ebbc18b5e2a5f"></a><!-- doxytag: member="MasterPort::~MasterPort" ref="a8c7c1b23aa0881cc8c6ebbc18b5e2a5f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MasterPort::~MasterPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="port_8cc_source.html#l00122">122</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a34d2d49550a4c781389517e9e89f3932"></a><!-- doxytag: member="MasterPort::bind" ref="a34d2d49550a4c781389517e9e89f3932" args="(BaseSlavePort &amp;slave_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::bind </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>slave_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bind this master port to a slave port. </p>
<p>This also does the mirror action and binds the slave port to the master port. </p>

<p>Implements <a class="el" href="classBaseMasterPort.html#a666c63b66de4f8697388e6c526128f7d">BaseMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00127">127</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00120">BaseMasterPort::_baseSlavePort</a>, <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, <a class="el" href="port_8cc_source.html#l00229">SlavePort::bind()</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, and <a class="el" href="port_8hh_source.html#l00099">Port::name()</a>.</p>

</div>
</div>
<a class="anchor" id="aab930949ebb3cfdda1f2f331ca223202"></a><!-- doxytag: member="MasterPort::getAddrRanges" ref="aab930949ebb3cfdda1f2f331ca223202" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">AddrRangeList</a> MasterPort::getAddrRanges </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the address ranges of the connected slave port. </p>

<p>Reimplemented in <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterPort.html#a756746b8e474a801ea68dd360fb32ced">SnapMemCtrl::SnapMemCtrlMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00159">159</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, and <a class="el" href="classSlavePort.html#a386ca95075ecafda88eaccaf8e0e3d81">SlavePort::getAddrRanges()</a>.</p>

<p>Referenced by <a class="el" href="mem__checker__monitor_8cc_source.html#l00352">MemCheckerMonitor::getAddrRanges()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00438">CommMonitor::getAddrRanges()</a>, and <a class="el" href="tru64__events_8cc_source.html#l00052">BadAddrEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a9cd8640ff2d2b37ffc325856abfbf7"></a><!-- doxytag: member="MasterPort::isSnooping" ref="a8a9cd8640ff2d2b37ffc325856abfbf7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool MasterPort::isSnooping </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if this master port is snooping or not. </p>
<p>The default implementation returns false and thus tells the neighbour we are not snooping. Any master port that wants to receive snoop requests (e.g. a cache connected to a bus) has to override this function.</p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if the port should be considered a snooper </dd></dl>

<p>Reimplemented in <a class="el" href="classFullO3CPU_1_1DcachePort.html#a5b84e84abf9f6282301fe8bb69e0e9af">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a6b1dc83d9e34d6be5ecd9e1e8eae7180">AtomicSimpleCPU::AtomicCPUDPort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#a67b0598ae5d1a4e0bb7438af1159141f">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a79179466efed1476a20ed628522c2a7b">AddrMapper::MapperMasterPort</a>, <a class="el" href="classBaseCache_1_1CacheMasterPort.html#a4948260226c602aa21512556ad65b4f6">BaseCache::CacheMasterPort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#a1245140e38b7fe3571d24086d7617819">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a34e88e7ebd0251fdee453182c3c5ebb2">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#a5ce6d170bc9479ca732c53d2a0f5d304">MemCheckerMonitor::MonitorMasterPort</a>, <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterPort.html#abca8d38bd4bbe0bafc58f37abfa054a9">SnapMemCtrl::SnapMemCtrlMasterPort</a>, and <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterSnapPort.html#af5e68da26ed95c4d2beecd8971877fad">SnapMemCtrl::SnapMemCtrlMasterSnapPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00254">254</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>Referenced by <a class="el" href="port_8hh_source.html#l00405">SlavePort::isSnooping()</a>.</p>

</div>
</div>
<a class="anchor" id="a2391066114d659ce6e6b79b05692552f"></a><!-- doxytag: member="MasterPort::printAddr" ref="a2391066114d659ce6e6b79b05692552f" args="(Addr a)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::printAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>a</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Inject a PrintReq for the given address to print the state of that address throughout the memory system. </p>
<p>For debugging. </p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00199">199</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="request_8hh_source.html#l00176">Request::funcMasterId</a>, <a class="el" href="packet_8hh_source.html#l00120">MemCmd::PrintReq</a>, <a class="el" href="packet_8hh_source.html#l00427">Packet::senderState</a>, and <a class="el" href="port_8cc_source.html#l00172">sendFunctional()</a>.</p>

<p>Referenced by <a class="el" href="networktest_8cc_source.html#l00279">NetworkTest::printAddr()</a>, <a class="el" href="timing_8cc_source.html#l00924">TimingSimpleCPU::printAddr()</a>, and <a class="el" href="atomic_8cc_source.html#l00648">AtomicSimpleCPU::printAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="a6ab162b4685d56f5e6133b6aef76c0c9"></a><!-- doxytag: member="MasterPort::recvAtomicSnoop" ref="a6ab162b4685d56f5e6133b6aef76c0c9" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> MasterPort::recvAtomicSnoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive an atomic snoop request packet from the slave port. </p>

<p>Reimplemented in <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a95e716e394848ca13c6d6ba7d10df08e">AtomicSimpleCPU::AtomicCPUPort</a>, <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a914ea9d3857af4f62c3868dd313e9f18">AtomicSimpleCPU::AtomicCPUDPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a751dde743719484dc9b5e0c864164a4b">MemTest::CpuPort</a>, <a class="el" href="classTrafficGen_1_1TrafficGenPort.html#abc54850b25737a1fa49c965b3e5c0908">TrafficGen::TrafficGenPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a00bde527a9846bda1eb2ab65c1b24f19">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#a9ca7593ececfd68100c53131fc4876f0">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a8fba761de47fe903d5181f7a4bb71a3f">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#acef1ee5b24fb308e98a13e5a44697c7a">MemCheckerMonitor::MonitorMasterPort</a>, and <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterPort.html#a4f2231c41bb6ba3f58ec524e3bd166a8">SnapMemCtrl::SnapMemCtrlMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00271">271</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00099">Port::name()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00236">SlavePort::sendAtomicSnoop()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ee2833172e24b151475adc65ae40bdf"></a><!-- doxytag: member="MasterPort::recvFunctionalSnoop" ref="a8ee2833172e24b151475adc65ae40bdf" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvFunctionalSnoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive a functional snoop request packet from the slave port. </p>

<p>Reimplemented in <a class="el" href="classFullO3CPU_1_1DcachePort.html#a8e2039552314145d35c975fe93aaa5bb">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a8f7d154dec00c0b2d4f4202b5b494744">AtomicSimpleCPU::AtomicCPUDPort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#aaa3b66864e845e2a717ff6748286f562">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#aeae357896811ce95738e1d82946b5f3a">MemTest::CpuPort</a>, <a class="el" href="classTrafficGen_1_1TrafficGenPort.html#a0cdf27d17638b3524725c1ab1b09ec82">TrafficGen::TrafficGenPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a12129f5079737c4584243f56f4ed7def">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#abbf3be6311017de379c39c448e258ab9">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#af10701fc418d8b97c63bb0d196cbbea4">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#a554884499efb16a328c72ce9ca854c38">MemCheckerMonitor::MonitorMasterPort</a>, and <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterPort.html#a0c191e479d2a12e012dd1917f843275c">SnapMemCtrl::SnapMemCtrlMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00280">280</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00099">Port::name()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00243">SlavePort::sendFunctionalSnoop()</a>.</p>

</div>
</div>
<a class="anchor" id="a94ac09de72403a87c559ca5e7f8745b9"></a><!-- doxytag: member="MasterPort::recvRangeChange" ref="a94ac09de72403a87c559ca5e7f8745b9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvRangeChange </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called to receive an address range change from the peer slave port. </p>
<p>The default implementation ignores the change and does nothing. Override this function in a derived class if the owner needs to be aware of the address ranges, e.g. in an interconnect component like a bus. </p>

<p>Reimplemented in <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a25f53beed28c50cbe9c54a8965a94d35">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#a5745e526a8fea7de20a1d48b18135351">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a882452edf8ac70a824766d54f54ba204">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#ab98c2a016289b40f510d134f9ca2bd76">MemCheckerMonitor::MonitorMasterPort</a>, <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html#aa591616e982a80ee1aa3cf2d7cfd085a">NoncoherentXBar::NoncoherentXBarMasterPort</a>, <a class="el" href="classRubyPort_1_1MemMasterPort.html#a5996f74108189b2ccadaccc4c0076c52">RubyPort::MemMasterPort</a>, and <a class="el" href="classRubyPort_1_1PioMasterPort.html#a1173a003b8122c866386d6b24303a392">RubyPort::PioMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00322">322</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>Referenced by <a class="el" href="port_8hh_source.html#l00410">SlavePort::sendRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e47ddbd11995efc9cefeb814d63057d"></a><!-- doxytag: member="MasterPort::recvReqRetry" ref="a6e47ddbd11995efc9cefeb814d63057d" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvReqRetry </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called by the slave port if sendTimingReq was called on this master port (causing recvTimingReq to be called on the slave port) and was unsuccesful. </p>

<p>Implemented in <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a7e2b273b1d7e03c871a6b50700a163de">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classBaseKvmCPU_1_1KVMCpuPort.html#a54bba8e6f4c9faca0054fefaa7cbe003">BaseKvmCPU::KVMCpuPort</a>, <a class="el" href="classMinor_1_1Fetch1_1_1IcachePort.html#a48dbc674c94ae39c66e0407490a0a88c">Minor::Fetch1::IcachePort</a>, <a class="el" href="classMinor_1_1LSQ_1_1DcachePort.html#a030a828828864f56a2c3e26e3bd379bb">Minor::LSQ::DcachePort</a>, <a class="el" href="classFullO3CPU_1_1IcachePort.html#a18d62821ae94d7f982eb05c565eb8ae2">FullO3CPU&lt; Impl &gt;::IcachePort</a>, <a class="el" href="classFullO3CPU_1_1DcachePort.html#a9dc0aa0a1297cc0a9527ba0a14b18d5c">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#af272c1ee4e35ad9e783a64bc535d1b01">AtomicSimpleCPU::AtomicCPUPort</a>, <a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#ae813cd6e024a78664728c824219bd14c">TimingSimpleCPU::IcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#a12ffd0ccbc94f15583945b5cc23b0180">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classRubyDirectedTester_1_1CpuPort.html#a17e20ef2ab90bd2828c109ef0c5ed210">RubyDirectedTester::CpuPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a7ced01b34d35bf23030b550a5a3dc3de">MemTest::CpuPort</a>, <a class="el" href="classNetworkTest_1_1CpuPort.html#a214d80bd32b4a576a3068d5a051d78b6">NetworkTest::CpuPort</a>, <a class="el" href="classRubyTester_1_1CpuPort.html#a06f7879e27e2ceb437e7ac7aced66d71">RubyTester::CpuPort</a>, <a class="el" href="classTrafficGen_1_1TrafficGenPort.html#a8b8cc8ef3ac0ef6032c8016e78955847">TrafficGen::TrafficGenPort</a>, <a class="el" href="classDmaPort.html#ac9cfb88a4d0f91ff3bc00996f0b83d48">DmaPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a8feea93e17754f046262c2568bf12b58">AddrMapper::MapperMasterPort</a>, <a class="el" href="classBridge_1_1BridgeMasterPort.html#a2a80c382036fdf4523e2dabf6155e59f">Bridge::BridgeMasterPort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#aad05c395bb772203344d5a8ac33535eb">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCoherentXBar_1_1SnoopRespPort.html#a80a34df4d279ef83f192420ec038329e">CoherentXBar::SnoopRespPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a28f83ac5edc86f0fed0659391400b7e2">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#a4a001447e38f1fd55cc2a22f354318c8">MemCheckerMonitor::MonitorMasterPort</a>, <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html#a1073d2b23e1164ece25130b4d4fb7365">NoncoherentXBar::NoncoherentXBarMasterPort</a>, <a class="el" href="classQueuedMasterPort.html#a6a6a5b5c7c0b0cbb96480005a2a49a12">QueuedMasterPort</a>, and <a class="el" href="classSystem_1_1SystemPort.html#a19b1b8cae36247b394f41d15734626aa">System::SystemPort</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00264">SlavePort::sendRetryReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a3b04d60a2cc9b65efc4d3a28bf84c855"></a><!-- doxytag: member="MasterPort::recvRetrySnoopResp" ref="a3b04d60a2cc9b65efc4d3a28bf84c855" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvRetrySnoopResp </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Called by the slave port if sendTimingSnoopResp was called on this master port (causing recvTimingSnoopResp to be called on the slave port) and was unsuccesful. </p>

<p>Reimplemented in <a class="el" href="classQueuedMasterPort.html#a4246dd99270ff519e5d1192280a9a2e4">QueuedMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00310">310</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00099">Port::name()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00270">SlavePort::sendRetrySnoopResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a42a45bae958b6add2a5cd4e0b2147495"></a><!-- doxytag: member="MasterPort::recvTimingResp" ref="a42a45bae958b6add2a5cd4e0b2147495" args="(PacketPtr pkt)=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool MasterPort::recvTimingResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive a timing response from the slave port. </p>

<p>Implemented in <a class="el" href="classX86ISA_1_1Walker_1_1WalkerPort.html#a8ae860b25c236cbc9810bf0e0af3ba7e">X86ISA::Walker::WalkerPort</a>, <a class="el" href="classBaseKvmCPU_1_1KVMCpuPort.html#a8f5268772ef01558ecb9bc0dca0dbb38">BaseKvmCPU::KVMCpuPort</a>, <a class="el" href="classMinor_1_1Fetch1_1_1IcachePort.html#aec62b3d89dfe61e8528cdcdf3729eeab">Minor::Fetch1::IcachePort</a>, <a class="el" href="classMinor_1_1LSQ_1_1DcachePort.html#aa6b48792c5f255700e0f78f85cfe4dd4">Minor::LSQ::DcachePort</a>, <a class="el" href="classFullO3CPU_1_1IcachePort.html#adc89d034a79b32638bcab8c0529fa76d">FullO3CPU&lt; Impl &gt;::IcachePort</a>, <a class="el" href="classFullO3CPU_1_1DcachePort.html#a4e5e0737752b8f1bfc03f5ab1a76adb0">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classAtomicSimpleCPU_1_1AtomicCPUPort.html#a20389be3e19923cd4453a3efb9b8ff1b">AtomicSimpleCPU::AtomicCPUPort</a>, <a class="el" href="classTimingSimpleCPU_1_1IcachePort.html#a142b29b2d8b3721df0516897665a943a">TimingSimpleCPU::IcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#afcef6e5e8bf9627bdb5557323436591d">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classRubyDirectedTester_1_1CpuPort.html#a08470ffd9c09c638897bac6266cd4718">RubyDirectedTester::CpuPort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#a490aac1e90dcd6fbd915e76e60c26e6e">MemTest::CpuPort</a>, <a class="el" href="classNetworkTest_1_1CpuPort.html#a9c9e4a9e20347c24ecd4cbf3fb968ba1">NetworkTest::CpuPort</a>, <a class="el" href="classRubyTester_1_1CpuPort.html#ab08161dc319729addc946e4bc30a3819">RubyTester::CpuPort</a>, <a class="el" href="classTrafficGen_1_1TrafficGenPort.html#a556642686fed618b78837bdd9a18d414">TrafficGen::TrafficGenPort</a>, <a class="el" href="classDmaPort.html#ab3cce1771374983ded2fa1da8a46f2fe">DmaPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a90466d498eb34b489420973cfdb02683">AddrMapper::MapperMasterPort</a>, <a class="el" href="classBridge_1_1BridgeMasterPort.html#aa4c881a4cf4867b76e2c5ca56ec7693f">Bridge::BridgeMasterPort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#a274484b916cff0bf4244ac60eb225d1e">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCoherentXBar_1_1SnoopRespPort.html#a0c7149575b8c689a18a9f147766012e3">CoherentXBar::SnoopRespPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#aa86eeeaddff75d853f39848643f052af">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#ae0e1cf006f4157847457a377eab0dbf2">MemCheckerMonitor::MonitorMasterPort</a>, <a class="el" href="classMessageMasterPort.html#a76fc634bccaa719354650ba41ef1cab3">MessageMasterPort</a>, <a class="el" href="classNoncoherentXBar_1_1NoncoherentXBarMasterPort.html#a93058c8a69e68aff11f467a327caf4ab">NoncoherentXBar::NoncoherentXBarMasterPort</a>, <a class="el" href="classAbstractController_1_1MemoryPort.html#ab450406ba6c6770c9986502e2d643f1f">AbstractController::MemoryPort</a>, <a class="el" href="classRubyPort_1_1MemMasterPort.html#aad9a0101be4bdd5a8329bd4384cf4412">RubyPort::MemMasterPort</a>, <a class="el" href="classRubyPort_1_1PioMasterPort.html#a8e7979071432a5ea287e4147cd96a241">RubyPort::PioMasterPort</a>, <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterPort.html#a06e7c0efa54dc6f94d49270cdb722e3e">SnapMemCtrl::SnapMemCtrlMasterPort</a>, <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterSnapPort.html#ace223334a7d4de522749a8e87b94570e">SnapMemCtrl::SnapMemCtrlMasterSnapPort</a>, and <a class="el" href="classSystem_1_1SystemPort.html#abb56bd44ae1e184a6f2a333424179e3c">System::SystemPort</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00250">SlavePort::sendTimingResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a3894f5c36076deea926883a8986a84c8"></a><!-- doxytag: member="MasterPort::recvTimingSnoopReq" ref="a3894f5c36076deea926883a8986a84c8" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void MasterPort::recvTimingSnoopReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive a timing snoop request from the slave port. </p>

<p>Reimplemented in <a class="el" href="classMinorCPU_1_1MinorCPUPort.html#aa2abe421af4355c7a905621815245f3e">MinorCPU::MinorCPUPort</a>, <a class="el" href="classMinor_1_1LSQ_1_1DcachePort.html#a037c7f7a2658dcb4346b74e4566b9593">Minor::LSQ::DcachePort</a>, <a class="el" href="classFullO3CPU_1_1IcachePort.html#a41caa5e24a94503ff46c5abf22b043e2">FullO3CPU&lt; Impl &gt;::IcachePort</a>, <a class="el" href="classFullO3CPU_1_1DcachePort.html#a7fe773f8c67c89a47e404b25d7c44c61">FullO3CPU&lt; Impl &gt;::DcachePort</a>, <a class="el" href="classTimingSimpleCPU_1_1TimingCPUPort.html#a4c9bd0681c2f202ba4c69aacbe6465f4">TimingSimpleCPU::TimingCPUPort</a>, <a class="el" href="classTimingSimpleCPU_1_1DcachePort.html#a87b563c18083646ca367f8e861cc930b">TimingSimpleCPU::DcachePort</a>, <a class="el" href="classMemTest_1_1CpuPort.html#ae8e3ca98a980ebe2581b435d6320e554">MemTest::CpuPort</a>, <a class="el" href="classTrafficGen_1_1TrafficGenPort.html#af098ef5639b35f890499e0b42527dbbd">TrafficGen::TrafficGenPort</a>, <a class="el" href="classAddrMapper_1_1MapperMasterPort.html#a9bef78216863f1eae5826c5ec851e3b2">AddrMapper::MapperMasterPort</a>, <a class="el" href="classCoherentXBar_1_1CoherentXBarMasterPort.html#ab12d57e0762281257b486ba415322826">CoherentXBar::CoherentXBarMasterPort</a>, <a class="el" href="classCommMonitor_1_1MonitorMasterPort.html#a2758b4e97e8b1db14f5167a4ea8834bd">CommMonitor::MonitorMasterPort</a>, <a class="el" href="classMemCheckerMonitor_1_1MonitorMasterPort.html#a5df2d25e8ee00a8d9b8ba506ddf22d59">MemCheckerMonitor::MonitorMasterPort</a>, and <a class="el" href="classSnapMemCtrl_1_1SnapMemCtrlMasterPort.html#a36eab1e9ac3afbd5be61564af36f3e9c">SnapMemCtrl::SnapMemCtrlMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8hh_source.html#l00293">293</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00099">Port::name()</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00257">SlavePort::sendTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a444096e9902c823aa36ce5b3fa847fe5"></a><!-- doxytag: member="MasterPort::sendAtomic" ref="a444096e9902c823aa36ce5b3fa847fe5" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> MasterPort::sendAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Send an atomic request packet, where the data is moved and the state is updated in zero time, without interleaving with other memory accesses. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> to send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Estimated latency of access. </dd></dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00165">165</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00478">Packet::isRequest()</a>, and <a class="el" href="classSlavePort.html#ae1a8ac4bb8909e724207a56b9eec59d1">SlavePort::recvAtomic()</a>.</p>

<p>Referenced by <a class="el" href="cpu_2kvm_2base_8cc_source.html#l00999">BaseKvmCPU::doMMIOAccess()</a>, <a class="el" href="x86__cpu_8cc_source.html#l01307">X86KvmCPU::handleKvmExitIO()</a>, <a class="el" href="stage2__mmu_8cc_source.html#l00064">ArmISA::Stage2MMU::readDataUntimed()</a>, <a class="el" href="atomic_8cc_source.html#l00316">AtomicSimpleCPU::readMem()</a>, <a class="el" href="mem__checker__monitor_8cc_source.html#l00131">MemCheckerMonitor::recvAtomic()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00177">CommMonitor::recvAtomic()</a>, <a class="el" href="cache__impl_8hh_source.html#l00863">Cache::recvAtomic()</a>, <a class="el" href="bridge_8cc_source.html#l00333">Bridge::BridgeSlavePort::recvAtomic()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00095">AddrMapper::recvAtomic()</a>, <a class="el" href="dma__device_8cc_source.html#l00238">DmaPort::sendDma()</a>, <a class="el" href="intdev_8cc_source.html#l00046">X86ISA::IntDevice::IntMasterPort::sendMessage()</a>, <a class="el" href="memtest_8cc_source.html#l00072">MemTest::sendPkt()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00221">X86ISA::Walker::WalkerState::startWalk()</a>, <a class="el" href="atomic_8cc_source.html#l00521">AtomicSimpleCPU::tick()</a>, and <a class="el" href="atomic_8cc_source.html#l00405">AtomicSimpleCPU::writeMem()</a>.</p>

</div>
</div>
<a class="anchor" id="a02b195a074185280154268143963df99"></a><!-- doxytag: member="MasterPort::sendFunctional" ref="a02b195a074185280154268143963df99" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::sendFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Send a functional request packet, where the data is instantly updated everywhere in the memory system, without affecting the current state of any block or moving the block. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> to send. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00172">172</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00478">Packet::isRequest()</a>, and <a class="el" href="classSlavePort.html#a7601acfe2d39ba7e5b553f3d47c26447">SlavePort::recvFunctional()</a>.</p>

<p>Referenced by <a class="el" href="table__walker_8cc_source.html#l01920">ArmISA::TableWalker::fetchDescriptor()</a>, <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="AbstractController_8cc_source.html#l00280">AbstractController::functionalMemoryRead()</a>, <a class="el" href="AbstractController_8cc_source.html#l00286">AbstractController::functionalMemoryWrite()</a>, <a class="el" href="port_8cc_source.html#l00199">printAddr()</a>, <a class="el" href="table__walker_8cc_source.html#l00734">ArmISA::TableWalker::processWalkAArch64()</a>, <a class="el" href="AbstractController_8cc_source.html#l00206">AbstractController::queueMemoryRead()</a>, <a class="el" href="AbstractController_8cc_source.html#l00231">AbstractController::queueMemoryWrite()</a>, <a class="el" href="port__proxy_8cc_source.html#l00044">PortProxy::readBlob()</a>, <a class="el" href="stage2__mmu_8cc_source.html#l00064">ArmISA::Stage2MMU::readDataUntimed()</a>, <a class="el" href="checker_2cpu_8cc_source.html#l00142">CheckerCPU::readMem()</a>, <a class="el" href="mem__checker__monitor_8cc_source.html#l00097">MemCheckerMonitor::recvFunctional()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00165">CommMonitor::recvFunctional()</a>, <a class="el" href="bridge_8cc_source.html#l00339">Bridge::BridgeSlavePort::recvFunctional()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00077">AddrMapper::recvFunctional()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00250">X86ISA::Walker::WalkerState::startFunctional()</a>, <a class="el" href="memtest_8cc_source.html#l00214">MemTest::tick()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; Impl &gt;::verify()</a>, <a class="el" href="cache__impl_8hh_source.html#l01401">Cache::writebackVisitor()</a>, and <a class="el" href="port__proxy_8cc_source.html#l00057">PortProxy::writeBlob()</a>.</p>

</div>
</div>
<a class="anchor" id="a66b0f70300a96e61ac88bc186ed6f1d2"></a><!-- doxytag: member="MasterPort::sendRetryResp" ref="a66b0f70300a96e61ac88bc186ed6f1d2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::sendRetryResp </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Send a retry to the slave port that previously attempted a sendTimingResp to this master port and failed. </p>
<p>Note that this is virtual so that the "fake" snoop response port in the coherent crossbar can override the behaviour. </p>

<p>Reimplemented in <a class="el" href="classCoherentXBar_1_1SnoopRespPort.html#a74a3964ca99fe12c680191373501d36b">CoherentXBar::SnoopRespPort</a>.</p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00193">193</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, and <a class="el" href="classSlavePort.html#a87775022dc84bc298b172e0b74c1a0fe">SlavePort::recvRespRetry()</a>.</p>

<p>Referenced by <a class="el" href="mem__checker__monitor_8cc_source.html#l00365">MemCheckerMonitor::recvRespRetry()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00451">CommMonitor::recvRespRetry()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00203">AddrMapper::recvRespRetry()</a>, and <a class="el" href="xbar_8hh_source.html#l00288">BaseXBar::RespLayer::sendRetry()</a>.</p>

</div>
</div>
<a class="anchor" id="acba350c337376f074a37507d6018bec3"></a><!-- doxytag: member="MasterPort::sendTimingReq" ref="acba350c337376f074a37507d6018bec3" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MasterPort::sendTimingReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Attempt to send a timing request to the slave port by calling its corresponding receive function. </p>
<p>If the send does not succeed, as indicated by the return value, then the sender must wait for a recvReqRetry at which point it can re-issue a sendTimingReq.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> to send.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>If the send was succesful or not. </dd></dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00179">179</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00478">Packet::isRequest()</a>, and <a class="el" href="classSlavePort.html#a3fabd63e207929d8364be49462698622">SlavePort::recvTimingReq()</a>.</p>

<p>Referenced by <a class="el" href="networktest_8cc_source.html#l00271">NetworkTest::doRetry()</a>, <a class="el" href="timing_8cc_source.html#l00242">TimingSimpleCPU::handleReadPacket()</a>, <a class="el" href="timing_8cc_source.html#l00442">TimingSimpleCPU::handleWritePacket()</a>, <a class="el" href="SeriesRequestGenerator_8cc_source.html#l00051">SeriesRequestGenerator::initiate()</a>, <a class="el" href="InvalidateGenerator_8cc_source.html#l00053">InvalidateGenerator::initiate()</a>, <a class="el" href="Check_8cc_source.html#l00166">Check::initiateAction()</a>, <a class="el" href="Check_8cc_source.html#l00227">Check::initiateCheck()</a>, <a class="el" href="Check_8cc_source.html#l00137">Check::initiateFlush()</a>, <a class="el" href="Check_8cc_source.html#l00082">Check::initiatePrefetch()</a>, <a class="el" href="lsq__unit_8hh_source.html#l00553">LSQUnit&lt; Impl &gt;::read()</a>, <a class="el" href="traffic__gen_8cc_source.html#l00474">TrafficGen::recvReqRetry()</a>, <a class="el" href="timing_8cc_source.html#l00860">TimingSimpleCPU::DcachePort::recvReqRetry()</a>, <a class="el" href="timing_8cc_source.html#l00730">TimingSimpleCPU::IcachePort::recvReqRetry()</a>, <a class="el" href="memtest_8cc_source.html#l00320">MemTest::recvRetry()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l01228">LSQUnit&lt; Impl &gt;::recvRetry()</a>, <a class="el" href="mem__checker__monitor_8cc_source.html#l00145">MemCheckerMonitor::recvTimingReq()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00206">CommMonitor::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00115">AddrMapper::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l02209">Cache::CacheReqPacketQueue::sendDeferredPacket()</a>, <a class="el" href="timing_8cc_source.html#l00580">TimingSimpleCPU::sendFetch()</a>, <a class="el" href="networktest_8cc_source.html#l00068">NetworkTest::sendPkt()</a>, <a class="el" href="memtest_8cc_source.html#l00072">MemTest::sendPkt()</a>, <a class="el" href="lsq__unit__impl_8hh_source.html#l01213">LSQUnit&lt; Impl &gt;::sendStore()</a>, <a class="el" href="packet__queue_8cc_source.html#l00264">ReqPacketQueue::sendTiming()</a>, <a class="el" href="pagetable__walker_8cc_source.html#l00153">X86ISA::Walker::sendTiming()</a>, <a class="el" href="bridge_8cc_source.html#l00239">Bridge::BridgeMasterPort::trySendTiming()</a>, <a class="el" href="dma__device_8cc_source.html#l00209">DmaPort::trySendTimingReq()</a>, <a class="el" href="minor_2lsq_8cc_source.html#l01054">Minor::LSQ::tryToSend()</a>, <a class="el" href="fetch1_8cc_source.html#l00297">Minor::Fetch1::tryToSend()</a>, and <a class="el" href="traffic__gen_8cc_source.html#l00181">TrafficGen::update()</a>.</p>

</div>
</div>
<a class="anchor" id="a86fd4c4633f60b489f024288ecce4248"></a><!-- doxytag: member="MasterPort::sendTimingSnoopResp" ref="a86fd4c4633f60b489f024288ecce4248" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool MasterPort::sendTimingSnoopResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Attempt to send a timing snoop response packet to the slave port by calling its corresponding receive function. </p>
<p>If the send does not succeed, as indicated by the return value, then the sender must wait for a recvRetrySnoop at which point it can re-issue a sendTimingSnoopResp.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td><a class="el" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> to send. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00186">186</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, <a class="el" href="packet_8hh_source.html#l00479">Packet::isResponse()</a>, and <a class="el" href="port_8hh_source.html#l00457">SlavePort::recvTimingSnoopResp()</a>.</p>

<p>Referenced by <a class="el" href="mem__checker__monitor_8cc_source.html#l00339">MemCheckerMonitor::recvTimingSnoopResp()</a>, <a class="el" href="comm__monitor_8cc_source.html#l00425">CommMonitor::recvTimingSnoopResp()</a>, <a class="el" href="addr__mapper_8cc_source.html#l00183">AddrMapper::recvTimingSnoopResp()</a>, and <a class="el" href="packet__queue_8cc_source.html#l00277">SnoopRespPacketQueue::sendTiming()</a>.</p>

</div>
</div>
<a class="anchor" id="a1512a32d51b91ba244260ccffa31a002"></a><!-- doxytag: member="MasterPort::unbind" ref="a1512a32d51b91ba244260ccffa31a002" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MasterPort::unbind </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unbind this master port and the associated slave port. </p>

<p>Implements <a class="el" href="classBaseMasterPort.html#aa4aaf94e38ba194649f2fb44cf8ead44">BaseMasterPort</a>.</p>

<p>Definition at line <a class="el" href="port_8cc_source.html#l00148">148</a> of file <a class="el" href="port_8cc_source.html">port.cc</a>.</p>

<p>References <a class="el" href="port_8hh_source.html#l00120">BaseMasterPort::_baseSlavePort</a>, <a class="el" href="port_8hh_source.html#l00174">_slavePort</a>, <a class="el" href="port_8hh_source.html#l00099">Port::name()</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, and <a class="el" href="port_8cc_source.html#l00222">SlavePort::unbind()</a>.</p>

</div>
</div>
<hr/><h2>Friends And Related Function Documentation</h2>
<a class="anchor" id="a5344d902f61e69b03cd4d737c6375ce3"></a><!-- doxytag: member="MasterPort::SlavePort" ref="a5344d902f61e69b03cd4d737c6375ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classSlavePort.html">SlavePort</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="port_8hh_source.html#l00170">170</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a805c6d3c90bef6de1c35b72d21ab578c"></a><!-- doxytag: member="MasterPort::_slavePort" ref="a805c6d3c90bef6de1c35b72d21ab578c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSlavePort.html">SlavePort</a>* <a class="el" href="classMasterPort.html#a805c6d3c90bef6de1c35b72d21ab578c">MasterPort::_slavePort</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="port_8hh_source.html#l00174">174</a> of file <a class="el" href="port_8hh_source.html">port.hh</a>.</p>

<p>Referenced by <a class="el" href="port_8cc_source.html#l00127">bind()</a>, <a class="el" href="port_8cc_source.html#l00159">getAddrRanges()</a>, <a class="el" href="port_8cc_source.html#l00165">sendAtomic()</a>, <a class="el" href="port_8cc_source.html#l00172">sendFunctional()</a>, <a class="el" href="port_8cc_source.html#l00193">sendRetryResp()</a>, <a class="el" href="port_8cc_source.html#l00179">sendTimingReq()</a>, <a class="el" href="port_8cc_source.html#l00186">sendTimingSnoopResp()</a>, and <a class="el" href="port_8cc_source.html#l00148">unbind()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/<a class="el" href="port_8hh_source.html">port.hh</a></li>
<li>mem/<a class="el" href="port_8cc_source.html">port.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:20 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
