# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/unix:@/tmp/.ICE-unix/3549890,unix/unix:/tmp/.ICE-unix/3549890
OPENSSL_ENGINES=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/engines-3
COLORTERM=truecolor
M4=m4
HISTCONTROL=ignoredups
XDG_MENU_PREFIX=gnome-
OECORE_TUNE_CCARGS= -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard
RDI_APPROOT=/tools/xilinx/Vitis/2024.2
RDI_JAVA_PLATFORM=
OECORE_SDK_VERSION=2024.2
__MODULES_LMALTNAME=xilinx/vivado/2024.2&as|xilinx/default&as|xilinx/latest&as|xilinx/vivado/default&as|xilinx/vivado/latest:xilinx/vitis/2024.2&as|xilinx/vitis/default&as|xilinx/vitis/latest
PKG_CONFIG_PATH=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux/usr/lib/pkgconfig:/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux/usr/share/pkgconfig
HISTSIZE=1000
HOSTNAME=work5.itiv.kit.edu
LANGUAGE=en_US:en
GDB=aarch64-xilinx-linux-gdb
MAKE_TERMOUT=/dev/pts/51
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/xilinx/Vitis/2024.2/bin
SDKTARGETSYSROOT=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
XILINX_VIVADO=/tools/xilinx/Vivado/2024.2
GUESTFISH_OUTPUT=\e[0m
SSH_AUTH_SOCK=/run/user/790943611/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2024.2
RDI_INSTALLROOT=/tools/xilinx
OECORE_BASELIB=lib
CPP=aarch64-xilinx-linux-gcc -E  -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard -fstack-protector-strong  -O2 -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
TARGET_PREFIX=aarch64-xilinx-linux-
OE_CMAKE_FIND_LIBRARY_CUSTOM_LIB_SUFFIX=
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
SSH_AGENT_PID=3549722
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o
KRB5CCNAME=KEYRING:persistent:790943611
PWD=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build
LOGNAME=nv3401
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
MODULESHOME=/usr/share/Modules
MANPATH=/usr/share/man:
SYSTEMD_EXEC_PID=2708456
OECORE_TARGET_OS=linux
CXX=aarch64-xilinx-linux-g++  -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard -fstack-protector-strong  -O2 -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
CXXFLAGS= -O2 -pipe -g -feliminate-unused-debug-types 
__MODULES_SHARE_PATH=/tools/xilinx/DocNav:2
GUESTFISH_RESTORE=\e[0m
RDI_PREPEND_PATH=/tools/xilinx/Vitis/2024.2/bin
OECORE_NATIVE_SYSROOT=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux
PULSE_SCRIPT=/etc/xrdp/pulse/default.pa
XILINX_DSP=
__MODULES_SHARE_MANPATH=:1
LDFLAGS=-Wl,-O1 -Wl,--hash-style=gnu -Wl,--as-needed  -Wl,-z,relro,-z,now
HOME=/home/nv3401
SYNTH_COMMON=/tools/xilinx/Vitis/2024.2/scripts/rt/data
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.m4a=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.oga=01;36:*.opus=01;36:*.spx=01;36:*.xspf=01;36:
OPENSSL_CONF=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ssl-3/openssl.cnf
XDG_CURRENT_DESKTOP=GNOME
__MODULES_LMPREREQ=xilinx/2024.2&xilinx/vivado/2024.2&xilinx/vitis/2024.2
VTE_VERSION=6402
SSL_CERT_DIR=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ssl-3/certs
XRDP_SOCKET_PATH=/run/xrdp/790943611
KCFLAGS=--sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
XRDP_PULSE_SOURCE_SOCKET=xrdp_chansrv_audio_in_socket_16
XILINX_HLS=/tools/xilinx/Vitis/2024.2
OECORE_TARGET_SYSROOT=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
GUESTFISH_PS1=\[\e[1;32m\]><fs>\[\e[0;31m\] 
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/37913f25_3c26_4f42_96d7_c8b5a85ffd86
CPPFLAGS=
RDI_PROG=/tools/xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
OPENSSL_MODULES=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ossl-modules/
LD=aarch64-xilinx-linux-ld  --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
__MODULES_LMTAG=xilinx/vivado/2024.2&auto-loaded:xilinx/vitis/2024.2&auto-loaded
RDI_SESSION_INFO=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build:work5.itiv.kit.edu_1739191095_3646449
READELF=aarch64-xilinx-linux-readelf
RT_TCL_PATH=/tools/xilinx/Vitis/2024.2/scripts/rt/base_tcl/tcl
MFLAGS=-w
XILINX_SDK=/tools/xilinx/Vitis/2024.2
RDI_SHARED_DATA=/tools/xilinx/SharedData/2024.2/data
NETDATA_CACHE_DIR=/var/cache/netdata
XDG_SESSION_CLASS=user
MAKEFLAGS=w
RPM_NO_CHROOT_FOR_SCRIPTS=1
PYTHONPATH=/tools/python/3.11.2/lib64/python3.11/site-packages
TERM=xterm-256color
NETDATA_STOCK_CONFIG_DIR=/usr/lib/netdata/conf.d
LESSOPEN=||/usr/bin/lesspipe.sh %s
USER=nv3401
MAKE_TERMERR=/dev/pts/51
XILINX_PLANAHEAD=/tools/xilinx/Vitis/2024.2
GNOME_TERMINAL_SERVICE=:1.79
XRDP_SESSION=3549430
CONDA_SHLVL=0
MODULES_RUN_QUARANTINE=LD_LIBRARY_PATH LD_PRELOAD
AR=aarch64-xilinx-linux-ar
RDI_BASEROOT=/tools/xilinx/Vitis
ARCH=arm64
AS=aarch64-xilinx-linux-as 
RDI_TPS_ROOT=/tools/xilinx/Vivado/2024.2/tps/lnx64
RDI_JAVA_VERSION=21.0.1_12
LOADEDMODULES=xilinx/vivado/2024.2:xilinx/vitis/2024.2:xilinx/2024.2
RDI_DATADIR=/tools/xilinx/SharedData/2024.2/data:/tools/xilinx/Vitis/2024.2/data
DISPLAY=:16.0
XRDP_PULSE_SINK_SOCKET=xrdp_chansrv_audio_out_socket_16
SHLVL=3
NM=aarch64-xilinx-linux-nm
XILINX_VITIS_HLS_ENCAPSULATED=1
MAKELEVEL=2
NETDATA_USER_CONFIG_DIR=/etc/netdata
GUESTFISH_INIT=\e[1;34m
QT_IM_MODULE=ibus
OECORE_TARGET_ARCH=aarch64
XIL_CHECK_TCL_DEBUG=False
LM_LICENSE_FILE=27830@lsl.itiv.kit.edu
LD_LIBRARY_PATH=/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o:/tools/xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib/:/tools/xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/lib//server:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o::/tools/xilinx/Vitis/2024.2/lib/lnx64.o:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/8
HDIPRELDPATH=/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/9:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel:/tools/xilinx/Vitis/2024.2/lib/lnx64.o::/tools/xilinx/Vitis/2024.2/lib/lnx64.o:/tools/xilinx/Vitis/2024.2/lib/lnx64.o/Rhel/8
XDG_RUNTIME_DIR=/run/user/790943611
SSL_CERT_FILE=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/ssl-3/certs/ca-certificates.crt
OECORE_DISTRO_VERSION=2024.2+release-S11061705
PKG_CONFIG_SYSROOT_DIR=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
OECORE_ACLOCAL_OPTS=-I /home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/share/aclocal
S_COLORS=auto
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
__MODULES_LMINIT=module use --append /usr/share/Modules/modulefiles:module use --append /etc/modulefiles:module use --append /usr/share/modulefiles:module use --append /tools/modulefiles
OBJCOPY=aarch64-xilinx-linux-objcopy
NETDATA_VARLIB_DIR=/var/lib/netdata
TCL_LIBRARY=/tools/xilinx/Vitis/2024.2/tps/tcl/tcl8.6
which_declare=declare -f
LC_ALL=en_US.UTF-8
STRIP=aarch64-xilinx-linux-strip
XDG_DATA_DIRS=/home/nv3401/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
__MODULES_SHARE_LM_LICENSE_FILE=27830@lsl.itiv.kit.edu:2
OBJDUMP=aarch64-xilinx-linux-objdump
CONFIG_SITE=/home/nv3401/amd/2024.2/vck190/site-config-cortexa72-cortexa53-xilinx-linux
PATH=/tools/xilinx/Vivado/2024.2/tps/lnx64/binutils-2.26/bin:/tools/xilinx/Vitis/2024.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/xilinx/Vitis/2024.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/xilinx/Vitis/2024.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0/bin:/tools/xilinx/Vivado/2024.2/gnu/microblaze/lin/bin:/tools/xilinx/Vitis/2024.2/bin:/tools/xilinx/Vitis/2024.2/tps/lnx64/jre21.0.1_12/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/sbin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/sbin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin/../x86_64-petalinux-linux/bin:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin/aarch64-xilinx-linux:/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/bin/aarch64-xilinx-linux-musl:/tools/xilinx/Vitis/2024.2/aietools/bin:/tools/xilinx/Vitis/2024.2/tps/lnx64/cmake-3.3.2/bin:/tools/xilinx/Vitis/2024.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-none/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/xilinx/Vitis/2024.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/xilinx/Vitis/2024.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/xilinx/Vitis/2024.2/gnu/arm/lin/bin:/tools/xilinx/Vitis/2024.2/gnu/microblaze/lin/bin:/tools/xilinx/DocNav:/tools/xilinx/Vivado/2024.2/bin:/tools/python/3.11.2/bin:/usr/share/Modules/bin:/usr/condabin:/usr/lib64/ccache:/sbin:/bin:/usr/bin:/usr/local/bin:/usr/local/sbin:/usr/sbin:/home/nv3401/.local/bin:/home/nv3401/bin
RT_LIBPATH=/tools/xilinx/Vitis/2024.2/scripts/rt/data
MODULEPATH=/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/etc/scl/modulefiles:/usr/share/Modules/modulefiles:/etc/modulefiles:/usr/share/modulefiles:/tools/modulefiles
CC=aarch64-xilinx-linux-gcc  -mcpu=cortex-a72.cortex-a53+crc -mbranch-protection=standard -fstack-protector-strong  -O2 -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
CFLAGS= -O2 -pipe -g -feliminate-unused-debug-types 
_LMFILES_=/tools/modulefiles/xilinx/vivado/2024.2:/tools/modulefiles/xilinx/vitis/2024.2:/tools/modulefiles/xilinx/2024.2
HDI_APPROOT=/tools/xilinx/Vitis/2024.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/790943611/bus
RPM_ETCCONFIGDIR=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux
CROSS_COMPILE=aarch64-xilinx-linux-
RDI_PLATFORM=lnx64
MYVIVADO=
MAIL=/var/spool/mail/nv3401
CONFIGURE_FLAGS=--target=aarch64-xilinx-linux --host=aarch64-xilinx-linux --build=x86_64-linux --with-libtool-sysroot=/home/nv3401/amd/2024.2/vck190/sysroots/cortexa72-cortexa53-xilinx-linux
ISL_IOSTREAMS_RSA=/tools/xilinx/Vitis/2024.2/tps/isl
UID=790943611
RANLIB=aarch64-xilinx-linux-ranlib
RPM_CONFIGDIR=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/lib/rpm
LC_NUMERIC=en_US.utf8
XILINX_VITIS=/tools/xilinx/Vitis/2024.2
OLDPWD=/tools/xilinx/Vitis/2024.2/bin
MODULES_CMD=/usr/share/Modules/libexec/modulecmd.tcl
CMAKE_TOOLCHAIN_FILE=/home/nv3401/amd/2024.2/vck190/sysroots/x86_64-petalinux-linux/usr/share/cmake/OEToolchainConfig.cmake
BASH_FUNC_ml%%=() {  module ml "$@"
}
BASH_FUNC_which%%=() {  ( alias;
 eval ${which_declare} ) | /usr/bin/which --tty-only --read-alias --read-functions --show-tilde --show-dot $@
}
BASH_FUNC_module%%=() {  local _mlredir=1;
 if [ -n "${MODULES_REDIRECT_OUTPUT+x}" ]; then
 if [ "$MODULES_REDIRECT_OUTPUT" = '0' ]; then
 _mlredir=0;
 else
 if [ "$MODULES_REDIRECT_OUTPUT" = '1' ]; then
 _mlredir=1;
 fi;
 fi;
 fi;
 case " $@ " in 
 *' --no-redirect '*)
 _mlredir=0
 ;;
 *' --redirect '*)
 _mlredir=1
 ;;
 esac;
 if [ $_mlredir -eq 0 ]; then
 _module_raw "$@";
 else
 _module_raw "$@" 2>&1;
 fi
}
BASH_FUNC_scl%%=() {  if [ "$1" = "load" -o "$1" = "unload" ]; then
 eval "module $@";
 else
 /usr/bin/scl "$@";
 fi
}
BASH_FUNC__module_raw%%=() {  eval "$(/usr/bin/tclsh '/usr/share/Modules/libexec/modulecmd.tcl' bash "$@")";
 _mlstatus=$?;
 return $_mlstatus
}
_=/tools/xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=36343
XILINX_CD_SESSION=5e24f2b7-be89-4f2a-bb06-2e7bd9c1ab1a


V++ command line:
------------------------------------------
/tools/xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++ -l --platform xilinx_vck190_base_202420_1 -t hw harness.xo --freqhz=128000000:harness_1.ap_clk --config ../config/link.cfg -o harness.xsa 

FINAL PROGRAM OPTIONS
--config ../config/link.cfg
--connectivity.nk harness:1:harness_1
--connectivity.sp harness_1.inputNumList:DDR
--connectivity.sp harness_1.inFeatureList:DDR
--connectivity.sp harness_1.outputNumList:DDR
--connectivity.sp harness_1.outFeatureList:DDR
--debug.chipscope harness_1
--freqhz 128000000:harness_1.ap_clk
--input_files harness.xo
--link
--optimize 0
--output harness.xsa
--platform xilinx_vck190_base_202420_1
--profile.data all:all:all
--profile.exec all:all
--report_level 0
--target hw
--vivado.impl.jobs 8
--vivado.impl.strategies Congestion_SpreadLogic_high,Performance_Explore,Performance_Retiming,Performance_WLBlockPlacementFanoutOpt
--vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.MAX_DSP=1966
--vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING=on

PARSED COMMAND LINE OPTIONS
-l 
--platform xilinx_vck190_base_202420_1 
-t hw 
harness.xo 
--freqhz=128000000:harness_1.ap_clk 
--config ../config/link.cfg 
-o harness.xsa 

PARSED CONFIG FILE (1) OPTIONS
file: ../config/link.cfg
connectivity.nk harness:1:harness_1 
connectivity.sp harness_1.inputNumList:DDR 
connectivity.sp harness_1.inFeatureList:DDR 
connectivity.sp harness_1.outputNumList:DDR 
connectivity.sp harness_1.outFeatureList:DDR 
profile.exec all:all 
vivado.impl.strategies Congestion_SpreadLogic_high,Performance_Explore,Performance_Retiming,Performance_WLBlockPlacementFanoutOpt 
vivado.impl.jobs 8 
vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.MAX_DSP=1966 
vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING=on 
debug.chipscope harness_1 
profile.data all:all:all 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/tools/xilinx/Vitis/2024.2/base_platforms/xilinx_vck190_base_202420_1/xilinx_vck190_base_202420_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Feb 2025 13:38:21
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 10 Feb 2025 13:38:22
output: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xml
------------------------------------------
step: running system_link
timestamp: 10 Feb 2025 13:38:23
cmd: /tools/xilinx/Vitis/2024.2/bin/system_link --xo /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/harness.xo -memory-for-trace DDR --dpa_aie_mem_offload --memory-for-aie-trace DDR --config /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/syslinkConfig.ini --xpfm /tools/xilinx/Vitis/2024.2/base_platforms/xilinx_vck190_base_202420_1/xilinx_vck190_base_202420_1.xpfm --target hw --output_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int --temp_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 10 Feb 2025 13:38:34
cmd: /tools/xilinx/Vitis/2024.2/bin/cf2sw -sdsl /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/sdsl.dat -rtd /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/cf2sw.rtd -nofilter /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/cf2sw_full.rtd -xclbin /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/xclbin_orig.xml -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 10 Feb 2025 13:38:38
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 10 Feb 2025 13:38:38
cmd: /tools/xilinx/Vitis/2024.2/bin/vpl -t hw -f xilinx_vck190_base_202420_1 --remote_ip_cache /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/.ipcache --trace_memory DDR --output_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int --log_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/logs/link --report_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/reports/link --config /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/vplConfig.ini -k /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link --no-info --iprepo /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/xo/ip_repo/xilinx_com_hls_harness_1_0 --messageDb /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/run_link/vpl.pb /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/dr.bd.tcl
Vivado Log File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build
misc=BinaryName=harness
[connectivity]
nk=harness:1:harness_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
impl.jobs=8
impl.strategies=Congestion_SpreadLogic_high,Performance_Explore,Performance_Retiming,Performance_WLBlockPlacementFanoutOpt
prop=run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.MAX_DSP=1966
prop=run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING=on

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=harness
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build
--config /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/vplConfig.ini
--connectivity.nk harness:1:harness_1
--input_file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/dr.bd.tcl
--iprepo /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/xo/ip_repo/xilinx_com_hls_harness_1_0
--kernels /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/kernel_info.dat
--log_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/logs/link
--messageDb /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int
--platform xilinx_vck190_base_202420_1
--remote_ip_cache /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/.ipcache
--report_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/reports/link
--target hw
--temp_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link
--trace_memory DDR
--vivado.impl.jobs 8
--vivado.impl.strategies Congestion_SpreadLogic_high,Performance_Explore,Performance_Retiming,Performance_WLBlockPlacementFanoutOpt
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.MAX_DSP=1966
--vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING=on
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_vck190_base_202420_1 
--remote_ip_cache /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/.ipcache 
--trace_memory DDR 
--output_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int 
--log_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/logs/link 
--report_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/reports/link 
--config /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/vplConfig.ini 
-k /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link 
--no-info 
--iprepo /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/xo/ip_repo/xilinx_com_hls_harness_1_0 
--messageDb /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/run_link/vpl.pb 
/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build 
advanced.misc BinaryName=harness 
connectivity.nk harness:1:harness_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.impl.jobs 8 
vivado.impl.strategies Congestion_SpreadLogic_high,Performance_Explore,Performance_Retiming,Performance_WLBlockPlacementFanoutOpt 
vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.MAX_DSP=1966 
vivado.prop run.vitis_design_harness_1_0_synth_1.STEPS.SYNTH_DESIGN.ARGS.GLOBAL_RETIMING=on 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 10 Feb 2025 13:38:52
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 10 February 2025 13:39:05
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 10 February 2025 13:39:05
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:503
   timestamp: 10 February 2025 13:39:05
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:545
   timestamp: 10 February 2025 13:39:05
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2425
   timestamp: 10 February 2025 13:39:40
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/.ipcache
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2435
   timestamp: 10 February 2025 13:39:40
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files vitis_design.bd]
   File: vpl.tcl:198
   timestamp: 10 February 2025 13:39:40
   -----------------------
   VPL internal step: report locked IPs
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3142
   timestamp: 10 February 2025 13:40:36
   -----------------------
   VPL internal step: log initial platform bd
   File: vpl.tcl:205
   timestamp: 10 February 2025 13:40:36
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:228
   timestamp: 10 February 2025 13:40:36
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:245
   timestamp: 10 February 2025 13:43:40
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:291
   timestamp: 10 February 2025 13:43:42
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:303
   timestamp: 10 February 2025 13:43:57
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:313
   timestamp: 10 February 2025 13:43:57
   -----------------------
   VPL internal step: collect BD interface connectivity and update compute units
   File: vpl.tcl:317
   timestamp: 10 February 2025 13:43:57
   -----------------------
   VPL internal step: organizing bd
   File: vpl.tcl:321
   timestamp: 10 February 2025 13:43:57
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:328
   timestamp: 10 February 2025 13:43:57
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files vitis_design.bd]
   File: vpl.tcl:380
   timestamp: 10 February 2025 13:43:59
   -----------------------
   VPL internal step: write_hwdef -force -file /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/system.hdf
   File: vpl.tcl:389
   timestamp: 10 February 2025 13:49:30
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/output/vitis_design_ooc_copy.xdc
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2501
   timestamp: 10 February 2025 13:49:34
   -----------------------
   VPL internal step: add_files /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/output/vitis_design_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:2505
   timestamp: 10 February 2025 13:49:34
   -----------------------
   VPL internal step: collect clock information and write automation summary report
   File: vpl.tcl:394
   timestamp: 10 February 2025 13:49:34
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3922
   timestamp: 10 February 2025 13:49:34
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:430
   timestamp: 10 February 2025 13:49:34
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 10 February 2025 13:49:34
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 10 February 2025 13:49:34
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:438
   timestamp: 10 February 2025 13:49:34
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:501
   timestamp: 10 February 2025 13:49:50
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 8  
   File: vpl.tcl:545
   timestamp: 10 February 2025 13:49:51
   -----------------------
   VPL internal step: generating resource usage report '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/output/resource.json'
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:5445
   timestamp: 10 February 2025 13:53:09
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/output/generated_reports.log'
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3018
   timestamp: 10 February 2025 13:53:09
   -----------------------
   VPL internal step: launched run synth_1
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3041
   timestamp: 10 February 2025 13:53:09
   -----------------------
   VPL internal step: launched run vitis_design_harness_1_0_synth_1
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:3041
   timestamp: 10 February 2025 13:53:09
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 impl_Congestion_SpreadLogic_high impl_Performance_Explore impl_Performance_Retiming impl_Performance_WLBlockPlacementFanoutOpt -to_step write_bitstream -jobs 8  
   File: vpl.tcl:615
   timestamp: 10 February 2025 13:53:09
   -----------------------
   VPL internal step: write_hw_platform -force -fixed    ./vpl_gen_fixed.xsa
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:1958
   timestamp: 10 February 2025 14:16:24
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/output/generated_reports.log'
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:1337
   timestamp: 10 February 2025 14:17:02
   -----------------------
  Multi-strategy Flow: First Timing Closed Implementation Run: impl_1
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/vivado/vpl/.local/ocl_util.tcl:1602
   timestamp: 10 February 2025 14:17:10
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 10 Feb 2025 14:17:15
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 10 Feb 2025 14:17:15
cmd: cf2sw -force-enable-memory DDR -a /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/address_map.xml -sdsl /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/sdsl.dat -xclbin /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/xclbin_orig.xml -rtd /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.rtd -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 10 Feb 2025 14:17:20
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 10 Feb 2025 14:17:20
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 10 Feb 2025 14:17:20
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/system.pdi --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness_xml.rtd --add-section BUILD_METADATA:JSON:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xml --add-section SYSTEM_METADATA:RAW:/home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_vck190_versal_extensible_platform_base_1_0 --output /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 10 Feb 2025 14:17:20
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --quiet --force --info /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xclbin.info --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xclbin
xclbinutilinfo status: success
------------------------------------------
hw completed
timestamp: 10 Feb 2025 14:17:20
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 10 Feb 2025 14:17:20
output: /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/reports/link/system_estimate_harness.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 10 Feb 2025 14:17:20
------------------------------------------
V++ internal step: running xclbinutil to remove section BITSTREAM from /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xclbin to generate /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/light.xclbin
timestamp: 10 Feb 2025 14:17:20
cmd: /tools/xilinx/Vitis/2024.2/bin/xclbinutil --input /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/harness.xclbin --remove-section BITSTREAM -o /home/nv3401/Dokumente/git/belle2/ecl/caloclusternethls/targets/vck190_mve_bad/build/_x/link/int/light.xclbin --quiet --force
V++ internal step status: success
