@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: FX403 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_ram_sdp.vhd":68:20:68:24|Property "block_ram" or "no_rw_check" found for RAM olo_base_fifo_sync_inst.i_ram.mem_v[7:0] with specified coding style. Inferring block RAM.
@N: FX702 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_ram_sdp.vhd":68:20:68:24|Found startup values on RAM instance olo_base_fifo_sync_inst.i_ram.mem_v[7:0]
@N: MO231 :"/home/seb/ecam/robot/open-logic-main/src/base/vhdl/olo_base_fifo_sync.vhd":174:8:174:9|Found counter in view:work.top(rtl) instance olo_base_fifo_sync_inst.r\.WrAddr[4:0] 
@N: MO231 :"/home/seb/ecam/robot/rtl/top/top.vhd":106:8:106:9|Found counter in view:work.top(rtl) instance counter[23:0] 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock main_clk with period 83.33ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
