{
  "top" : "GJC46_edit",
  "ports" : [
     {
        "name": "bitslip_ctrl_n",
        "direction": "input"
     },
     {
        "name": "clkGHz",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "data_i",
        "direction": "input"
     },
     {
        "name": "data_o",
        "direction": "output"
     },
     {
        "name": "enable_n",
        "direction": "input"
     },
     {
        "name": "ready",
        "direction": "output"
     },
     {
        "name": "reset",
        "direction": "input",
        "async_reset": "active_high"
     }
   ]
}
