--- verilog_synth
+++ uhdm_synth
@@ -1,21 +1,21 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-30.10" *)
+(* top =  1  *)
 module uut_forgen02(a, b, cin, y, cout);
-(* src = "dut.sv:5.19-5.20" *)
+(* src = "dut.sv:1.21-1.22" *)
 input [7:0] a;
 wire [7:0] a;
-(* src = "dut.sv:5.22-5.23" *)
+(* src = "dut.sv:1.24-1.25" *)
 input [7:0] b;
 wire [7:0] b;
-(* src = "dut.sv:6.7-6.10" *)
+(* src = "dut.sv:1.27-1.30" *)
 input cin;
 wire cin;
-(* src = "dut.sv:8.20-8.21" *)
+(* src = "dut.sv:1.32-1.33" *)
 output [7:0] y;
 wire [7:0] y;
-(* src = "dut.sv:9.8-9.12" *)
+(* src = "dut.sv:1.35-1.39" *)
 output cout;
 wire cout;
 wire _00_;
@@ -49,27 +49,19 @@
 wire _28_;
 wire _29_;
 wire _30_;
-(* src = "dut.sv:16.14-16.15" *)
 wire [2:0] \adder[0].D ;
-(* src = "dut.sv:16.14-16.15" *)
 (* unused_bits = "2" *)
 wire [2:0] \adder[1].D ;
-(* src = "dut.sv:16.14-16.15" *)
 (* unused_bits = "2" *)
 wire [2:0] \adder[2].D ;
-(* src = "dut.sv:16.14-16.15" *)
 (* unused_bits = "2" *)
 wire [2:0] \adder[3].D ;
-(* src = "dut.sv:16.14-16.15" *)
 (* unused_bits = "2" *)
 wire [2:0] \adder[4].D ;
-(* src = "dut.sv:16.14-16.15" *)
 (* unused_bits = "2" *)
 wire [2:0] \adder[5].D ;
-(* src = "dut.sv:16.14-16.15" *)
 (* unused_bits = "2" *)
 wire [2:0] \adder[6].D ;
-(* src = "dut.sv:16.14-16.15" *)
 (* unused_bits = "2" *)
 wire [2:0] \adder[7].D ;
 (* src = "dut.sv:12.18-12.23" *)
@@ -275,11 +267,11 @@
 .B(cin),
 .Y(y[0])
 );
-assign \adder[7].D [1:0] = { a[7], b[7] };
 assign \adder[6].D [1:0] = { a[6], b[6] };
 assign \adder[5].D [1:0] = { a[5], b[5] };
 assign \adder[4].D [1:0] = { a[4], b[4] };
 assign \adder[3].D [1:0] = { a[3], b[3] };
+assign \adder[7].D [1:0] = { a[7], b[7] };
 assign \adder[2].D [1:0] = { a[2], b[2] };
 assign \adder[1].D [1:0] = { a[1], b[1] };
 assign \adder[0].D  = { cin, a[0], b[0] };
