#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 16 19:43:08 2024
# Process ID: 450616
# Current directory: /home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/vivado.jou
# Running On: lumusen, OS: Linux, CPU Frequency: 3392.845 MHz, CPU Physical cores: 12, Host memory: 33559 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.262 ; gain = 36.867 ; free physical = 9149 ; free virtual = 20891
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/design_1_caravel_0_0.dcp' for cell 'design_1_i/caravel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_ps_0_0/design_1_caravel_ps_0_0.dcp' for cell 'design_1_i/caravel_ps_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/design_1_output_pin_0_0.dcp' for cell 'design_1_i/output_pin_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/design_1_ps_axil_0_0.dcp' for cell 'design_1_i/ps_axil_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.dcp' for cell 'design_1_i/rst_ps7_0_10M'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/design_1_spiflash_0_0.dcp' for cell 'design_1_i/spiflash_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_userdma_0_0/design_1_userdma_0_0.dcp' for cell 'design_1_i/userdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2.dcp' for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1824.934 ; gain = 0.000 ; free physical = 8643 ; free virtual = 20385
INFO: [Netlist 29-17] Analyzing 1535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2606.039 ; gain = 585.828 ; free physical = 7991 ; free virtual = 19732
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_10M_0/design_1_rst_ps7_0_10M_0.xdc] for cell 'design_1_i/rst_ps7_0_10M/U0'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc:54]
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 17 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 49 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2894.180 ; gain = 0.000 ; free physical = 8003 ; free virtual = 19746
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

34 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2894.180 ; gain = 1498.160 ; free physical = 8002 ; free virtual = 19745
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2894.180 ; gain = 0.000 ; free physical = 7977 ; free virtual = 19719

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bfb9e136

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2894.180 ; gain = 0.000 ; free physical = 7960 ; free virtual = 19703

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1bfb9e136

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7680 ; free virtual = 19422

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1bfb9e136

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7680 ; free virtual = 19422
Phase 1 Initialization | Checksum: 1bfb9e136

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7680 ; free virtual = 19422

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1bfb9e136

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7676 ; free virtual = 19418

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1bfb9e136

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7675 ; free virtual = 19417
Phase 2 Timer Update And Timing Data Collection | Checksum: 1bfb9e136

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7675 ; free virtual = 19417

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 51 inverters resulting in an inversion of 333 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 9 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/caravel_0/inst/soc/core/multiregimpl2_regs0_reg
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1481a5eb9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7670 ; free virtual = 19413
Retarget | Checksum: 1481a5eb9
INFO: [Opt 31-389] Phase Retarget created 218 cells and removed 319 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:design_1_i/caravel_0/inst/soc/core/multiregimpl2_regs0_reg
INFO: [Opt 31-138] Pushed 6 inverter(s) to 19 load pin(s).
Phase 4 Constant propagation | Checksum: 17957ab02

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7668 ; free virtual = 19410
Constant propagation | Checksum: 17957ab02
INFO: [Opt 31-389] Phase Constant propagation created 754 cells and removed 1816 cells
INFO: [Opt 31-1021] In phase Constant propagation, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 194970214

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7667 ; free virtual = 19410
Sweep | Checksum: 194970214
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1235 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/csclk_BUFG_inst to drive 571 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/csclk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG_inst to drive 304 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg_0_BUFG_inst to drive 121 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg_0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o[0]_BUFG_inst to drive 104 load(s) on clock net design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o_BUFG[0]
INFO: [Opt 31-194] Inserted BUFG design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG_inst to drive 105 load(s) on clock net design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG_inst to drive 74 load(s) on clock net design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG_inst to drive 47 load(s) on clock net design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/data_ss_reg[31]_i_2_n_0_BUFG_inst to drive 32 load(s) on clock net design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/data_ss_reg[31]_i_2_n_0_BUFG
INFO: [Opt 31-193] Inserted 8 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1b95325bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7667 ; free virtual = 19410
BUFG optimization | Checksum: 1b95325bd
INFO: [Opt 31-662] Phase BUFG optimization created 8 cells of which 8 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/m2s_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2m_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][13]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][14]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][15]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][16]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][17]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][18]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][19]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][1]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][20]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][21]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][22]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][23]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][24]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][25]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][26]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][27]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][29]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][2]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][30]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][31]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][32]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][33]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][34]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][35]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][36]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][37]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][38]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][39]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][3]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][40]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][41]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][42]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][43]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][44]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][45]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][46]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][47]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][48]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][49]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][4]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][50]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][51]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][52]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][53]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][54]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][55]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][56]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][57]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][58]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][59]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][5]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][60]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][61]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][62]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][63]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][6]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][7]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][8]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/SRL_SIG_reg[2][9]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][13]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][14]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][15]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][16]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][17]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][18]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][19]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][1]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][20]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][21]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][22]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][23]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][24]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][25]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][26]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][27]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][28]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][29]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][2]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][30]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][31]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][3]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][4]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][5]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][6]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][7]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][8]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][9]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps_axil_0/inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b95325bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7667 ; free virtual = 19410
Shift Register Optimization | Checksum: 1b95325bd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14aaa66a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7667 ; free virtual = 19410
Post Processing Netlist | Checksum: 14aaa66a1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15f7f6dbf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7664 ; free virtual = 19407

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7666 ; free virtual = 19408
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15f7f6dbf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7666 ; free virtual = 19408
Phase 9 Finalization | Checksum: 15f7f6dbf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7666 ; free virtual = 19408
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             218  |             319  |                                             27  |
|  Constant propagation         |             754  |            1816  |                                             28  |
|  Sweep                        |               0  |            1235  |                                            101  |
|  BUFG optimization            |               8  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15f7f6dbf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7666 ; free virtual = 19408
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2985.984 ; gain = 0.000 ; free physical = 7666 ; free virtual = 19408

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 7 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 24d40554e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7394 ; free virtual = 19137
Ending Power Optimization Task | Checksum: 24d40554e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3371.062 ; gain = 385.078 ; free physical = 7391 ; free virtual = 19134

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14bcf8e08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7378 ; free virtual = 19121
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7378 ; free virtual = 19121
Ending Final Cleanup Task | Checksum: 14bcf8e08

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7378 ; free virtual = 19121

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7378 ; free virtual = 19121
Ending Netlist Obfuscation Task | Checksum: 14bcf8e08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7378 ; free virtual = 19121
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 158 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3371.062 ; gain = 476.883 ; free physical = 7378 ; free virtual = 19121
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7357 ; free virtual = 19101
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7357 ; free virtual = 19101
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7352 ; free virtual = 19099
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7351 ; free virtual = 19099
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7351 ; free virtual = 19099
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7350 ; free virtual = 19098
Write Physdb Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7350 ; free virtual = 19098
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7331 ; free virtual = 19084
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cad21e3b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7331 ; free virtual = 19084
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7331 ; free virtual = 19084

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 70ccb6d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7328 ; free virtual = 19080

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13ca023e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7315 ; free virtual = 19067

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13ca023e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7315 ; free virtual = 19067
Phase 1 Placer Initialization | Checksum: 13ca023e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7315 ; free virtual = 19067

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ce1f771b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7328 ; free virtual = 19080

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d85bdb62

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7326 ; free virtual = 19078

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d85bdb62

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7326 ; free virtual = 19078

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18c402e48

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7320 ; free virtual = 19071

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 996 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 386 nets or LUTs. Breaked 0 LUT, combined 386 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7319 ; free virtual = 19072

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            386  |                   386  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            386  |                   386  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f57fcd72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7319 ; free virtual = 19071
Phase 2.4 Global Placement Core | Checksum: 236a97888

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7317 ; free virtual = 19070
Phase 2 Global Placement | Checksum: 236a97888

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7317 ; free virtual = 19070

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23e4ff6f3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7298 ; free virtual = 19050

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 151366c76

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7298 ; free virtual = 19051

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17c583fd4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7298 ; free virtual = 19050

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c4bc9b45

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7298 ; free virtual = 19050

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 204a4d430

Time (s): cpu = 00:01:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7267 ; free virtual = 19026

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f6bd945e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7268 ; free virtual = 19025

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 157071fbe

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7266 ; free virtual = 19023
Phase 3 Detail Placement | Checksum: 157071fbe

Time (s): cpu = 00:01:02 ; elapsed = 00:00:28 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7266 ; free virtual = 19023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 208f9be4c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.879 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18ce082aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7274 ; free virtual = 19033
INFO: [Place 46-33] Processed net design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 18ce082aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7274 ; free virtual = 19031
Phase 4.1.1.1 BUFG Insertion | Checksum: 208f9be4c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:33 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7277 ; free virtual = 19035

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.879. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 150ebd528

Time (s): cpu = 00:01:17 ; elapsed = 00:00:33 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7277 ; free virtual = 19034

Time (s): cpu = 00:01:17 ; elapsed = 00:00:33 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7277 ; free virtual = 19034
Phase 4.1 Post Commit Optimization | Checksum: 150ebd528

Time (s): cpu = 00:01:17 ; elapsed = 00:00:33 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7284 ; free virtual = 19037

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 150ebd528

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7305 ; free virtual = 19058

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 150ebd528

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7303 ; free virtual = 19056
Phase 4.3 Placer Reporting | Checksum: 150ebd528

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7303 ; free virtual = 19056

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7303 ; free virtual = 19056

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7303 ; free virtual = 19056
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10ec6c9c5

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7303 ; free virtual = 19056
Ending Placer Task | Checksum: c9be077a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7302 ; free virtual = 19055
111 Infos, 158 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7302 ; free virtual = 19055
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7304 ; free virtual = 19056
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7306 ; free virtual = 19059
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7299 ; free virtual = 19062
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7266 ; free virtual = 19060
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7266 ; free virtual = 19060
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7265 ; free virtual = 19060
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7262 ; free virtual = 19060
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7261 ; free virtual = 19060
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7261 ; free virtual = 19060
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7292 ; free virtual = 19059
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 158 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7285 ; free virtual = 19060
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7263 ; free virtual = 19070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7263 ; free virtual = 19070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7263 ; free virtual = 19070
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7260 ; free virtual = 19070
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7259 ; free virtual = 19070
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7259 ; free virtual = 19070
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6f931ae1 ConstDB: 0 ShapeSum: 5a2aec99 RouteDB: 0
Post Restoration Checksum: NetGraph: 856ad78e | NumContArr: 6f185ec5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 279d52b8d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7240 ; free virtual = 19020

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 279d52b8d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7240 ; free virtual = 19020

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 279d52b8d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7240 ; free virtual = 19020

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2873f05e6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7213 ; free virtual = 18992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.824 | TNS=0.000  | WHS=-1.743 | THS=-788.200|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0895206 %
  Global Horizontal Routing Utilization  = 0.0627958 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29705
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29484
  Number of Partially Routed Nets     = 221
  Number of Node Overlaps             = 585

Phase 2 Router Initialization | Checksum: 34ffc6850

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7200 ; free virtual = 18979

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 34ffc6850

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 3371.062 ; gain = 0.000 ; free physical = 7200 ; free virtual = 18979

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1e02ca071

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 3379.277 ; gain = 8.215 ; free physical = 7172 ; free virtual = 18950
Phase 3 Initial Routing | Checksum: 1e02ca071

Time (s): cpu = 00:01:00 ; elapsed = 00:00:28 . Memory (MB): peak = 3379.277 ; gain = 8.215 ; free physical = 7172 ; free virtual = 18950

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2141
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.701 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28cac577c

Time (s): cpu = 00:06:18 ; elapsed = 00:02:34 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6769 ; free virtual = 18549

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.951 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20507bc0c

Time (s): cpu = 00:10:16 ; elapsed = 00:04:33 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 5847 ; free virtual = 17835

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.951 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2e6cc702c

Time (s): cpu = 00:10:43 ; elapsed = 00:04:56 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 5912 ; free virtual = 17855

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.962 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1f4e0283a

Time (s): cpu = 00:11:43 ; elapsed = 00:05:51 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6030 ; free virtual = 17995
Phase 4 Rip-up And Reroute | Checksum: 1f4e0283a

Time (s): cpu = 00:11:43 ; elapsed = 00:05:51 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6031 ; free virtual = 17996

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1386043c8

Time (s): cpu = 00:11:46 ; elapsed = 00:05:52 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6043 ; free virtual = 17994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.962 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1386043c8

Time (s): cpu = 00:11:46 ; elapsed = 00:05:52 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6043 ; free virtual = 17994

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1386043c8

Time (s): cpu = 00:11:46 ; elapsed = 00:05:52 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6043 ; free virtual = 17994
Phase 5 Delay and Skew Optimization | Checksum: 1386043c8

Time (s): cpu = 00:11:46 ; elapsed = 00:05:52 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6043 ; free virtual = 17994

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e87b51df

Time (s): cpu = 00:11:50 ; elapsed = 00:05:53 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6057 ; free virtual = 18008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.962 | TNS=0.000  | WHS=-1.406 | THS=-7.513 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 223f40bd6

Time (s): cpu = 00:11:52 ; elapsed = 00:05:54 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6022 ; free virtual = 17973
Phase 6.1 Hold Fix Iter | Checksum: 223f40bd6

Time (s): cpu = 00:11:52 ; elapsed = 00:05:54 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6022 ; free virtual = 17973

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.962 | TNS=0.000  | WHS=-1.405 | THS=-6.659 |

Phase 6.2 Additional Hold Fix | Checksum: 1eb3e7730

Time (s): cpu = 00:11:57 ; elapsed = 00:05:56 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6023 ; free virtual = 17971

Phase 6.3 Non Free Resource Hold Fix Iter
Phase 6.3 Non Free Resource Hold Fix Iter | Checksum: 1f85eec3e

Time (s): cpu = 00:11:57 ; elapsed = 00:05:56 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6023 ; free virtual = 17971
Phase 6 Post Hold Fix | Checksum: 1f85eec3e

Time (s): cpu = 00:11:57 ; elapsed = 00:05:56 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6022 ; free virtual = 17971

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.82955 %
  Global Horizontal Routing Utilization  = 7.46121 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f85eec3e

Time (s): cpu = 00:11:57 ; elapsed = 00:05:56 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6028 ; free virtual = 17977

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f85eec3e

Time (s): cpu = 00:11:57 ; elapsed = 00:05:56 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6028 ; free virtual = 17976

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d610cd67

Time (s): cpu = 00:12:00 ; elapsed = 00:05:58 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 6032 ; free virtual = 17981

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 22ae10bd5

Time (s): cpu = 00:12:04 ; elapsed = 00:05:59 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 5619 ; free virtual = 17582
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.962 | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22ae10bd5

Time (s): cpu = 00:12:04 ; elapsed = 00:05:59 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 5611 ; free virtual = 17574
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 18988b83e

Time (s): cpu = 00:12:05 ; elapsed = 00:06:00 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 5585 ; free virtual = 17539
Ending Routing Task | Checksum: 18988b83e

Time (s): cpu = 00:12:05 ; elapsed = 00:06:01 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 5585 ; free virtual = 17539

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 158 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:09 ; elapsed = 00:06:02 . Memory (MB): peak = 3811.277 ; gain = 440.215 ; free physical = 5593 ; free virtual = 17547
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5948 ; free virtual = 17912
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 159 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 6003 ; free virtual = 17977
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5984 ; free virtual = 17952
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5934 ; free virtual = 17954
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5934 ; free virtual = 17954
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5936 ; free virtual = 17954
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5934 ; free virtual = 17954
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5933 ; free virtual = 17953
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3883.312 ; gain = 0.000 ; free physical = 5933 ; free virtual = 17953
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/Code/ASoC/new_fsic/fsic_fpga/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu May 16 19:51:03 2024...
