// Seed: 2725461198
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output uwire id_2
);
  wire id_4;
  assign id_2 = {1'b0};
endmodule
module module_1 #(
    parameter id_2 = 32'd31,
    parameter id_5 = 32'd52
) (
    input supply0 id_0,
    input wire id_1,
    input wire _id_2,
    output tri0 id_3
);
  wire [id_2  &  1 : -1] _id_5;
  logic [7:0][-1 : -1  !=?  id_5] id_6[id_5  &  -1 : id_2], id_7, id_8;
  assign id_8 = id_6[id_5];
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3
  );
  logic id_9;
  ;
endmodule
