-- generated by newgenasym Thu Jan 27 10:46:42 2022

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ren_ra4m2 is
    port (    
	AVCC0:     IN     STD_LOGIC;    
	\avss0/vrefl\: IN     STD_LOGIC;    
	P000:      INOUT  STD_LOGIC;    
	P001:      INOUT  STD_LOGIC;    
	P002:      INOUT  STD_LOGIC;    
	P013:      INOUT  STD_LOGIC;    
	P014:      INOUT  STD_LOGIC;    
	P015:      INOUT  STD_LOGIC;    
	P100:      INOUT  STD_LOGIC;    
	P101:      INOUT  STD_LOGIC;    
	P102:      INOUT  STD_LOGIC;    
	P103:      INOUT  STD_LOGIC;    
	P104:      INOUT  STD_LOGIC;    
	\p108/tms/swdio\: INOUT  STD_LOGIC;    
	\p109/tdo/swo\: INOUT  STD_LOGIC;    
	\p110/tdi\: INOUT  STD_LOGIC;    
	P111:      INOUT  STD_LOGIC;    
	P112:      INOUT  STD_LOGIC;    
	P200:      INOUT  STD_LOGIC;    
	\p201/md\: INOUT  STD_LOGIC;    
	P206:      INOUT  STD_LOGIC;    
	P207:      INOUT  STD_LOGIC;    
	\p212/extal\: INOUT  STD_LOGIC;    
	\p213/xtal\: INOUT  STD_LOGIC;    
	\p300/tck/swclk\: INOUT  STD_LOGIC;    
	P301:      INOUT  STD_LOGIC;    
	P302:      INOUT  STD_LOGIC;    
	P402:      INOUT  STD_LOGIC;    
	P407:      INOUT  STD_LOGIC;    
	P408:      INOUT  STD_LOGIC;    
	P409:      INOUT  STD_LOGIC;    
	P500:      INOUT  STD_LOGIC;    
	RES:       IN     STD_LOGIC;    
	USB_DM:    INOUT  STD_LOGIC;    
	USB_DP:    INOUT  STD_LOGIC;    
	VBATT:     IN     STD_LOGIC;    
	VCC:       IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VCC_USB:   IN     STD_LOGIC;    
	VCL:       IN     STD_LOGIC;    
	VREFH:     IN     STD_LOGIC;    
	VREFH0:    INOUT  STD_LOGIC;    
	VREFL0:    INOUT  STD_LOGIC;    
	VSS:       IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VSS_USB:   IN     STD_LOGIC;    
	XCIN:      IN     STD_LOGIC;    
	XCOUT:     OUT    STD_LOGIC);
end ren_ra4m2;
