module logic_ben(
    input logic [2:0] IR11to9, 
    input logic [2:0] nzp_num,
    output logic logic_out
    //output logic PC_mux
);
    always_comb
    begin
        if ((IR11to9[2] & nzp_num[2] == 0) && (IR11to9[1] & nzp_num[1] == 0) && (IR11to9[0] & nzp_num[0] == 0)){
            logic_out = 1'b0;
        } 
        else{
            logic_out = 1'b1;
        }
    end
endmodule


module logic_nzp(
    input logic [15:0] bus,
    output logic [2:0] nzp_in
);
    always_comb
    begin
        if (bus == '0){
            nzp_in = 3'b010;
        }
        else if (bus[15] == 1){
            nzp_in = 3'b100;
        }
        else{
            nzp_in = 3'b001;
        }
    end
endmodule


//RegFile moved to register.sv