INFO - 2023-04-16 20:19:48,501 - jasper - Starting compile
INFO - 2023-04-16 20:19:48,501 - jasper - Adding .gitignore
DEBUG - 2023-04-16 20:19:48,501 - jasper - Vivado compile will be executed.
INFO - 2023-04-16 20:19:48,501 - jasper.toolflow - Starting Toolflow!
INFO - 2023-04-16 20:19:48,501 - jasper.toolflow - Frontend is simulink
INFO - 2023-04-16 20:19:48,501 - jasper.toolflow - Setting compile directory: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb
DEBUG - 2023-04-16 20:19:48,580 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/SNAP
DEBUG - 2023-04-16 20:19:48,581 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/led
DEBUG - 2023-04-16 20:19:48,581 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/led_ctrl
DEBUG - 2023-04-16 20:19:48,582 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/pfb_status
DEBUG - 2023-04-16 20:19:48,582 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/pwr_snapshot/ss0/bram
DEBUG - 2023-04-16 20:19:48,582 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/pwr_snapshot/ss0/ctrl
DEBUG - 2023-04-16 20:19:48,582 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/pwr_snapshot/ss0/status
DEBUG - 2023-04-16 20:19:48,582 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/pwr_snapshot/ss1/bram
DEBUG - 2023-04-16 20:19:48,583 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/pwr_snapshot/ss1/ctrl
DEBUG - 2023-04-16 20:19:48,583 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/pwr_snapshot/ss1/status
DEBUG - 2023-04-16 20:19:48,583 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/shiftreg
DEBUG - 2023-04-16 20:19:48,583 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/snap_adc
DEBUG - 2023-04-16 20:19:48,645 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/sw_trig
DEBUG - 2023-04-16 20:19:48,646 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/sys_ctl
DEBUG - 2023-04-16 20:19:48,646 - jasper.toolflow - Generating Yellow Block: snap_hdl_pfb/ten_gbe
DEBUG - 2023-04-16 20:19:48,649 - jasper.toolflow - Generating Yellow Block: sysgen_ip
DEBUG - 2023-04-16 20:19:48,652 - jasper.toolflow - Inviting block <yellow_blocks.xsg.xsg object at 0x7ff75fbcceb0> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.gpio.gpio object at 0x7ff75fb38700> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb38160> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb380a0> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7ff75fb38070> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb22b50> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb22d00> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7ff75fb22fa0> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb22f10> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb22f70> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb22280> to procreate
DEBUG - 2023-04-16 20:19:48,653 - jasper.toolflow - Inviting block <yellow_blocks.snap_adc.snap_adc object at 0x7ff75fb22d30> to procreate
DEBUG - 2023-04-16 20:19:48,654 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fb22130> to procreate
DEBUG - 2023-04-16 20:19:48,654 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7ff75fab7070> to procreate
DEBUG - 2023-04-16 20:19:48,654 - jasper.toolflow - Inviting block <yellow_blocks.ten_gbe.tengbaser_xilinx_k7 object at 0x7ff75fab7250> to procreate
DEBUG - 2023-04-16 20:19:48,654 - jasper.toolflow - Inviting block <yellow_blocks.ip.ip object at 0x7ff73700e1f0> to procreate
DEBUG - 2023-04-16 20:19:48,654 - jasper.toolflow - Inviting block <yellow_blocks.snap.snap object at 0x7ff736fb9940> to procreate
WARNING - 2023-04-16 20:19:48,655 - jasper.yellowblock - <yellow_blocks.sys_block.sys_block object at 0x7ff75fab7490> doesn't have an attribute 'fullpath'
WARNING - 2023-04-16 20:19:48,656 - jasper.yellowblock - <yellow_blocks.microblaze.microblaze_k7 object at 0x7ff736fc26a0> doesn't have an attribute 'fullpath'
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - Inviting block <yellow_blocks.lmx2581.lmx2581 object at 0x7ff75fab72e0> to procreate
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg_sync.sw_reg_sync object at 0x7ff75fab7940> to procreate
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - Inviting block <yellow_blocks.sys_block.sys_block object at 0x7ff75fab7490> to procreate
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - Inviting block <yellow_blocks.microblaze.microblaze_k7 object at 0x7ff736fc26a0> to procreate
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - SNAP requires adc0_clk
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - SNAP requires adc0_clk90
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - SNAP requires adc0_clk180
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - SNAP requires adc0_clk270
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - snap_adc requires HAD1511_0
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - snap_adc requires HAD1511_1
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - snap_adc requires HAD1511_2
DEBUG - 2023-04-16 20:19:48,656 - jasper.toolflow - lmx2581 requires lmx2581
DEBUG - 2023-04-16 20:19:48,656 - jasper.verilog - Initializing second-layer dictionairies for: default
INFO - 2023-04-16 20:19:48,656 - jasper.toolflow - instantiating user peripherals
INFO - 2023-04-16 20:19:48,656 - jasper.toolflow - top: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/top.v
DEBUG - 2023-04-16 20:19:48,657 - jasper.toolflow - modifying top for obj SNAP
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog - Initializing second-layer dictionairies for: xsg: SNAP
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Signal "sys_clk" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Signal "user_clk" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Signal "user_clk90" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Signal "user_clk180" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Signal "user_clk270" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Signal "sys_clk" already exists
DEBUG - 2023-04-16 20:19:48,657 - jasper.toolflow - modifying top for obj led
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog - Initializing second-layer dictionairies for: gpio: led
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Parameter "CLK_PHASE" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Port "clk" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog - Attempting to add port "clk90" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Port "clk90" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog - Attempting to add port "gateway" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Port "gateway" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Parameter "USE_DELAY" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Parameter "WIDTH" is new
DEBUG - 2023-04-16 20:19:48,657 - jasper.verilog -   Parameter "DDR" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Parameter "REG_IOB" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "io_pad" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "io_pad" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.toolflow - modifying top for obj led_ctrl
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: led_ctrl
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,658 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.toolflow - modifying top for obj pfb_status
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: pfb_status
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,659 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.toolflow - modifying top for obj bram
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Initializing second-layer dictionairies for: bram: pwr_snapshot/ss0/bram
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,660 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,661 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.toolflow - modifying top for obj ctrl
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: pwr_snapshot/ss0/ctrl
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,665 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,666 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.toolflow - modifying top for obj status
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: pwr_snapshot/ss0/status
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,667 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.toolflow - modifying top for obj bram
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Initializing second-layer dictionairies for: bram: pwr_snapshot/ss1/bram
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,668 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.toolflow - modifying top for obj ctrl
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: pwr_snapshot/ss1/ctrl
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,669 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-04-16 20:19:48,670 - jasper.toolflow - modifying top for obj status
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: pwr_snapshot/ss1/status
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,670 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,671 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2023-04-16 20:19:48,671 - jasper.toolflow - modifying top for obj shiftreg
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: shiftreg
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,672 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.toolflow - modifying top for obj snap_adc
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Initializing second-layer dictionairies for: snap_adc: snap_adc
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Parameter "G_NUM_CLOCKS" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Parameter "G_ZDOK_REV" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Parameter "G_NUM_UNITS" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Parameter "ADC_RESOLUTION" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Parameter "ADC_DATA_WIDTH" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "a1" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "a1" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "a2" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "a2" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "a3" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "a3" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "a4" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "a4" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "b1" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "b1" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "b2" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "b2" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "b3" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog -   Port "b3" is new
DEBUG - 2023-04-16 20:19:48,673 - jasper.verilog - Attempting to add port "b4" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "b4" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "c1" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "c1" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "c2" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "c2" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "c3" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "c3" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "c4" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "c4" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "fabric_clk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "fabric_clk" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "fabric_clk_90" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "fabric_clk_90" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "fabric_clk_180" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "fabric_clk_180" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "fabric_clk_270" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "fabric_clk_270" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "reset" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "reset" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "iserdes_bitslip" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "iserdes_bitslip" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "delay_rst" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "delay_rst" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "delay_tap" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog -   Port "delay_tap" is new
DEBUG - 2023-04-16 20:19:48,674 - jasper.verilog - Attempting to add port "snap_req" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "snap_req" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "snap_we" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "snap_we" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "snap_addr" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "snap_addr" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "locked" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "locked" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "demux_mode" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "demux_mode" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "clk_frame_p" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "clk_frame_p" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "clk_frame_n" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "clk_frame_n" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "clk_line_p" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "clk_line_p" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "clk_line_n" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "clk_line_n" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "ser_a_p" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "ser_a_p" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "ser_a_n" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "ser_a_n" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "ser_b_p" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "ser_b_p" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "ser_b_n" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "ser_b_n" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "clk_sel_a" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog -   Port "clk_sel_a" is new
DEBUG - 2023-04-16 20:19:48,675 - jasper.verilog - Attempting to add port "clk_sel_b" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "clk_sel_b" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc_rst_n" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc_rst_n" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc_pd" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc_pd" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Parameter "G_ROACH2_REV" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Parameter "G_ZDOK_REV" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Parameter "G_NUM_UNITS" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Parameter "G_NUM_SCLK_LINES" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Parameter "G_NUM_SDATA_LINES" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn1" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc0_adc3wire_csn1" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn2" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc0_adc3wire_csn2" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn3" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc0_adc3wire_csn3" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn4" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc0_adc3wire_csn4" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc0_adc3wire_sdata" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc0_adc3wire_sdata" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc0_adc3wire_sclk" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc0_adc3wire_sclk" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc1_adc3wire_csn1" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn2" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc1_adc3wire_csn2" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn3" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc1_adc3wire_csn3" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn4" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc1_adc3wire_csn4" is new
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog - Attempting to add port "adc1_adc3wire_sdata" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,676 - jasper.verilog -   Port "adc1_adc3wire_sdata" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc1_adc3wire_sclk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc1_adc3wire_sclk" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc16_reset" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc16_reset" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc16_iserdes_bitslip" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc16_iserdes_bitslip" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc16_delay_rst" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc16_delay_rst" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc16_delay_tap" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc16_delay_tap" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc16_snap_req" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc16_snap_req" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc16_locked" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc16_locked" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "adc16_demux_mode" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "adc16_demux_mode" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,677 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,678 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,679 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Parameter "LOG_USER_WIDTH" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Parameter "USER_ADDR_BITS" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Parameter "N_REGISTERS" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,680 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "user_din" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "user_we" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.toolflow - modifying top for obj sw_trig
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: sw_trig
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,681 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.toolflow - modifying top for obj sys_ctl
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg: sys_ctl
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Parameter "INIT_VAL" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,682 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.toolflow - modifying top for obj ten_gbe
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Initializing second-layer dictionairies for: ten_gbe: ten_gbe
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "refclk_n" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "refclk_n" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "refclk_p" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "refclk_p" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "reset" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "reset" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "dclk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "dclk" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "core_clk156_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "core_clk156_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "xgmii_rx_clk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "xgmii_rx_clk" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "qplloutclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "qplloutclk_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "qplloutrefclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "qplloutrefclk_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "qplllock_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "qplllock_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "areset_clk156_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "areset_clk156_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "txusrclk_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "txusrclk_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "txusrclk2_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "txusrclk2_out" is new
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog - Attempting to add port "gttxreset_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,683 - jasper.verilog -   Port "gttxreset_out" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "gtrxreset_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "gtrxreset_out" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "txuserrdy_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "txuserrdy_out" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "reset_counter_done_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "reset_counter_done_out" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "txclk322" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "txclk322" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "areset" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "areset" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "dclk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "dclk" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "clk156" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "clk156" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "qplloutclk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "qplloutclk" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "qplloutrefclk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "qplloutrefclk" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "qplllock" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "qplllock" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "areset_clk156" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "areset_clk156" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "txusrclk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "txusrclk" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "txusrclk2" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "txusrclk2" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "gttxreset" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "gttxreset" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "gtrxreset" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "gtrxreset" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "txuserrdy" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "txuserrdy" is new
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog - Attempting to add port "reset_counter_done" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,684 - jasper.verilog -   Port "reset_counter_done" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "txclk322" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "txclk322" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "txp" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "txp" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "txn" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "txn" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "rxp" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "rxp" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "rxn" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "rxn" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "signal_detect" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "signal_detect" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "tx_fault" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "tx_fault" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "tx_disable" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "tx_disable" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "tx_disable1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "tx_disable1" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "resetdone" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "resetdone" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "status_vector" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "status_vector" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "pma_pmd_type" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "pma_pmd_type" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "configuration_vector" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "configuration_vector" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "xgmii_txd" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "xgmii_txd" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "xgmii_txc" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "xgmii_txc" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "xgmii_rxd" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog -   Port "xgmii_rxd" is new
DEBUG - 2023-04-16 20:19:48,685 - jasper.verilog - Attempting to add port "xgmii_rxc" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "xgmii_rxc" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "core_status" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "core_status" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "FABRIC_MAC" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "FABRIC_IP" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "FABRIC_PORT" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "FABRIC_GATEWAY" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "FABRIC_ENABLE" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "LARGE_PACKETS" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "RX_DIST_RAM" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "CPU_RX_ENABLE" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "CPU_TX_ENABLE" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Parameter "TTL" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "mgt_txpostemphasis" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "mgt_txpostemphasis" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "mgt_txpreemphasis" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "mgt_txpreemphasis" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "mgt_txdiffctrl" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "mgt_txdiffctrl" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "mgt_rxeqmix" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "mgt_rxeqmix" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "xaui_clk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "xaui_clk" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "xaui_reset" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "xaui_reset" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "xgmii_txd" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "xgmii_txd" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "xgmii_txc" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "xgmii_txc" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "xgmii_rxd" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog -   Port "xgmii_rxd" is new
DEBUG - 2023-04-16 20:19:48,686 - jasper.verilog - Attempting to add port "xgmii_rxc" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "xgmii_rxc" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "xaui_status" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "xaui_status" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "clk" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rst" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rst" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "tx_valid" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "tx_valid" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "tx_afull" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "tx_afull" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "tx_overflow" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "tx_overflow" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "tx_end_of_frame" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "tx_end_of_frame" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "tx_data" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "tx_data" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "tx_dest_ip" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "tx_dest_ip" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "tx_dest_port" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "tx_dest_port" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rx_valid" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rx_valid" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rx_end_of_frame" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rx_end_of_frame" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rx_data" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rx_data" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rx_source_ip" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rx_source_ip" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rx_source_port" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rx_source_port" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rx_bad_frame" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rx_bad_frame" is new
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog - Attempting to add port "rx_overrun" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,687 - jasper.verilog -   Port "rx_overrun" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "rx_overrun_ack" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "rx_overrun_ack" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "rx_ack" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "rx_ack" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "led_up" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "led_up" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "led_rx" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "led_rx" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "led_tx" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "led_tx" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,688 - jasper.toolflow - modifying top for obj sysgen_ip
DEBUG - 2023-04-16 20:19:48,688 - jasper.verilog - Initializing second-layer dictionairies for: ip: sysgen_ip
DEBUG - 2023-04-16 20:19:48,689 - jasper.toolflow - modifying top for obj SNAP
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Initializing second-layer dictionairies for: snap: SNAP
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "sys_clk_buf_n" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "sys_clk_buf_n" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "sys_clk_buf_p" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "sys_clk_buf_p" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "sys_clk0" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "sys_clk0" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "sys_clk180" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "sys_clk180" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "sys_clk270" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "sys_clk270" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "clk_200" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "clk_200" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "sys_rst" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "sys_rst" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "idelay_rdy" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "idelay_rdy" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Signal "sys_clk90" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.toolflow - modifying top for obj lmx2581
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Initializing second-layer dictionairies for: lmx2581: lmx2581_from
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "lmx_clk" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "lmx_clk" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "lmx_data" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "lmx_data" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "lmx_le" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "lmx_le" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "lmx_ce" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "lmx_ce" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "lmx_be" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "lmx_be" is new
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog - Attempting to add port "lmx_muxout" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,689 - jasper.verilog -   Port "lmx_muxout" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.toolflow - modifying top for obj adc16_use_synth
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Initializing second-layer dictionairies for: sw_reg_sync: adc16_use_synth
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,690 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.toolflow - modifying top for obj sys_block0
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Initializing second-layer dictionairies for: sys_block: sys_block0
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Parameter "BOARD_ID" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Parameter "REV_MAJ" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Parameter "REV_MIN" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Parameter "REV_RCS" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2023-04-16 20:19:48,691 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.toolflow - modifying top for obj microblaze0
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Initializing second-layer dictionairies for: microblaze: microblaze0
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "Clk" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "Clk" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "Reset" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "Reset" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "dcm_locked" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "dcm_locked" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "UART_rxd" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "UART_rxd" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "UART_txd" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "UART_txd" is new
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog - Attempting to add port "CYC_O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,692 - jasper.verilog -   Port "CYC_O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "STB_O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "STB_O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "WE_O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "WE_O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "SEL_O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "SEL_O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "ADR_O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "ADR_O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "DAT_O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "DAT_O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "DAT_I" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "DAT_I" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "ACK_I" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "ACK_I" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "RST_O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "RST_O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "ext_intr" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "ext_intr" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "I" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "I" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "O" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "IO" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "IO" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "T" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "T" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "spi_rtl_io0_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "spi_rtl_io0_i" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "spi_rtl_io0_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "spi_rtl_io0_o" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Attempting to add port "spi_rtl_io0_t" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog -   Port "spi_rtl_io0_t" is new
DEBUG - 2023-04-16 20:19:48,693 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "I" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "I" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "O" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "IO" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "IO" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "T" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "T" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "spi_rtl_io1_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "spi_rtl_io1_i" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "spi_rtl_io1_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "spi_rtl_io1_o" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "spi_rtl_io1_t" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "spi_rtl_io1_t" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "I" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "I" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "O" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "IO" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "IO" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "T" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "T" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "spi_rtl_io2_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "spi_rtl_io2_i" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "spi_rtl_io2_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "spi_rtl_io2_o" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "spi_rtl_io2_t" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "spi_rtl_io2_t" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "I" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "I" is new
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog - Attempting to add port "O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,694 - jasper.verilog -   Port "O" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "IO" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "IO" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "T" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "T" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "spi_rtl_io3_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "spi_rtl_io3_i" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "spi_rtl_io3_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "spi_rtl_io3_o" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "spi_rtl_io3_t" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "spi_rtl_io3_t" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "I" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "I" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "O" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "O" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "IO" (parent sig: True, parent port: True)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "IO" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "T" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "T" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "spi_rtl_ss_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "spi_rtl_ss_i" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "spi_rtl_ss_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "spi_rtl_ss_o" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "spi_rtl_ss_t" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "spi_rtl_ss_t" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Signal "mb_intr_v" is new
INFO - 2023-04-16 20:19:48,695 - jasper.toolflow - instantiating user_ip
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Initializing second-layer dictionairies for: usermodule: snap_hdl_pfb_ip
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "clk" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "snap_hdl_pfb_led_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "snap_hdl_pfb_led_ctrl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss0_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,695 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss0_bram_data_out" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss0_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss0_ctrl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss1_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss1_bram_data_out" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss1_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss1_ctrl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_shiftreg_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_shiftreg_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_a1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_a1" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_a2" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_a2" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_a3" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_a3" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_a4" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_a4" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_b1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_b1" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_b2" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_b2" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_b3" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_b3" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_b4" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_b4" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_c1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_c1" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_c2" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_c2" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_c3" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_c3" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_snap_adc_c4" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_snap_adc_c4" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_sw_trig_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_sw_trig_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_sys_ctl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog -   Port "snap_hdl_pfb_sys_ctl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,696 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_led_rx" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_led_rx" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_led_tx" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_led_tx" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_led_up" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_led_up" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_bad_frame" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_bad_frame" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_data" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_data" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_end_of_frame" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_end_of_frame" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_overrun" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_overrun" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_source_ip" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_source_ip" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_source_port" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_source_port" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_valid" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_valid" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_tx_afull" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_tx_afull" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_tx_overflow" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_tx_overflow" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_led_gateway" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_led_gateway" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pfb_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_pfb_status_user_data_in" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss0_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss0_bram_addr" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss0_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss0_bram_data_in" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss0_bram_we" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss0_bram_we" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss0_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss0_status_user_data_in" is new
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss1_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,697 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss1_bram_addr" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss1_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss1_bram_data_in" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss1_bram_we" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss1_bram_we" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_pwr_snapshot_ss1_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_pwr_snapshot_ss1_status_user_data_in" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rst" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rst" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_ack" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_ack" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_rx_overrun_ack" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_rx_overrun_ack" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_tx_data" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_tx_data" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_tx_dest_ip" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_tx_dest_ip" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_tx_dest_port" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_tx_dest_port" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_tx_end_of_frame" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_tx_end_of_frame" is new
DEBUG - 2023-04-16 20:19:48,698 - jasper.verilog - Attempting to add port "snap_hdl_pfb_ten_gbe_tx_valid" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog -   Port "snap_hdl_pfb_ten_gbe_tx_valid" is new
INFO - 2023-04-16 20:19:48,699 - jasper.toolflow - Finalizing top-level design
INFO - 2023-04-16 20:19:48,699 - jasper.toolflow - regenerating top
DEBUG - 2023-04-16 20:19:48,699 - jasper.toolflow - Looking for a max_devices_per_arbiter spec
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance lmx2581_controller
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance snap_bd
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance snap_hdl_pfb_ip
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance snap_infrastructure
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance adc16_interface
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance wb_adc16_controller
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,699 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink_sync
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance sys_block
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance tengbaser_infrastructure
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance tengbaser_phy
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance kat_ten_gb_eth
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Assigning interface 0 (pwr_snapshot_ss0_bram)
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,700 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Assigning interface 0 (pwr_snapshot_ss1_bram)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,701 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Looking for WB slaves for instance lmx2581_controller
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Assigning interface 0 (lmx_ctrl)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,702 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Found new WB slave for instance lmx2581_controller
DEBUG - 2023-04-16 20:19:48,703 - jasper.verilog - Looking for WB slaves for instance snap_bd
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance IOBUF
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance snap_hdl_pfb_ip
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance snap_infrastructure
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance adc16_interface
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Looking for WB slaves for instance wb_adc16_controller
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Assigning interface 0 (adc16_controller)
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,704 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Found new WB slave for instance wb_adc16_controller
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Assigning interface 0 (adc16_wb_ram0)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,705 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Assigning interface 0 (adc16_wb_ram1)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,706 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Assigning interface 0 (adc16_wb_ram2)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,707 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Assigning interface 0 (led_ctrl)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,708 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Assigning interface 0 (pfb_status)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,709 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Assigning interface 0 (pwr_snapshot_ss0_ctrl)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,710 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Assigning interface 0 (pwr_snapshot_ss0_status)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,711 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Assigning interface 0 (pwr_snapshot_ss1_ctrl)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,712 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Assigning interface 0 (pwr_snapshot_ss1_status)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,713 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Assigning interface 0 (shiftreg)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,714 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Assigning interface 0 (sw_trig)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,715 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Assigning interface 0 (sys_ctl)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,716 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink_sync
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Assigning interface 0 (adc16_use_synth)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,717 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink_sync
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Looking for WB slaves for instance sys_block
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Assigning interface 0 (sys)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Found new WB slave for instance sys_block
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Looking for WB slaves for instance tengbaser_infrastructure
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Looking for WB slaves for instance tengbaser_phy
DEBUG - 2023-04-16 20:19:48,718 - jasper.verilog - Looking for WB slaves for instance kat_ten_gb_eth
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Assigning interface 0 (ten_gbe)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog - Found new WB slave for instance kat_ten_gb_eth
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_PWR_SNAPSHOT_SS0_BRAM_WBID0" is new
DEBUG - 2023-04-16 20:19:48,719 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_PWR_SNAPSHOT_SS1_BRAM_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "LMX2581_CONTROLLER_INST_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "WB_ADC16_CONTROLLER_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "ADC16_WB_RAM0_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "ADC16_WB_RAM1_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "ADC16_WB_RAM2_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_LED_CTRL_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_PFB_STATUS_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_PWR_SNAPSHOT_SS0_CTRL_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_PWR_SNAPSHOT_SS0_STATUS_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_PWR_SNAPSHOT_SS1_CTRL_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_PWR_SNAPSHOT_SS1_STATUS_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_SHIFTREG_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_SW_TRIG_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_SYS_CTL_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_ADC_ADC16_USE_SYNTH_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SYS_BLOCK_INST_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "SNAP_HDL_PFB_TEN_GBE_WBID0" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog -   Local Parameter "N_WB_SLAVES" is new
DEBUG - 2023-04-16 20:19:48,720 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Parameter "N_SLAVES" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Parameter "SLAVE_ADDR" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Parameter "SLAVE_HIGH" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Parameter "TIMEOUT" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_cyc_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_cyc_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_stb_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_stb_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_we_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_we_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_sel_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_sel_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_adr_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_adr_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_dat_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_dat_i" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_dat_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_dat_o" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_ack_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_ack_o" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbm_err_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbm_err_o" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbs_cyc_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog -   Port "wbs_cyc_o" is new
DEBUG - 2023-04-16 20:19:48,721 - jasper.verilog - Attempting to add port "wbs_stb_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_stb_o" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Attempting to add port "wbs_we_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_we_o" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Attempting to add port "wbs_sel_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_sel_o" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Attempting to add port "wbs_adr_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_adr_o" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Attempting to add port "wbs_dat_o" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_dat_o" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Attempting to add port "wbs_dat_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_dat_i" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Attempting to add port "wbs_ack_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_ack_i" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Attempting to add port "wbs_err_i" (parent sig: True, parent port: False)
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Port "wbs_err_i" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Signal "wb_clk_i" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Local Parameter "SLAVE_ADDR" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Local Parameter "SLAVE_HIGH" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_pwr_snapshot_ss0_bram
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Adding instance port user_addr as signal snap_hdl_pfb_pwr_snapshot_ss0_bram_addr to top
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss0_bram_addr" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Adding instance port user_din as signal snap_hdl_pfb_pwr_snapshot_ss0_bram_data_in to top
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss0_bram_data_in" is new
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Adding instance port user_we as signal snap_hdl_pfb_pwr_snapshot_ss0_bram_we to top
DEBUG - 2023-04-16 20:19:48,722 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss0_bram_we" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port user_dout as signal snap_hdl_pfb_pwr_snapshot_ss0_bram_data_out to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss0_bram_data_out" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_pwr_snapshot_ss1_bram
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port user_addr as signal snap_hdl_pfb_pwr_snapshot_ss1_bram_addr to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss1_bram_addr" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port user_din as signal snap_hdl_pfb_pwr_snapshot_ss1_bram_data_in to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss1_bram_data_in" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port user_we as signal snap_hdl_pfb_pwr_snapshot_ss1_bram_we to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss1_bram_we" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port user_dout as signal snap_hdl_pfb_pwr_snapshot_ss1_bram_data_out to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss1_bram_data_out" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_led
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port gateway as signal snap_hdl_pfb_led_gateway to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Signal "snap_hdl_pfb_led_gateway" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog - Attempting to add port "gpio_led_0_0_ext" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Port "gpio_led_0_0_ext" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog - Instantiating child ports for lmx2581_controller_inst
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port lmx_clk to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog - Attempting to add port "lmx_clk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Port "lmx_clk" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port lmx_data to top
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog - Attempting to add port "lmx_data" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Port "lmx_data" is new
DEBUG - 2023-04-16 20:19:48,723 - jasper.verilog -   Adding instance port lmx_le to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog - Attempting to add port "lmx_le" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Port "lmx_le" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port lmx_ce to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog - Attempting to add port "lmx_ce" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Port "lmx_ce" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port lmx_be to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog - Attempting to add port "lmx_be" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Port "lmx_be" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port lmx_muxout to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog - Attempting to add port "lmx_muxout" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Port "lmx_muxout" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog - Instantiating child ports for snap_bd_inst
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port Clk as signal wb_clk_i to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Signal "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port Reset as signal wb_rst_i to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Signal "wb_rst_i" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port UART_rxd to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog - Attempting to add port "UART_rxd" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Port "UART_rxd" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port UART_txd to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog - Attempting to add port "UART_txd" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Port "UART_txd" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port CYC_O as signal wbm_cyc_o to top
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Signal "wbm_cyc_o" is new
DEBUG - 2023-04-16 20:19:48,724 - jasper.verilog -   Adding instance port STB_O as signal wbm_stb_o to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_stb_o" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port WE_O as signal wbm_we_o  to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_we_o" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port SEL_O as signal wbm_sel_o to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_sel_o" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port ADR_O as signal wbm_adr_o to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_adr_o" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port DAT_O as signal wbm_dat_o to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_dat_o" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port DAT_I as signal wbm_dat_i to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_dat_i" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port ACK_I as signal wbm_ack_i to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_ack_i" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port RST_O as signal wbm_rst_o to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "wbm_rst_o" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port ext_intr as signal mb_intr to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "mb_intr" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port spi_rtl_io0_i as signal spi_rtl_io0_i to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "spi_rtl_io0_i" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port spi_rtl_io0_o as signal spi_rtl_io0_o to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "spi_rtl_io0_o" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port spi_rtl_io0_t as signal spi_rtl_io0_t to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "spi_rtl_io0_t" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port spi_rtl_io1_i as signal spi_rtl_io1_i to top
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Signal "spi_rtl_io1_i" is new
DEBUG - 2023-04-16 20:19:48,725 - jasper.verilog -   Adding instance port spi_rtl_io1_o as signal spi_rtl_io1_o to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io1_o" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_io1_t as signal spi_rtl_io1_t to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io1_t" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_io2_i as signal spi_rtl_io2_i to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io2_i" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_io2_o as signal spi_rtl_io2_o to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io2_o" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_io2_t as signal spi_rtl_io2_t to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io2_t" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_io3_i as signal spi_rtl_io3_i to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io3_i" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_io3_o as signal spi_rtl_io3_o to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io3_o" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_io3_t as signal spi_rtl_io3_t to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io3_t" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_ss_i as signal spi_rtl_ss_i to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_ss_i" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_ss_o as signal spi_rtl_ss_o to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_ss_o" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port spi_rtl_ss_t as signal spi_rtl_ss_t to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_ss_t" is new
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog - Instantiating child ports for spi_rtl_io0_inst
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Adding instance port I as signal spi_rtl_io0_o to top
DEBUG - 2023-04-16 20:19:48,726 - jasper.verilog -   Signal "spi_rtl_io0_o" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port O as signal spi_rtl_io0_i to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Signal "spi_rtl_io0_i" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port IO to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog - Attempting to add port "spi_rtl_io0" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Port "spi_rtl_io0" is new
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port T as signal spi_rtl_io0_t to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Signal "spi_rtl_io0_t" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog - Instantiating child ports for spi_rtl_io1_inst
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port I as signal spi_rtl_io1_o to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Signal "spi_rtl_io1_o" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port O as signal spi_rtl_io1_i to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Signal "spi_rtl_io1_i" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port IO to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog - Attempting to add port "spi_rtl_io1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Port "spi_rtl_io1" is new
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port T as signal spi_rtl_io1_t to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Signal "spi_rtl_io1_t" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog - Instantiating child ports for spi_rtl_io2_inst
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port I as signal spi_rtl_io2_o to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Signal "spi_rtl_io2_o" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port O as signal spi_rtl_io2_i to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Signal "spi_rtl_io2_i" already exists
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port IO to top
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog - Attempting to add port "spi_rtl_io2" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Port "spi_rtl_io2" is new
DEBUG - 2023-04-16 20:19:48,727 - jasper.verilog -   Adding instance port T as signal spi_rtl_io2_t to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Signal "spi_rtl_io2_t" already exists
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog - Instantiating child ports for spi_rtl_io3_inst
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port I as signal spi_rtl_io3_o to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Signal "spi_rtl_io3_o" already exists
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port O as signal spi_rtl_io3_i to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Signal "spi_rtl_io3_i" already exists
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port IO to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog - Attempting to add port "spi_rtl_io3" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Port "spi_rtl_io3" is new
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port T as signal spi_rtl_io3_t to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Signal "spi_rtl_io3_t" already exists
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog - Instantiating child ports for spi_rtl_ss_inst
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port I as signal spi_rtl_ss_o to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Signal "spi_rtl_ss_o" already exists
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port O as signal spi_rtl_ss_i to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Signal "spi_rtl_ss_i" already exists
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port IO to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog - Attempting to add port "spi_rtl_ss" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Port "spi_rtl_ss" is new
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port T as signal spi_rtl_ss_t to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Signal "spi_rtl_ss_t" already exists
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_ip_inst
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog - Instantiating child ports for snap_infrastructure_inst
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Adding instance port sys_clk_buf_n to top
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog - Attempting to add port "sys_clk_n" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,728 - jasper.verilog -   Port "sys_clk_n" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port sys_clk_buf_p to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog - Attempting to add port "sys_clk_p" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Port "sys_clk_p" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port sys_clk0 as signal sys_clk    to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "sys_clk" already exists
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port sys_clk180 as signal sys_clk180 to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "sys_clk180" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port sys_clk270 as signal sys_clk270 to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "sys_clk270" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port clk_200 as signal clk_200    to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "clk_200" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port sys_rst as signal sys_rst    to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "sys_rst" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port idelay_rdy as signal idelay_rdy to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "idelay_rdy" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_snap_adc
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port a1 as signal snap_hdl_pfb_snap_adc_a1 to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_a1" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port a2 as signal snap_hdl_pfb_snap_adc_a2 to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_a2" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port a3 as signal snap_hdl_pfb_snap_adc_a3 to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_a3" is new
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Adding instance port a4 as signal snap_hdl_pfb_snap_adc_a4 to top
DEBUG - 2023-04-16 20:19:48,729 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_a4" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port b1 as signal snap_hdl_pfb_snap_adc_b1 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_b1" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port b2 as signal snap_hdl_pfb_snap_adc_b2 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_b2" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port b3 as signal snap_hdl_pfb_snap_adc_b3 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_b3" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port b4 as signal snap_hdl_pfb_snap_adc_b4 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_b4" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port c1 as signal snap_hdl_pfb_snap_adc_c1 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_c1" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port c2 as signal snap_hdl_pfb_snap_adc_c2 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_c2" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port c3 as signal snap_hdl_pfb_snap_adc_c3 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_c3" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port c4 as signal snap_hdl_pfb_snap_adc_c4 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "snap_hdl_pfb_snap_adc_c4" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port fabric_clk as signal adc0_clk to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "adc0_clk" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port fabric_clk_90 as signal adc0_clk90 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "adc0_clk90" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port fabric_clk_180 as signal adc0_clk180 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "adc0_clk180" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port fabric_clk_270 as signal adc0_clk270 to top
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Signal "adc0_clk270" is new
DEBUG - 2023-04-16 20:19:48,730 - jasper.verilog -   Adding instance port reset as signal adc16_reset to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_reset" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port iserdes_bitslip as signal adc16_iserdes_bitslip to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_iserdes_bitslip" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port delay_rst as signal adc16_delay_rst to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_delay_rst" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port delay_tap as signal adc16_delay_tap to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_delay_tap" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port snap_req as signal adc16_snap_req to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_snap_req" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port snap_we as signal adc16_snap_we to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_snap_we" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port snap_addr as signal adc16_snap_addr to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_snap_addr" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port locked as signal adc16_locked to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_locked" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port demux_mode as signal adc16_demux_mode to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Signal "adc16_demux_mode" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port clk_line_p to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog - Attempting to add port "adc16_clk_line_p" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Port "adc16_clk_line_p" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port clk_line_n to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog - Attempting to add port "adc16_clk_line_n" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Port "adc16_clk_line_n" is new
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog -   Adding instance port ser_a_p to top
DEBUG - 2023-04-16 20:19:48,731 - jasper.verilog - Attempting to add port "adc16_ser_a_p" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc16_ser_a_p" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port ser_a_n to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc16_ser_a_n" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc16_ser_a_n" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port ser_b_p to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc16_ser_b_p" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc16_ser_b_p" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port ser_b_n to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc16_ser_b_n" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc16_ser_b_n" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Instantiating child ports for wb_adc16_controller
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port adc0_adc3wire_csn1 to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc0_adc3wire_csn1" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port adc0_adc3wire_csn2 to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn2" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc0_adc3wire_csn2" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port adc0_adc3wire_csn3 to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn3" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc0_adc3wire_csn3" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port adc0_adc3wire_sdata to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc0_adc3wire_sdata" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc0_adc3wire_sdata" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port adc0_adc3wire_sclk to top
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog - Attempting to add port "adc0_adc3wire_sclk" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Port "adc0_adc3wire_sclk" is new
DEBUG - 2023-04-16 20:19:48,732 - jasper.verilog -   Adding instance port adc16_reset as signal adc16_reset to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_reset" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port adc16_iserdes_bitslip as signal adc16_iserdes_bitslip to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_iserdes_bitslip" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port adc16_delay_rst as signal adc16_delay_rst to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_delay_rst" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port adc16_delay_tap as signal adc16_delay_tap to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_delay_tap" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port adc16_snap_req as signal adc16_snap_req to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_snap_req" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port adc16_locked as signal adc16_locked to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_locked" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port adc16_demux_mode as signal adc16_demux_mode to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_demux_mode" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog - Instantiating child ports for adc16_wb_ram0
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_snap_addr" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_snap_we" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog - Instantiating child ports for adc16_wb_ram1
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_snap_addr" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_snap_we" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog - Instantiating child ports for adc16_wb_ram2
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Signal "adc16_snap_addr" already exists
DEBUG - 2023-04-16 20:19:48,733 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "adc16_snap_we" already exists
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_led_ctrl
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_out as signal snap_hdl_pfb_led_ctrl_user_data_out to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_led_ctrl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_pfb_status
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_in as signal snap_hdl_pfb_pfb_status_user_data_in to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_pfb_status_user_data_in" is new
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_pwr_snapshot_ss0_ctrl
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_out as signal snap_hdl_pfb_pwr_snapshot_ss0_ctrl_user_data_out to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss0_ctrl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_pwr_snapshot_ss0_status
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_in as signal snap_hdl_pfb_pwr_snapshot_ss0_status_user_data_in to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss0_status_user_data_in" is new
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_pwr_snapshot_ss1_ctrl
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_out as signal snap_hdl_pfb_pwr_snapshot_ss1_ctrl_user_data_out to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss1_ctrl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_pwr_snapshot_ss1_status
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_in as signal snap_hdl_pfb_pwr_snapshot_ss1_status_user_data_in to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_pwr_snapshot_ss1_status_user_data_in" is new
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_shiftreg
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_out as signal snap_hdl_pfb_shiftreg_user_data_out to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_shiftreg_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_sw_trig
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Adding instance port user_data_out as signal snap_hdl_pfb_sw_trig_user_data_out to top
DEBUG - 2023-04-16 20:19:48,734 - jasper.verilog -   Signal "snap_hdl_pfb_sw_trig_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_sys_ctl
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port user_data_out as signal snap_hdl_pfb_sys_ctl_user_data_out to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Signal "snap_hdl_pfb_sys_ctl_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog - Instantiating child ports for snap_adc_adc16_use_synth
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port user_data_out as signal snap_adc_adc16_use_synth_user_data_out to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Signal "snap_adc_adc16_use_synth_user_data_out" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog - Instantiating child ports for sys_block_inst
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog - Instantiating child ports for tengbaser_infra0_inst
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port refclk_n to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog - Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Port "ref_clk_n0" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port refclk_p to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog - Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Port "ref_clk_p0" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port dclk as signal dclk0 to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Signal "dclk0" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port core_clk156_out as signal core_clk_156_0 to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Signal "core_clk_156_0" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port xgmii_rx_clk as signal xgmii_rx_clk0 to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Signal "xgmii_rx_clk0" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port qplloutclk_out as signal qplloutclk_out0         to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Signal "qplloutclk_out0" is new
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Adding instance port qplloutrefclk_out as signal qplloutrefclk_out0      to top
DEBUG - 2023-04-16 20:19:48,735 - jasper.verilog -   Signal "qplloutrefclk_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port qplllock_out as signal qplllock_out0           to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "qplllock_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port areset_clk156_out as signal areset_clk156_out0      to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "areset_clk156_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port txusrclk_out as signal txusrclk_out0           to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "txusrclk_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port txusrclk2_out as signal txusrclk2_out0          to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "txusrclk2_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port gttxreset_out as signal gttxreset_out0          to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "gttxreset_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port gtrxreset_out as signal gtrxreset_out0          to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "gtrxreset_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port txuserrdy_out as signal txuserrdy_out0          to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "txuserrdy_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port reset_counter_done_out as signal reset_counter_done_out0 to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "reset_counter_done_out0" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port txclk322 as signal txclk322_1 to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "txclk322_1" is new
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog - Instantiating child ports for tengbaser_phy1
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port areset as signal sys_rst to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "sys_rst" already exists
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port dclk as signal dclk0 to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "dclk0" already exists
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Adding instance port clk156 as signal core_clk_156_0 to top
DEBUG - 2023-04-16 20:19:48,736 - jasper.verilog -   Signal "core_clk_156_0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port qplloutclk as signal qplloutclk_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "qplloutclk_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port qplloutrefclk as signal qplloutrefclk_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "qplloutrefclk_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port qplllock as signal qplllock_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "qplllock_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port areset_clk156 as signal areset_clk156_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "areset_clk156_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port txusrclk as signal txusrclk_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "txusrclk_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port txusrclk2 as signal txusrclk2_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "txusrclk2_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port gttxreset as signal gttxreset_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "gttxreset_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port gtrxreset as signal gtrxreset_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "gtrxreset_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port txuserrdy as signal txuserrdy_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "txuserrdy_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port reset_counter_done as signal reset_counter_done_out0 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "reset_counter_done_out0" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port txclk322 as signal txclk322_1 to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Signal "txclk322_1" already exists
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port txp to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog - Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Port "mgt_tx_p1" is new
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Adding instance port txn to top
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog - Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,737 - jasper.verilog -   Port "mgt_tx_n1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port rxp to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog - Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Port "mgt_rx_p1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port rxn to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog - Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Port "mgt_rx_n1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port signal_detect as signal signal_detect1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "signal_detect1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port tx_fault as signal tx_fault1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "tx_fault1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port tx_disable as signal tx_disable1_int to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "tx_disable1_int" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port resetdone as signal resetdone1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "resetdone1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port xgmii_txd as signal xgmii_txd1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "xgmii_txd1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port xgmii_txc as signal xgmii_txc1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "xgmii_txc1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "xgmii_rxd1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "xgmii_rxc1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Adding instance port core_status as signal xaui_status1 to top
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog -   Signal "xaui_status1" is new
DEBUG - 2023-04-16 20:19:48,738 - jasper.verilog - Instantiating child ports for snap_hdl_pfb_ten_gbe
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "mgt_txpostemphasis1" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "mgt_txpreemphasis1" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "mgt_txdiffctrl1" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "mgt_rxeqmix1" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port xaui_clk as signal core_clk_156_0 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "core_clk_156_0" already exists
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port xgmii_txd as signal xgmii_txd1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "xgmii_txd1" already exists
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port xgmii_txc as signal xgmii_txc1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "xgmii_txc1" already exists
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "xgmii_rxd1" already exists
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "xgmii_rxc1" already exists
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port xaui_status as signal xaui_status1 to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "xaui_status1" already exists
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port rst as signal snap_hdl_pfb_ten_gbe_rst to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rst" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port tx_valid as signal snap_hdl_pfb_ten_gbe_tx_valid to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_tx_valid" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port tx_afull as signal snap_hdl_pfb_ten_gbe_tx_afull to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_tx_afull" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port tx_overflow as signal snap_hdl_pfb_ten_gbe_tx_overflow to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_tx_overflow" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port tx_end_of_frame as signal snap_hdl_pfb_ten_gbe_tx_end_of_frame to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_tx_end_of_frame" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port tx_data as signal snap_hdl_pfb_ten_gbe_tx_data to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_tx_data" is new
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Adding instance port tx_dest_ip as signal snap_hdl_pfb_ten_gbe_tx_dest_ip to top
DEBUG - 2023-04-16 20:19:48,739 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_tx_dest_ip" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port tx_dest_port as signal snap_hdl_pfb_ten_gbe_tx_dest_port to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_tx_dest_port" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_valid as signal snap_hdl_pfb_ten_gbe_rx_valid to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_valid" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_end_of_frame as signal snap_hdl_pfb_ten_gbe_rx_end_of_frame to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_end_of_frame" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_data as signal snap_hdl_pfb_ten_gbe_rx_data to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_data" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_source_ip as signal snap_hdl_pfb_ten_gbe_rx_source_ip to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_source_ip" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_source_port as signal snap_hdl_pfb_ten_gbe_rx_source_port to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_source_port" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_bad_frame as signal snap_hdl_pfb_ten_gbe_rx_bad_frame to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_bad_frame" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_overrun as signal snap_hdl_pfb_ten_gbe_rx_overrun to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_overrun" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_overrun_ack as signal snap_hdl_pfb_ten_gbe_rx_overrun_ack to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_overrun_ack" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port rx_ack as signal snap_hdl_pfb_ten_gbe_rx_ack to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_rx_ack" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port led_up as signal snap_hdl_pfb_ten_gbe_led_up to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_led_up" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port led_rx as signal snap_hdl_pfb_ten_gbe_led_rx to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_led_rx" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port led_tx as signal snap_hdl_pfb_ten_gbe_led_tx to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "snap_hdl_pfb_ten_gbe_led_tx" is new
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog - Instantiating child ports for wbs_arbiter_inst
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port wb_clk_i as signal wb_clk_i to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "wb_clk_i" already exists
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Adding instance port wb_rst_i as signal wb_rst_i to top
DEBUG - 2023-04-16 20:19:48,740 - jasper.verilog -   Signal "wb_rst_i" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_cyc_i as signal wbm_cyc_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_cyc_o" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_stb_i as signal wbm_stb_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_stb_o" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_we_i as signal wbm_we_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_we_o" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_sel_i as signal wbm_sel_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_sel_o" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_adr_i as signal wbm_adr_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_adr_o" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_dat_i as signal wbm_dat_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_dat_o" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_dat_o as signal wbm_dat_i to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_dat_i" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_ack_o as signal wbm_ack_i to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_ack_i" already exists
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbm_err_o as signal wbm_err_i to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbm_err_i" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_cyc_o as signal wbs_cyc_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbs_cyc_o" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_stb_o as signal wbs_stb_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbs_stb_o" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_we_o as signal wbs_we_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbs_we_o" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_sel_o as signal wbs_sel_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbs_sel_o" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_adr_o as signal wbs_adr_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbs_adr_o" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_dat_o as signal wbs_dat_o to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbs_dat_o" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_dat_i as signal wbs_dat_i to top
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Signal "wbs_dat_i" is new
DEBUG - 2023-04-16 20:19:48,741 - jasper.verilog -   Adding instance port wbs_ack_i as signal wbs_ack_i to top
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog -   Signal "wbs_ack_i" is new
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog -   Adding instance port wbs_err_i as signal wbs_err_i to top
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog -   Signal "wbs_err_i" is new
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port gpio_led_0_0_ext
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port lmx_muxout
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port lmx_be
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port lmx_ce
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port lmx_clk
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port lmx_data
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port lmx_le
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port UART_rxd
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port spi_rtl_io0
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port spi_rtl_io1
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port spi_rtl_io2
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port spi_rtl_io3
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port spi_rtl_ss
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port UART_txd
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port sys_clk_n
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port sys_clk_p
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc16_clk_line_n
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc16_clk_line_p
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc16_ser_a_n
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc16_ser_a_p
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc16_ser_b_n
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc16_ser_b_p
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc0_adc3wire_csn1
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc0_adc3wire_csn2
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc0_adc3wire_csn3
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc0_adc3wire_sclk
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc0_adc3wire_sdata
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc_pd
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port adc_rst_n
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port clk_sel_a
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port clk_sel_b
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port mgt_rx_n1
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port mgt_rx_p1
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port ref_clk_n0
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port ref_clk_p0
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port mgt_tx_n1
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port mgt_tx_p1
DEBUG - 2023-04-16 20:19:48,742 - jasper.verilog - Generating port tx_disable1
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - i: 39 n_ports: 38
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss0_bram_addr
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss0_bram_data_in
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss0_bram_data_out
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss0_bram_we
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss1_bram_addr
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss1_bram_data_in
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss1_bram_data_out
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss1_bram_we
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_led_gateway
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal mb_intr
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal mb_intr_v
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io0_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io0_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io0_t
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io1_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io1_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io1_t
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io2_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io2_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io2_t
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io3_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io3_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_io3_t
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_ss_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_ss_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal spi_rtl_ss_t
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wb_rst_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_ack_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_adr_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_cyc_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_dat_i
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_dat_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_rst_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_sel_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_stb_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal wbm_we_o
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal clk_200
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal idelay_rdy
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal sys_clk180
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal sys_clk270
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal sys_clk90
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal sys_rst
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal adc0_clk
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal adc0_clk180
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal adc0_clk270
DEBUG - 2023-04-16 20:19:48,743 - jasper.verilog - Writing verilog for signal adc0_clk90
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_delay_rst
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_delay_tap
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_demux_mode
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_iserdes_bitslip
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_locked
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_reset
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_snap_addr
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_snap_req
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal adc16_snap_we
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_a1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_a2
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_a3
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_a4
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_b1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_b2
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_b3
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_b4
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_c1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_c2
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_c3
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_snap_adc_c4
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_led_ctrl_user_data_out
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pfb_status_user_data_in
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss0_ctrl_user_data_out
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss0_status_user_data_in
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss1_ctrl_user_data_out
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_pwr_snapshot_ss1_status_user_data_in
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_shiftreg_user_data_out
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_sw_trig_user_data_out
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_sys_ctl_user_data_out
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_adc_adc16_use_synth_user_data_out
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal areset_clk156_out0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal core_clk_156_0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal dclk0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal gtrxreset_out0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal gttxreset_out0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal mgt_rxeqmix1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal mgt_txdiffctrl1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal mgt_txpostemphasis1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal mgt_txpreemphasis1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal qplllock_out0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal qplloutclk_out0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal qplloutrefclk_out0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal reset_counter_done_out0
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal resetdone1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal signal_detect1
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_led_rx
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_led_tx
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_led_up
DEBUG - 2023-04-16 20:19:48,744 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rst
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_ack
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_bad_frame
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_data
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_end_of_frame
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_overrun
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_overrun_ack
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_source_ip
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_source_port
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_rx_valid
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_tx_afull
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_tx_data
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_tx_dest_ip
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_tx_dest_port
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_tx_end_of_frame
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_tx_overflow
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal snap_hdl_pfb_ten_gbe_tx_valid
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal tx_disable1_int
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal tx_fault1
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal txclk322_1
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal txuserrdy_out0
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal txusrclk2_out0
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal txusrclk_out0
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal xaui_status1
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal xgmii_rx_clk0
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal xgmii_rxc1
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal xgmii_rxd1
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal xgmii_txc1
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal xgmii_txd1
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wb_clk_i
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbm_err_i
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_ack_i
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_adr_o
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_cyc_o
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_dat_i
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_dat_o
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_err_i
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_sel_o
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_stb_o
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal wbs_we_o
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal sys_clk
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal user_clk
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal user_clk180
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal user_clk270
DEBUG - 2023-04-16 20:19:48,745 - jasper.verilog - Writing verilog for signal user_clk90
INFO - 2023-04-16 20:19:48,746 - jasper.toolflow - Dumping pickle of top-level Verilog module
INFO - 2023-04-16 20:19:48,747 - jasper.toolflow - generating auxiliary HDL
INFO - 2023-04-16 20:19:48,747 - jasper.toolflow - Generating yellow block custom hdl files
INFO - 2023-04-16 20:19:48,747 - jasper.toolflow - Extracting constraints from peripherals
INFO - 2023-04-16 20:19:48,747 - jasper.toolflow - Getting constraints for block SNAP
INFO - 2023-04-16 20:19:48,747 - jasper.toolflow - Getting constraints for block led
DEBUG - 2023-04-16 20:19:48,747 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,747 - jasper.toolflow.constraints -   portname: gpio_led_0_0_ext
DEBUG - 2023-04-16 20:19:48,747 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2023-04-16 20:19:48,747 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2023-04-16 20:19:48,747 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,747 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_0_0_ext[*]}]
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - New set max delay constraint
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_0_0_ext[*]}]
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - constraint delay: 1.0
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - New false path constraint
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - source path: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - destination path: [get_ports {gpio_led_0_0_ext[*]}]
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block led_ctrl
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block pfb_status
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block bram
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block status
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block bram
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block ctrl
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block status
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block shiftreg
INFO - 2023-04-16 20:19:48,748 - jasper.toolflow - Getting constraints for block snap_adc
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn1
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn2
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn3
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2023-04-16 20:19:48,748 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup_index: 2
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   portname: adc0_adc3wire_sdata
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup: adc_sdata
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   portname: adc0_adc3wire_sclk
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup: adc_sclk
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   portname: adc16_clk_line_p
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup: adc_lclkp
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   portname: adc16_clk_line_n
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup: adc_lclkn
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,749 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-04-16 20:19:48,750 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,751 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   portname: clk_sel_a
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup: clk_sel_a
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   portname: clk_sel_b
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup: clk_sel_b
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   portname: adc_rst_n
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup: adc_rst_n
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   portname: adc_pd
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup: adc_pd
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - clock signal: adc16_clk_line_p
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - name: adc_clk
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - freq: 500.0
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - period: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - port_en: True
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2023-04-16 20:19:48,752 - jasper.toolflow.constraints - virtual_en: False
INFO - 2023-04-16 20:19:48,752 - jasper.toolflow - Getting constraints for block sw_trig
INFO - 2023-04-16 20:19:48,752 - jasper.toolflow - Getting constraints for block sys_ctl
INFO - 2023-04-16 20:19:48,752 - jasper.toolflow - Getting constraints for block ten_gbe
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   portname: ref_clk_p0
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup: eth_clk_p
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   portname: ref_clk_n0
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup: eth_clk_n
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   portname: mgt_tx_p1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup: mgt_tx_p
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   portname: mgt_tx_n1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup: mgt_tx_n
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   portname: mgt_rx_p1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup: mgt_rx_p
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   portname: mgt_rx_n1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup: mgt_rx_n
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2023-04-16 20:19:48,753 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - clock signal: ref_clk_p0
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - name: ethclk0
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - freq: 156.25
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - period: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - port_en: True
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   portname: tx_disable1
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iogroup: sfp_disable
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   diff_term: None
INFO - 2023-04-16 20:19:48,754 - jasper.toolflow - Getting constraints for block sysgen_ip
INFO - 2023-04-16 20:19:48,754 - jasper.toolflow - Getting constraints for block SNAP
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   portname: sys_clk_n
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iogroup: sys_clk_n
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   portname: sys_clk_p
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iogroup: sys_clk_p
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - clock signal: sys_clk_p
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - name: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - freq: None
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - period: 5.0
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - port_en: True
DEBUG - 2023-04-16 20:19:48,754 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - virtual_en: False
INFO - 2023-04-16 20:19:48,755 - jasper.toolflow - Getting constraints for block lmx2581
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   portname: lmx_clk
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup: lmx2581_clk
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   portname: lmx_data
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup: lmx2581_data
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   portname: lmx_le
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup: lmx2581_le
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   portname: lmx_ce
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup: lmx2581_ce
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   portname: lmx_be
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup: lmx2581_be
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   portname: lmx_muxout
DEBUG - 2023-04-16 20:19:48,755 - jasper.toolflow.constraints -   iogroup: lmx2581_muxout
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   diff_term: None
INFO - 2023-04-16 20:19:48,756 - jasper.toolflow - Getting constraints for block adc16_use_synth
INFO - 2023-04-16 20:19:48,756 - jasper.toolflow - Getting constraints for block sys_block0
INFO - 2023-04-16 20:19:48,756 - jasper.toolflow - Getting constraints for block microblaze0
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   portname: UART_rxd
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup: usb_tx
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   portname: UART_txd
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup: usb_rx
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   portname: spi_rtl_io0
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup: spi_flash_data
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   portname: spi_rtl_io1
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup: spi_flash_data
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup_index: [1]
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   portname: spi_rtl_io2
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup: spi_flash_data
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   iogroup_index: [2]
DEBUG - 2023-04-16 20:19:48,756 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   portname: spi_rtl_io3
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   iogroup: spi_flash_data
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   iogroup_index: [3]
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   diff_term: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   portname: spi_rtl_ss
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   iogroup: spi_flash_csn
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   loc: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   drive_strength: None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints -   diff_term: None
INFO - 2023-04-16 20:19:48,757 - jasper.toolflow - Generating physical constraints
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Attempting to get physical constraints for port gpio_led_0_0_ext on led 
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin loc: gpio_led_0_0_ext C13
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin iostd: gpio_led_0_0_ext LVCMOS25
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin drive_strength: gpio_led_0_0_ext None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn1 on adc_csn 
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn1 AF3
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn1 LVCMOS18
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_csn1 None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn2 on adc_csn 
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn2 AF10
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn2 LVCMOS18
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_csn2 None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn3 on adc_csn 
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn3 V14
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn3 LVCMOS18
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_csn3 None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_sdata on adc_sdata 
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata AF2
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sdata None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata AF9
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sdata None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata W14
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sdata None
DEBUG - 2023-04-16 20:19:48,757 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_sclk on adc_sclk 
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk M17
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sclk None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk L18
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sclk None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk K16
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc0_adc3wire_sclk None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_clk_line_p on adc_lclkp 
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_clk_line_p AA3
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_clk_line_p LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_clk_line_p None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_clk_line_n on adc_lclkn 
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_clk_line_n AA2
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_clk_line_n LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_clk_line_n None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc0_out 
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V2
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p W6
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V3
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AD6
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc0_out 
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n V1
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n W5
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n W3
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AD5
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc0_out 
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p U2
DEBUG - 2023-04-16 20:19:48,758 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p U7
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p Y3
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AD4
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc0_out 
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n U1
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n V6
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n Y2
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD3
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc1_out 
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V8
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p Y8
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AB12
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AA8
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc1_out 
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n V7
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n Y7
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AC12
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AA7
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,759 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc1_out 
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p W10
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p Y11
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AA13
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AC8
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc1_out 
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n W9
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n Y10
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AA12
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD8
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc2_out 
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AF14
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AE18
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AA14
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AB19
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_p None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc2_out 
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AF15
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AF18
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AA15
DEBUG - 2023-04-16 20:19:48,760 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AB20
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_a_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc2_out 
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AD15
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AF19
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AC14
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AA19
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_p None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc2_out 
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AE15
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AF20
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD14
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AA20
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc16_ser_b_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_sel_a on clk_sel_a 
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: clk_sel_a A18
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: clk_sel_a LVCMOS33
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: clk_sel_a None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_sel_b on clk_sel_b 
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: clk_sel_b A19
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: clk_sel_b LVCMOS33
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: clk_sel_b None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc_rst_n on adc_rst_n 
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n AE5
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc_rst_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n AF13
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc_rst_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n V19
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Setting pin drive_strength: adc_rst_n None
DEBUG - 2023-04-16 20:19:48,761 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc_pd on adc_pd 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: adc_pd AE3
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: adc_pd None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: adc_pd AE8
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: adc_pd None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: adc_pd W15
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: adc_pd None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: ref_clk_p0 K6
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: ref_clk_p0 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: ref_clk_p0 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: ref_clk_n0 K5
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: ref_clk_n0 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: ref_clk_n0 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: mgt_tx_p1 K2
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: mgt_tx_p1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: mgt_tx_p1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: mgt_tx_n1 K1
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: mgt_tx_n1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: mgt_tx_n1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: mgt_rx_p1 L4
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: mgt_rx_p1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: mgt_rx_p1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: mgt_rx_n1 L3
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: mgt_rx_n1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: mgt_rx_n1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port tx_disable1 on sfp_disable 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: tx_disable1 N16
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: tx_disable1 LVCMOS25
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: tx_disable1 None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port sys_clk_n on sys_clk_n 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: sys_clk_n D10
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin iostd: sys_clk_n LVDS_25
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin drive_strength: sys_clk_n None
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Attempting to get physical constraints for port sys_clk_p on sys_clk_p 
DEBUG - 2023-04-16 20:19:48,762 - jasper.toolflow.constraints - Setting pin loc: sys_clk_p E10
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: sys_clk_p LVDS_25
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: sys_clk_p None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_clk on lmx2581_clk 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: lmx_clk H16
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: lmx_clk LVCMOS33
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_clk None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_data on lmx2581_data 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: lmx_data J15
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: lmx_data LVCMOS33
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_data None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_le on lmx2581_le 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: lmx_le J16
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: lmx_le LVCMOS33
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_le None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_ce on lmx2581_ce 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: lmx_ce G15
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: lmx_ce LVCMOS33
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_ce None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_be on lmx2581_be 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: lmx_be F15
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: lmx_be LVCMOS33
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_be None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_muxout on lmx2581_muxout 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: lmx_muxout J19
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: lmx_muxout LVCMOS33
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: lmx_muxout None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port UART_rxd on usb_tx 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: UART_rxd J8
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: UART_rxd LVCMOS25
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: UART_rxd None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port UART_txd on usb_rx 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: UART_txd H13
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: UART_txd LVCMOS25
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: UART_txd None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port spi_rtl_io0 on spi_flash_data 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: spi_rtl_io0 B24
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: spi_rtl_io0 LVCMOS25
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: spi_rtl_io0 None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port spi_rtl_io1 on spi_flash_data 
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin loc: spi_rtl_io1 A25
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin iostd: spi_rtl_io1 LVCMOS25
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Setting pin drive_strength: spi_rtl_io1 None
DEBUG - 2023-04-16 20:19:48,763 - jasper.toolflow.constraints - Attempting to get physical constraints for port spi_rtl_io2 on spi_flash_data 
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin loc: spi_rtl_io2 B22
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin iostd: spi_rtl_io2 LVCMOS25
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin drive_strength: spi_rtl_io2 None
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Attempting to get physical constraints for port spi_rtl_io3 on spi_flash_data 
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin loc: spi_rtl_io3 A22
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin iostd: spi_rtl_io3 LVCMOS25
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin drive_strength: spi_rtl_io3 None
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Attempting to get physical constraints for port spi_rtl_ss on spi_flash_csn 
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin loc: spi_rtl_ss C23
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin iostd: spi_rtl_ss LVCMOS25
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow.constraints - Setting pin drive_strength: spi_rtl_ss None
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Opening /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/snap/core_info.tab
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for pwr_snapshot_ss0_bram
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for pwr_snapshot_ss1_bram
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for lmx_ctrl
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for adc16_controller
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram0
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram1
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram2
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for led_ctrl
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for pfb_status
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for pwr_snapshot_ss0_ctrl
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for pwr_snapshot_ss0_status
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for pwr_snapshot_ss1_ctrl
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for pwr_snapshot_ss1_status
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for shiftreg
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for sw_trig
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for sys_ctl
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for adc16_use_synth
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for sys
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Adding core_info.tab entry for ten_gbe
DEBUG - 2023-04-16 20:19:48,764 - jasper.toolflow - Opening /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/snap/core_info.tab
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Opening /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/snap/core_info.jam.tab
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for pwr_snapshot_ss0_bram
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for pwr_snapshot_ss1_bram
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for lmx_ctrl
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_controller
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram0
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram1
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram2
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for led_ctrl
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for pfb_status
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for pwr_snapshot_ss0_ctrl
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for pwr_snapshot_ss0_status
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for pwr_snapshot_ss1_ctrl
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for pwr_snapshot_ss1_status
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for shiftreg
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for sw_trig
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for sys_ctl
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_use_synth
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for sys
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Adding core_info.jam.tab entry for ten_gbe
DEBUG - 2023-04-16 20:19:48,765 - jasper.toolflow - Opening /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/snap/core_info.jam.tab
INFO - 2023-04-16 20:19:48,833 - jasper.toolflow - Carrying out constraints rule check
INFO - 2023-04-16 20:19:48,833 - jasper.toolflow - Constraint rule check complete
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/top.v
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/top.v
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_bram
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_bram
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/adc16_interface
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/adc16_interface
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
DEBUG - 2023-04-16 20:19:49,186 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_phy/tengbaser_phy.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_phy/tengbaser_phy.v
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_phy/ten_gig_pcs_pma_5.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_phy/ten_gig_pcs_pma_5.xci
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/infrastructure
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/infrastructure
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding source file: /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: import_files -force /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: set_property ip_repo_paths "$repos /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/sysgen" [current_project]
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: update_ip_catalog
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: create_ip -name snap_hdl_pfb -vendor User_Company -library SysGen -version 1.0 -module_name snap_hdl_pfb_ip
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: set repos [get_property ip_repo_paths [current_project]]
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: set_property ip_repo_paths "$repos /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/axi_wb_bridge/ip_repo" [current_project]
DEBUG - 2023-04-16 20:19:49,187 - jasper.toolflow.backend - Adding tcl command: update_ip_catalog
INFO - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82d60>
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - New PortConstraint instance found: gpio_led_0_0_ext -> led
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - LOC constraint found at C13
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - with port name gpio_led_0_0_ext
INFO - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82d90>
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn1 -> adc_csn
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - LOC constraint found at AF3
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - with port name adc0_adc3wire_csn1
INFO - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82dc0>
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn2 -> adc_csn
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - LOC constraint found at AF10
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - with port name adc0_adc3wire_csn2
INFO - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82df0>
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn3 -> adc_csn
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - LOC constraint found at V14
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - with port name adc0_adc3wire_csn3
INFO - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82e20>
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_sdata -> adc_sdata
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - LOC constraint found at AF2
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,188 - jasper.toolflow.backend - LOC constraint found at AF9
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - LOC constraint found at W14
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - with port name adc0_adc3wire_sdata
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - with port name adc0_adc3wire_sdata
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - with port name adc0_adc3wire_sdata
INFO - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82e50>
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_sclk -> adc_sclk
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - LOC constraint found at M17
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - LOC constraint found at L18
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - LOC constraint found at K16
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - with port name adc0_adc3wire_sclk
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - with port name adc0_adc3wire_sclk
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - with port name adc0_adc3wire_sclk
INFO - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82e80>
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - New PortConstraint instance found: adc16_clk_line_p -> adc_lclkp
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - LOC constraint found at AA3
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,189 - jasper.toolflow.backend - with port name adc16_clk_line_p
INFO - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82eb0>
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - New PortConstraint instance found: adc16_clk_line_n -> adc_lclkn
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at AA2
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - with port name adc16_clk_line_n
INFO - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82ee0>
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc0_out
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at V2
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at W6
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at V3
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at AD6
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - with port name adc16_ser_a_p
INFO - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82f10>
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc0_out
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at V1
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at W5
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - LOC constraint found at W3
DEBUG - 2023-04-16 20:19:49,190 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - LOC constraint found at AD5
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - with port name adc16_ser_a_n
INFO - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82f40>
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc0_out
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - LOC constraint found at U2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - LOC constraint found at U7
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - LOC constraint found at Y3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - LOC constraint found at AD4
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,191 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - with port name adc16_ser_b_p
INFO - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82f70>
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc0_out
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at U1
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at V6
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at Y2
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at AD3
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - with port name adc16_ser_b_n
INFO - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82fa0>
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc1_out
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at V8
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at Y8
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at AB12
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - LOC constraint found at AA8
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,192 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_p
INFO - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b82fd0>
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc1_out
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - LOC constraint found at V7
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - LOC constraint found at Y7
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - LOC constraint found at AC12
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - LOC constraint found at AA7
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - with port name adc16_ser_a_n
INFO - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c040>
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc1_out
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - LOC constraint found at W10
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,193 - jasper.toolflow.backend - LOC constraint found at Y11
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - LOC constraint found at AA13
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - LOC constraint found at AC8
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - with port name adc16_ser_b_p
INFO - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c070>
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc1_out
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - LOC constraint found at W9
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - LOC constraint found at Y10
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - LOC constraint found at AA12
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - LOC constraint found at AD8
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,194 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - with port name adc16_ser_b_n
INFO - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c0a0>
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc2_out
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AF14
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AE18
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AA14
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AB19
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - with port name adc16_ser_a_p
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - with port name adc16_ser_a_p
INFO - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c0d0>
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc2_out
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AF15
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AF18
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AA15
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - LOC constraint found at AB20
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,195 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_a_n
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_a_n
INFO - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c100>
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc2_out
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - LOC constraint found at AD15
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - LOC constraint found at AF19
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - LOC constraint found at AC14
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - LOC constraint found at AA19
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_b_p
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - with port name adc16_ser_b_p
INFO - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c130>
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc2_out
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,196 - jasper.toolflow.backend - LOC constraint found at AE15
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - LOC constraint found at AF20
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - LOC constraint found at AD14
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - LOC constraint found at AA20
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting drive_strength for port index 3
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - with port name adc16_ser_b_n
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting diff_term for port index 3
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - with port name adc16_ser_b_n
INFO - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c160>
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - New PortConstraint instance found: clk_sel_a -> clk_sel_a
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - LOC constraint found at A18
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - with port name clk_sel_a
INFO - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c190>
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - New PortConstraint instance found: clk_sel_b -> clk_sel_b
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - LOC constraint found at A19
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - with port name clk_sel_b
INFO - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c1c0>
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - New PortConstraint instance found: adc_rst_n -> adc_rst_n
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - LOC constraint found at AE5
DEBUG - 2023-04-16 20:19:49,197 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - LOC constraint found at AF13
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - LOC constraint found at V19
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - with port name adc_rst_n
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - with port name adc_rst_n
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - with port name adc_rst_n
INFO - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c1f0>
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - New PortConstraint instance found: adc_pd -> adc_pd
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - LOC constraint found at AE3
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - LOC constraint found at AE8
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - LOC constraint found at W15
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting drive_strength for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting drive_strength for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - with port name adc_pd
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting diff_term for port index 1
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - with port name adc_pd
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting diff_term for port index 2
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - with port name adc_pd
INFO - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c220>
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - LOC constraint found at K6
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,198 - jasper.toolflow.backend - with port name ref_clk_p0
INFO - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c250>
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - LOC constraint found at K5
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - with port name ref_clk_n0
INFO - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c280>
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - LOC constraint found at K2
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - with port name mgt_tx_p1
INFO - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c2b0>
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - LOC constraint found at K1
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - with port name mgt_tx_n1
INFO - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c2e0>
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - LOC constraint found at L4
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - with port name mgt_rx_p1
INFO - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c310>
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - LOC constraint found at L3
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - with port name mgt_rx_n1
INFO - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c340>
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - New PortConstraint instance found: tx_disable1 -> sfp_disable
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - LOC constraint found at N16
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,199 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - with port name tx_disable1
INFO - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c370>
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - New PortConstraint instance found: sys_clk_n -> sys_clk_n
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - LOC constraint found at D10
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - IOSTD constraint found: LVDS_25
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - with port name sys_clk_n
INFO - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c3a0>
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - New PortConstraint instance found: sys_clk_p -> sys_clk_p
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - LOC constraint found at E10
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - IOSTD constraint found: LVDS_25
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - with port name sys_clk_p
INFO - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c3d0>
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - New PortConstraint instance found: lmx_clk -> lmx2581_clk
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - LOC constraint found at H16
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - with port name lmx_clk
INFO - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c400>
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - New PortConstraint instance found: lmx_data -> lmx2581_data
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - LOC constraint found at J15
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - with port name lmx_data
INFO - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c430>
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - New PortConstraint instance found: lmx_le -> lmx2581_le
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - LOC constraint found at J16
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,200 - jasper.toolflow.backend - with port name lmx_le
INFO - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c460>
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - New PortConstraint instance found: lmx_ce -> lmx2581_ce
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - LOC constraint found at G15
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - with port name lmx_ce
INFO - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c490>
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - New PortConstraint instance found: lmx_be -> lmx2581_be
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - LOC constraint found at F15
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - with port name lmx_be
INFO - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c4c0>
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - New PortConstraint instance found: lmx_muxout -> lmx2581_muxout
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - LOC constraint found at J19
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - with port name lmx_muxout
INFO - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c4f0>
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - New PortConstraint instance found: UART_rxd -> usb_tx
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - LOC constraint found at J8
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,201 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - with port name UART_rxd
INFO - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c520>
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - New PortConstraint instance found: UART_txd -> usb_rx
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - LOC constraint found at H13
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - with port name UART_txd
INFO - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c550>
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - New PortConstraint instance found: spi_rtl_io0 -> spi_flash_data
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - LOC constraint found at B24
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - with port name spi_rtl_io0
INFO - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c580>
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - New PortConstraint instance found: spi_rtl_io1 -> spi_flash_data
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - LOC constraint found at A25
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,202 - jasper.toolflow.backend - with port name spi_rtl_io1
INFO - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c5b0>
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - New PortConstraint instance found: spi_rtl_io2 -> spi_flash_data
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - LOC constraint found at B22
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - with port name spi_rtl_io2
INFO - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c5e0>
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - New PortConstraint instance found: spi_rtl_io3 -> spi_flash_data
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - LOC constraint found at A22
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - with port name spi_rtl_io3
INFO - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7ff736b8c610>
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - New PortConstraint instance found: spi_rtl_ss -> spi_flash_csn
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - LOC constraint found at C23
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting drive_strength for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - Getting diff_term for port index 0
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - with port name spi_rtl_ss
INFO - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7ff736b82c10>
DEBUG - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - New Clock constraint found
INFO - 2023-04-16 20:19:49,203 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7ff736b82c40>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Clock constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7ff736b82c70>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Clock constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.MaxDelayConstraint object at 0x7ff736b82d00>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Max delay constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.MinDelayConstraint object at 0x7ff736b82d30>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Min delay constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.FalsePthConstraint object at 0x7ff736b82cd0>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New False Path constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c640>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c670>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c6a0>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c6d0>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c700>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c730>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c760>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c790>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c7c0>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c7f0>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c820>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c850>
DEBUG - 2023-04-16 20:19:49,204 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - parsing constraint <castro.RawConstraint object at 0x7ff736b8c880>
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - New Raw constraint found
INFO - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Constraints: set_property PACKAGE_PIN C13 [get_ports gpio_led_0_0_ext[0]]
set_property IOSTANDARD LVCMOS25 [get_ports gpio_led_0_0_ext[0]]
set_property PACKAGE_PIN AF3 [get_ports adc0_adc3wire_csn1]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_csn1]
set_property PACKAGE_PIN AF10 [get_ports adc0_adc3wire_csn2]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_csn2]
set_property PACKAGE_PIN V14 [get_ports adc0_adc3wire_csn3]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_csn3]
set_property PACKAGE_PIN AF2 [get_ports adc0_adc3wire_sdata[0]]
set_property PACKAGE_PIN AF9 [get_ports adc0_adc3wire_sdata[1]]
set_property PACKAGE_PIN W14 [get_ports adc0_adc3wire_sdata[2]]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_sdata[0]]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_sdata[1]]
set_property IOSTANDARD LVCMOS18 [get_ports adc0_adc3wire_sdata[2]]
set_property PACKAGE_PIN M17 [get_ports adc0_adc3wire_sclk[0]]
set_property PACKAGE_PIN L18 [get_ports adc0_adc3wire_sclk[1]]
set_property PACKAGE_PIN K16 [get_ports adc0_adc3wire_sclk[2]]
set_property IOSTANDARD LVCMOS33 [get_ports adc0_adc3wire_sclk[0]]
set_property IOSTANDARD LVCMOS33 [get_ports adc0_adc3wire_sclk[1]]
set_property IOSTANDARD LVCMOS33 [get_ports adc0_adc3wire_sclk[2]]
set_property PACKAGE_PIN AA3 [get_ports adc16_clk_line_p]
set_property IOSTANDARD LVDS [get_ports adc16_clk_line_p]
set_property PACKAGE_PIN AA2 [get_ports adc16_clk_line_n]
set_property IOSTANDARD LVDS [get_ports adc16_clk_line_n]
set_property PACKAGE_PIN V2 [get_ports adc16_ser_a_p[0]]
set_property PACKAGE_PIN W6 [get_ports adc16_ser_a_p[1]]
set_property PACKAGE_PIN V3 [get_ports adc16_ser_a_p[2]]
set_property PACKAGE_PIN AD6 [get_ports adc16_ser_a_p[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[3]]
set_property PACKAGE_PIN V1 [get_ports adc16_ser_a_n[0]]
set_property PACKAGE_PIN W5 [get_ports adc16_ser_a_n[1]]
set_property PACKAGE_PIN W3 [get_ports adc16_ser_a_n[2]]
set_property PACKAGE_PIN AD5 [get_ports adc16_ser_a_n[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[3]]
set_property PACKAGE_PIN U2 [get_ports adc16_ser_b_p[0]]
set_property PACKAGE_PIN U7 [get_ports adc16_ser_b_p[1]]
set_property PACKAGE_PIN Y3 [get_ports adc16_ser_b_p[2]]
set_property PACKAGE_PIN AD4 [get_ports adc16_ser_b_p[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[3]]
set_property PACKAGE_PIN U1 [get_ports adc16_ser_b_n[0]]
set_property PACKAGE_PIN V6 [get_ports adc16_ser_b_n[1]]
set_property PACKAGE_PIN Y2 [get_ports adc16_ser_b_n[2]]
set_property PACKAGE_PIN AD3 [get_ports adc16_ser_b_n[3]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[0]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[1]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[2]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[3]]
set_property PACKAGE_PIN V8 [get_ports adc16_ser_a_p[4]]
set_property PACKAGE_PIN Y8 [get_ports adc16_ser_a_p[5]]
set_property PACKAGE_PIN AB12 [get_ports adc16_ser_a_p[6]]
set_property PACKAGE_PIN AA8 [get_ports adc16_ser_a_p[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[7]]
set_property PACKAGE_PIN V7 [get_ports adc16_ser_a_n[4]]
set_property PACKAGE_PIN Y7 [get_ports adc16_ser_a_n[5]]
set_property PACKAGE_PIN AC12 [get_ports adc16_ser_a_n[6]]
set_property PACKAGE_PIN AA7 [get_ports adc16_ser_a_n[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[7]]
set_property PACKAGE_PIN W10 [get_ports adc16_ser_b_p[4]]
set_property PACKAGE_PIN Y11 [get_ports adc16_ser_b_p[5]]
set_property PACKAGE_PIN AA13 [get_ports adc16_ser_b_p[6]]
set_property PACKAGE_PIN AC8 [get_ports adc16_ser_b_p[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[7]]
set_property PACKAGE_PIN W9 [get_ports adc16_ser_b_n[4]]
set_property PACKAGE_PIN Y10 [get_ports adc16_ser_b_n[5]]
set_property PACKAGE_PIN AA12 [get_ports adc16_ser_b_n[6]]
set_property PACKAGE_PIN AD8 [get_ports adc16_ser_b_n[7]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[4]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[5]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[6]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[7]]
set_property PACKAGE_PIN AF14 [get_ports adc16_ser_a_p[8]]
set_property PACKAGE_PIN AE18 [get_ports adc16_ser_a_p[9]]
set_property PACKAGE_PIN AA14 [get_ports adc16_ser_a_p[10]]
set_property PACKAGE_PIN AB19 [get_ports adc16_ser_a_p[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_p[11]]
set_property PACKAGE_PIN AF15 [get_ports adc16_ser_a_n[8]]
set_property PACKAGE_PIN AF18 [get_ports adc16_ser_a_n[9]]
set_property PACKAGE_PIN AA15 [get_ports adc16_ser_a_n[10]]
set_property PACKAGE_PIN AB20 [get_ports adc16_ser_a_n[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_a_n[11]]
set_property PACKAGE_PIN AD15 [get_ports adc16_ser_b_p[8]]
set_property PACKAGE_PIN AF19 [get_ports adc16_ser_b_p[9]]
set_property PACKAGE_PIN AC14 [get_ports adc16_ser_b_p[10]]
set_property PACKAGE_PIN AA19 [get_ports adc16_ser_b_p[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_p[11]]
set_property PACKAGE_PIN AE15 [get_ports adc16_ser_b_n[8]]
set_property PACKAGE_PIN AF20 [get_ports adc16_ser_b_n[9]]
set_property PACKAGE_PIN AD14 [get_ports adc16_ser_b_n[10]]
set_property PACKAGE_PIN AA20 [get_ports adc16_ser_b_n[11]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[8]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[9]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[10]]
set_property IOSTANDARD LVDS [get_ports adc16_ser_b_n[11]]
set_property PACKAGE_PIN A18 [get_ports clk_sel_a[0]]
set_property IOSTANDARD LVCMOS33 [get_ports clk_sel_a[0]]
set_property PACKAGE_PIN A19 [get_ports clk_sel_b[0]]
set_property IOSTANDARD LVCMOS33 [get_ports clk_sel_b[0]]
set_property PACKAGE_PIN AE5 [get_ports adc_rst_n[0]]
set_property PACKAGE_PIN AF13 [get_ports adc_rst_n[1]]
set_property PACKAGE_PIN V19 [get_ports adc_rst_n[2]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_rst_n[0]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_rst_n[1]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_rst_n[2]]
set_property PACKAGE_PIN AE3 [get_ports adc_pd[0]]
set_property PACKAGE_PIN AE8 [get_ports adc_pd[1]]
set_property PACKAGE_PIN W15 [get_ports adc_pd[2]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_pd[0]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_pd[1]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_pd[2]]
set_property PACKAGE_PIN K6 [get_ports ref_clk_p0]
set_property PACKAGE_PIN K5 [get_ports ref_clk_n0]
set_property PACKAGE_PIN K2 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN K1 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN L4 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN L3 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN N16 [get_ports tx_disable1]
set_property IOSTANDARD LVCMOS25 [get_ports tx_disable1]
set_property PACKAGE_PIN D10 [get_ports sys_clk_n]
set_property IOSTANDARD LVDS_25 [get_ports sys_clk_n]
set_property PACKAGE_PIN E10 [get_ports sys_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports sys_clk_p]
set_property PACKAGE_PIN H16 [get_ports lmx_clk]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_clk]
set_property PACKAGE_PIN J15 [get_ports lmx_data]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_data]
set_property PACKAGE_PIN J16 [get_ports lmx_le]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_le]
set_property PACKAGE_PIN G15 [get_ports lmx_ce]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_ce]
set_property PACKAGE_PIN F15 [get_ports lmx_be]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_be]
set_property PACKAGE_PIN J19 [get_ports lmx_muxout]
set_property IOSTANDARD LVCMOS33 [get_ports lmx_muxout]
set_property PACKAGE_PIN J8 [get_ports UART_rxd]
set_property IOSTANDARD LVCMOS25 [get_ports UART_rxd]
set_property PACKAGE_PIN H13 [get_ports UART_txd]
set_property IOSTANDARD LVCMOS25 [get_ports UART_txd]
set_property PACKAGE_PIN B24 [get_ports spi_rtl_io0]
set_property IOSTANDARD LVCMOS25 [get_ports spi_rtl_io0]
set_property PACKAGE_PIN A25 [get_ports spi_rtl_io1]
set_property IOSTANDARD LVCMOS25 [get_ports spi_rtl_io1]
set_property PACKAGE_PIN B22 [get_ports spi_rtl_io2]
set_property IOSTANDARD LVCMOS25 [get_ports spi_rtl_io2]
set_property PACKAGE_PIN A22 [get_ports spi_rtl_io3]
set_property IOSTANDARD LVCMOS25 [get_ports spi_rtl_io3]
set_property PACKAGE_PIN C23 [get_ports spi_rtl_ss]
set_property IOSTANDARD LVCMOS25 [get_ports spi_rtl_ss]
create_clock -period 2.000 -name adc_clk -waveform {0.000 1.000} [get_ports {adc16_clk_line_p}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 5.000 -name sys_clk_p_CLK -waveform {0.000 2.500} [get_ports {sys_clk_p}]
set_max_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_min_delay 1.0 -to [get_ports {gpio_led_0_0_ext[*]}]
set_false_path -to [get_ports {gpio_led_0_0_ext[*]}]
set_clock_groups -name async_sysclk_adcclk -asynchronous -group [get_clocks -include_generated_clocks adc_clk] -group [get_clocks -include_generated_clocks sys_clk0_dcm]
set_multicycle_path -from [get_clocks -include_generated_clocks adc_clk] -to [get_clocks -include_generated_clocks sys_clk0_dcm] 3
set_multicycle_path -from [get_clocks -include_generated_clocks adc_clk] -to [get_clocks -include_generated_clocks sys_clk0_dcm] -hold 2
set_false_path -from [get_pins {tengbaser_infra0_inst/ten_gig_eth_pcs_pma_core_support_layer_i/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C}] -to [get_pins {tengbaser_infra0_inst/ten_gig_eth_pcs_pma_core_support_layer_i/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg*/PRE}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks sys_clk_p_CLK] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth0_usr_clk -asynchronous -group [get_clocks -of_objects [get_cells -hierarchical -filter {name=~*clk_counter*}]] -group [get_clocks -include_generated_clocks ethclk0]
set_property CONFIG_VOLTAGE 2.5 [current_design]
set_property CFGBVS VCCO [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes [current_design]
set_property BITSTREAM.CONFIG.TIMER_CFG 2000000 [current_design]
set_property BITSTREAM.CONFIG.CONFIGFALLBACK ENABLE [current_design]

INFO - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Finished writing constraints file: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/user_const.xdc
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding constraint file: /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/user_const.xdc
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: import_files -force -fileset constrs_1 /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/user_const.xdc
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set impl_dir "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/myproj/myproj.runs/impl_1"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set bin_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/myproj/myproj.runs/impl_1/top.bin"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set bit_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/myproj/myproj.runs/impl_1/top.bit"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set hex_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/myproj/myproj.runs/impl_1/top.hex"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set mcs_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/myproj/myproj.runs/impl_1/top.mcs"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set prm_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/myproj/myproj.runs/impl_1/top.prm"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set xsa_file "/data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb/myproj/myproj.runs/impl_1/top.xsa"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set jbd_name "snap_bd"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: 
proc check_timing {run} {
  if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
  }

  if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
  }

  if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  } else {
    puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
  }

  if { [get_property STATS.THS [get_runs $run] ] < 0 } {
    send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
  }
}

DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: 
proc check_zero_critical {count mess} {
  if {$count > 0} {
    puts "************************************************"
    send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
    puts "************************************************"
  }
}

DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: 
proc puts_red {s} {
  puts -nonewline "\[1;31m"; #RED
  puts $s
  puts -nonewline "\[0m";# Reset
}

DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: puts "Starting tcl script"
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: cd /data/Wei/casper_hdl/snap_hdl_tut/snap_hdl_pfb
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: create_project -f myproj myproj -part xc7k160tffg676-2
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: create_bd_design $jbd_name
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: current_bd_design $jbd_name
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set_property target_language VHDL [current_project]
INFO - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Assembling the block design from yellow block peripherals
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: 


DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: set_property top top [current_fileset]
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - Adding tcl command: upgrade_ip -quiet [get_ips *]
DEBUG - 2023-04-16 20:19:49,205 - jasper.toolflow.backend - adding the upgrade_ip command to the tcl script
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: reset_run synth_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: launch_runs synth_1 -jobs 4
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: wait_on_run synth_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: open_run synth_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -jobs 4
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: open_run impl_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -to_step write_bitstream
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: cd [get_property DIRECTORY [current_project]]
INFO - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Extracting yellow block tcl commands from peripherals
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.mcs" -force
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0008000 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top_0x8000.mcs" -force
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format bin -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.bin" -force
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: source /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/microblaze_wb/microblaze_wb.tcl
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: exec cat /data/Wei/casper_hdl/dspdevel_designs/mlib_devel/jasper_library/hdl_sources/microblaze_wb/executable.mem ../core_info.jam.tab.mem > ../executable_core_info.mem
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: exec -ignorestderr updatemem -bit ./myproj.runs/impl_1/top.bit -meminfo ./myproj.runs/impl_1/top.mmi -data ../executable_core_info.mem  -proc snap_bd_inst/microblaze_0 -out ./myproj.runs/impl_1/top.bit -force
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: save_bd_design
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: validate_bd_design
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd]
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/snap_bd.bd] -top
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/snap_bd/hdl/snap_bd_wrapper.vhd
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: check_timing impl_1
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: check_zero_critical $impl_critical_count implementation
DEBUG - 2023-04-16 20:19:49,206 - jasper.toolflow.backend - Adding tcl command: check_zero_critical $synth_critical_count synthesis
