
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jaywang' on host 'u14-jaywang' (Linux_x86_64 version 4.4.0-169-generic) on Sat Mar 21 21:23:22 PDT 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj'
WARNING: [HLS 200-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/novell/mono/include:/home/jie_local/llvm-3.8/include:/curr/jaywang/research/rose-dev/rose-install/include.
WARNING: [HLS 200-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to :/home/jie_local/llvm-3.8/include:/home/jie_local/llvm-3.8/include.
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-10] Opening project '/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj'.
INFO: [HLS 200-10] Adding design file 'src/kernel_kernel.h' to the project
INFO: [HLS 200-10] Adding design file 'src/kernel_xilinx.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'src/kernel.cpp' to the project
INFO: [HLS 200-10] Opening solution '/curr/jaywang/research/systolic_compile/ppcg/polysa/hls_tests/gemm/hls_prj/prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/kernel.cpp in debug mode
   Compiling ../../../../src/kernel_xilinx.cpp in debug mode
   Generating csim.exe
WARNING: Hls::stream 'hls::stream<ap_uint<64> >.12' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_uint<64> >.9' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_uint<64> >.6' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_uint<64> >.3' contains leftover data, which may result in RTL simulation hanging.
passed!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Sat Mar 21 21:23:37 2020...
