Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Feb 24 15:39:34 2024
| Host         : DESKTOP-BT3RTOA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file assignment3_timing_summary_routed.rpt -pb assignment3_timing_summary_routed.pb -rpx assignment3_timing_summary_routed.rpx -warn_on_violation
| Design       : assignment3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock1/clock1_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clock100/clock100_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line50/selected_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.747        0.000                      0                  420        0.144        0.000                      0                  420        4.500        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.747        0.000                      0                  420        0.144        0.000                      0                  420        4.500        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 clock200/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.828ns (17.402%)  route 3.930ns (82.598%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.562     5.083    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  clock200/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  clock200/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.996     6.535    clock200/COUNT_reg_n_0_[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.659 f  clock200/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           1.105     7.764    clock200/COUNT[0]_i_4__0_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.888 f  clock200/COUNT[0]_i_2__0/O
                         net (fo=3, routed)           0.719     8.608    clock200/COUNT[0]_i_2__0_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.732 r  clock200/COUNT[31]_i_1__4/O
                         net (fo=31, routed)          1.110     9.841    clock200/COUNT[31]_i_1__4_n_0
    SLICE_X11Y21         FDRE                                         r  clock200/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.439    14.780    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  clock200/COUNT_reg[29]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.429    14.589    clock200/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 clock200/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.828ns (17.402%)  route 3.930ns (82.598%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.562     5.083    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  clock200/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  clock200/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.996     6.535    clock200/COUNT_reg_n_0_[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.659 f  clock200/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           1.105     7.764    clock200/COUNT[0]_i_4__0_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.888 f  clock200/COUNT[0]_i_2__0/O
                         net (fo=3, routed)           0.719     8.608    clock200/COUNT[0]_i_2__0_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.732 r  clock200/COUNT[31]_i_1__4/O
                         net (fo=31, routed)          1.110     9.841    clock200/COUNT[31]_i_1__4_n_0
    SLICE_X11Y21         FDRE                                         r  clock200/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.439    14.780    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  clock200/COUNT_reg[30]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.429    14.589    clock200/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 clock200/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.828ns (17.402%)  route 3.930ns (82.598%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.562     5.083    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  clock200/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  clock200/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.996     6.535    clock200/COUNT_reg_n_0_[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.659 f  clock200/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           1.105     7.764    clock200/COUNT[0]_i_4__0_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.888 f  clock200/COUNT[0]_i_2__0/O
                         net (fo=3, routed)           0.719     8.608    clock200/COUNT[0]_i_2__0_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.732 r  clock200/COUNT[31]_i_1__4/O
                         net (fo=31, routed)          1.110     9.841    clock200/COUNT[31]_i_1__4_n_0
    SLICE_X11Y21         FDRE                                         r  clock200/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.439    14.780    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  clock200/COUNT_reg[31]/C
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.429    14.589    clock200/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 clock200/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.828ns (17.923%)  route 3.792ns (82.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.562     5.083    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  clock200/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  clock200/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.996     6.535    clock200/COUNT_reg_n_0_[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.659 f  clock200/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           1.105     7.764    clock200/COUNT[0]_i_4__0_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.888 f  clock200/COUNT[0]_i_2__0/O
                         net (fo=3, routed)           0.719     8.608    clock200/COUNT[0]_i_2__0_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.732 r  clock200/COUNT[31]_i_1__4/O
                         net (fo=31, routed)          0.971     9.703    clock200/COUNT[31]_i_1__4_n_0
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.440    14.781    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[25]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock200/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 clock200/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.828ns (17.923%)  route 3.792ns (82.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.562     5.083    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  clock200/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  clock200/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.996     6.535    clock200/COUNT_reg_n_0_[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.659 f  clock200/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           1.105     7.764    clock200/COUNT[0]_i_4__0_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.888 f  clock200/COUNT[0]_i_2__0/O
                         net (fo=3, routed)           0.719     8.608    clock200/COUNT[0]_i_2__0_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.732 r  clock200/COUNT[31]_i_1__4/O
                         net (fo=31, routed)          0.971     9.703    clock200/COUNT[31]_i_1__4_n_0
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.440    14.781    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[26]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock200/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 clock200/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.828ns (17.923%)  route 3.792ns (82.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.562     5.083    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  clock200/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  clock200/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.996     6.535    clock200/COUNT_reg_n_0_[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.659 f  clock200/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           1.105     7.764    clock200/COUNT[0]_i_4__0_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.888 f  clock200/COUNT[0]_i_2__0/O
                         net (fo=3, routed)           0.719     8.608    clock200/COUNT[0]_i_2__0_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.732 r  clock200/COUNT[31]_i_1__4/O
                         net (fo=31, routed)          0.971     9.703    clock200/COUNT[31]_i_1__4_n_0
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.440    14.781    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[27]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock200/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 clock200/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.828ns (17.923%)  route 3.792ns (82.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.562     5.083    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  clock200/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  clock200/COUNT_reg[6]/Q
                         net (fo=2, routed)           0.996     6.535    clock200/COUNT_reg_n_0_[6]
    SLICE_X10Y15         LUT6 (Prop_lut6_I2_O)        0.124     6.659 f  clock200/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           1.105     7.764    clock200/COUNT[0]_i_4__0_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.888 f  clock200/COUNT[0]_i_2__0/O
                         net (fo=3, routed)           0.719     8.608    clock200/COUNT[0]_i_2__0_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.732 r  clock200/COUNT[31]_i_1__4/O
                         net (fo=31, routed)          0.971     9.703    clock200/COUNT[31]_i_1__4_n_0
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.440    14.781    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y20         FDRE                                         r  clock200/COUNT_reg[28]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X11Y20         FDRE (Setup_fdre_C_R)       -0.429    14.590    clock200/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 clock2/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.890ns (19.758%)  route 3.615ns (80.242%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.624     5.145    clock2/CLOCK_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clock2/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  clock2/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.108     6.771    clock2/COUNT_reg_n_0_[19]
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  clock2/COUNT[31]_i_8__2/O
                         net (fo=1, routed)           0.808     7.703    clock2/COUNT[31]_i_8__2_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.827 f  clock2/COUNT[31]_i_3__2/O
                         net (fo=1, routed)           0.796     8.623    clock2/COUNT[31]_i_3__2_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124     8.747 r  clock2/COUNT[31]_i_1__2/O
                         net (fo=31, routed)          0.903     9.650    clock2/COUNT[31]_i_1__2_n_0
    SLICE_X6Y19          FDRE                                         r  clock2/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.506    14.847    clock2/CLOCK_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clock2/COUNT_reg[21]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDRE (Setup_fdre_C_R)       -0.524    14.561    clock2/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 clock2/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.890ns (19.758%)  route 3.615ns (80.242%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.624     5.145    clock2/CLOCK_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clock2/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  clock2/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.108     6.771    clock2/COUNT_reg_n_0_[19]
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  clock2/COUNT[31]_i_8__2/O
                         net (fo=1, routed)           0.808     7.703    clock2/COUNT[31]_i_8__2_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.827 f  clock2/COUNT[31]_i_3__2/O
                         net (fo=1, routed)           0.796     8.623    clock2/COUNT[31]_i_3__2_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124     8.747 r  clock2/COUNT[31]_i_1__2/O
                         net (fo=31, routed)          0.903     9.650    clock2/COUNT[31]_i_1__2_n_0
    SLICE_X6Y19          FDRE                                         r  clock2/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.506    14.847    clock2/CLOCK_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clock2/COUNT_reg[22]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDRE (Setup_fdre_C_R)       -0.524    14.561    clock2/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 clock2/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.890ns (19.758%)  route 3.615ns (80.242%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.624     5.145    clock2/CLOCK_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  clock2/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  clock2/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.108     6.771    clock2/COUNT_reg_n_0_[19]
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.124     6.895 f  clock2/COUNT[31]_i_8__2/O
                         net (fo=1, routed)           0.808     7.703    clock2/COUNT[31]_i_8__2_n_0
    SLICE_X7Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.827 f  clock2/COUNT[31]_i_3__2/O
                         net (fo=1, routed)           0.796     8.623    clock2/COUNT[31]_i_3__2_n_0
    SLICE_X7Y16          LUT3 (Prop_lut3_I1_O)        0.124     8.747 r  clock2/COUNT[31]_i_1__2/O
                         net (fo=31, routed)          0.903     9.650    clock2/COUNT[31]_i_1__2_n_0
    SLICE_X6Y19          FDRE                                         r  clock2/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.506    14.847    clock2/CLOCK_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  clock2/COUNT_reg[23]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          FDRE (Setup_fdre_C_R)       -0.524    14.561    clock2/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 button_handler/FSM_onehot_step_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_handler/B_complete_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.067%)  route 0.091ns (32.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.561     1.444    button_handler/CLOCK_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  button_handler/FSM_onehot_step_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  button_handler/FSM_onehot_step_num_reg[2]/Q
                         net (fo=6, routed)           0.091     1.676    button_handler/p_0_in6_in
    SLICE_X12Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.721 r  button_handler/B_complete_i_1/O
                         net (fo=1, routed)           0.000     1.721    button_handler/B_complete_i_1_n_0
    SLICE_X12Y16         FDRE                                         r  button_handler/B_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.829     1.956    button_handler/CLOCK_IBUF_BUFG
    SLICE_X12Y16         FDRE                                         r  button_handler/B_complete_reg/C
                         clock pessimism             -0.499     1.457    
    SLICE_X12Y16         FDRE (Hold_fdre_C_D)         0.120     1.577    button_handler/B_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clock200/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock200/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.923%)  route 0.147ns (44.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.560     1.443    clock200/CLOCK_IBUF_BUFG
    SLICE_X11Y17         FDRE                                         r  clock200/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  clock200/COUNT_reg[14]/Q
                         net (fo=4, routed)           0.147     1.731    clock200/COUNT_reg_n_0_[14]
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.045     1.776 r  clock200/COUNT[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.776    clock200/COUNT[0]_i_1__5_n_0
    SLICE_X10Y15         FDRE                                         r  clock200/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.830     1.957    clock200/CLOCK_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  clock200/COUNT_reg[0]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.120     1.579    clock200/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clock10/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock10/clock10_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.588     1.471    clock10/CLOCK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clock10/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  clock10/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.078     1.677    clock10/COUNT_reg_n_0_[0]
    SLICE_X0Y18          LUT5 (Prop_lut5_I1_O)        0.099     1.776 r  clock10/clock10_i_1/O
                         net (fo=1, routed)           0.000     1.776    clock10/clock10_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  clock10/clock10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.857     1.984    clock10/CLOCK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  clock10/clock10_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.091     1.562    clock10/clock10_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 button_handler/FSM_onehot_step_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_handler/segB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.302%)  route 0.139ns (42.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.561     1.444    button_handler/CLOCK_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  button_handler/FSM_onehot_step_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  button_handler/FSM_onehot_step_num_reg[2]/Q
                         net (fo=6, routed)           0.139     1.724    button_handler/p_0_in6_in
    SLICE_X15Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  button_handler/segB[4]_i_1/O
                         net (fo=1, routed)           0.000     1.769    button_handler/segB[4]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  button_handler/segB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.828     1.955    button_handler/CLOCK_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  button_handler/segB_reg[4]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X15Y17         FDRE (Hold_fdre_C_D)         0.091     1.548    button_handler/segB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 led_handler/LEDS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_handler/LEDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.009%)  route 0.146ns (43.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.591     1.474    led_handler/CLOCK_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  led_handler/LEDS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  led_handler/LEDS_reg[10]/Q
                         net (fo=5, routed)           0.146     1.761    led_handler/Q[3]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  led_handler/LEDS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    led_handler/LEDS[1]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  led_handler/LEDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.859     1.986    led_handler/CLOCK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  led_handler/LEDS_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.092     1.579    led_handler/LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clock2/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/COUNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.589     1.472    clock2/CLOCK_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clock2/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  clock2/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.168     1.781    clock2/COUNT_reg_n_0_[0]
    SLICE_X7Y15          LUT1 (Prop_lut1_I0_O)        0.042     1.823 r  clock2/COUNT[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.823    clock2/COUNT[0]_i_1__3_n_0
    SLICE_X7Y15          FDRE                                         r  clock2/COUNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.858     1.985    clock2/CLOCK_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  clock2/COUNT_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.105     1.577    clock2/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 button_handler/FSM_onehot_step_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_handler/FSM_onehot_step_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.480%)  route 0.114ns (33.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.561     1.444    button_handler/CLOCK_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  button_handler/FSM_onehot_step_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128     1.572 f  button_handler/FSM_onehot_step_num_reg[3]/Q
                         net (fo=13, routed)          0.114     1.687    button_handler/FSM_onehot_step_num_reg_n_0_[3]
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.099     1.786 r  button_handler/FSM_onehot_step_num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    button_handler/FSM_onehot_step_num[0]_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  button_handler/FSM_onehot_step_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.829     1.956    button_handler/CLOCK_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  button_handler/FSM_onehot_step_num_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y16         FDRE (Hold_fdre_C_D)         0.091     1.535    button_handler/FSM_onehot_step_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock20/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock20/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.559     1.442    clock20/CLOCK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  clock20/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clock20/COUNT_reg[12]/Q
                         net (fo=2, routed)           0.117     1.700    clock20/COUNT_reg_n_0_[12]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clock20/COUNT1_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.808    clock20/COUNT1_carry__1_n_4
    SLICE_X9Y18          FDRE                                         r  clock20/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.827     1.954    clock20/CLOCK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  clock20/COUNT_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.105     1.547    clock20/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock10/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock10/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.585     1.468    clock10/CLOCK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clock10/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clock10/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.117     1.726    clock10/COUNT_reg_n_0_[20]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clock10/COUNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clock10/COUNT_reg[20]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  clock10/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.854     1.981    clock10/CLOCK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clock10/COUNT_reg[20]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    clock10/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock20/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock20/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.557     1.440    clock20/CLOCK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  clock20/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clock20/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.117     1.698    clock20/COUNT_reg_n_0_[20]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clock20/COUNT1_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.806    clock20/COUNT1_carry__3_n_4
    SLICE_X9Y20          FDRE                                         r  clock20/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.825     1.952    clock20/CLOCK_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  clock20/COUNT_reg[20]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.105     1.545    clock20/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y16   button_handler/B_complete_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y16   button_handler/FSM_onehot_step_num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y16   button_handler/FSM_onehot_step_num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y20    clock1/COUNT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    clock1/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    clock1/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    clock1/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y21    clock1/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22    clock1/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   clock200/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   clock200/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   clock200/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   clock200/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    clock1/COUNT_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y20    clock1/COUNT_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    clock1/COUNT_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    clock1/COUNT_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    clock1/COUNT_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y21    clock1/COUNT_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y16   button_handler/B_complete_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   button_handler/FSM_onehot_step_num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   button_handler/FSM_onehot_step_num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    clock1/COUNT_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    clock1/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    clock1/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    clock1/COUNT_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    clock1/COUNT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    clock1/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    clock10/COUNT_reg[1]/C



