--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Lab8_fpga_top.twx Lab8_fpga_top.ncd -o Lab8_fpga_top.twr
Lab8_fpga_top.pcf

Design file:              Lab8_fpga_top.ncd
Physical constraint file: Lab8_fpga_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn<0>      |    1.595(R)|    0.393(R)|clk_BUFGP         |   0.000|
btn<1>      |    1.615(R)|    0.507(R)|clk_BUFGP         |   0.000|
btn<2>      |    1.746(R)|    0.662(R)|clk_BUFGP         |   0.000|
btn<3>      |    1.954(R)|    0.669(R)|clk_BUFGP         |   0.000|
sw<0>       |    1.239(R)|    0.482(R)|clk_BUFGP         |   0.000|
sw<1>       |    0.542(R)|    1.247(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.455(R)|    1.301(R)|clk_BUFGP         |   0.000|
sw<3>       |    0.268(R)|    1.297(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.435(R)|    0.852(R)|clk_BUFGP         |   0.000|
sw<5>       |    0.687(R)|    1.135(R)|clk_BUFGP         |   0.000|
sw<6>       |    2.271(R)|   -0.012(R)|clk_BUFGP         |   0.000|
sw<7>       |    2.546(R)|   -0.334(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Hsync       |    8.957(R)|clk_BUFGP         |   0.000|
Vsync       |    8.811(R)|clk_BUFGP         |   0.000|
vgaBlue<2>  |   12.008(R)|clk_BUFGP         |   0.000|
            |   10.497(F)|clk_BUFGP         |   0.000|
vgaBlue<3>  |   11.770(R)|clk_BUFGP         |   0.000|
            |   10.259(F)|clk_BUFGP         |   0.000|
vgaGreen<1> |   11.373(R)|clk_BUFGP         |   0.000|
            |   10.192(F)|clk_BUFGP         |   0.000|
vgaGreen<2> |   11.382(R)|clk_BUFGP         |   0.000|
            |   10.201(F)|clk_BUFGP         |   0.000|
vgaGreen<3> |   12.104(R)|clk_BUFGP         |   0.000|
            |   10.923(F)|clk_BUFGP         |   0.000|
vgaRed<1>   |   10.517(R)|clk_BUFGP         |   0.000|
            |    9.186(F)|clk_BUFGP         |   0.000|
vgaRed<2>   |   11.126(R)|clk_BUFGP         |   0.000|
            |    9.795(F)|clk_BUFGP         |   0.000|
vgaRed<3>   |   10.821(R)|clk_BUFGP         |   0.000|
            |    9.490(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   29.501|         |    2.677|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |Led<0>         |    4.830|
sw<1>          |Led<1>         |    4.278|
sw<2>          |Led<2>         |    4.261|
sw<3>          |Led<3>         |    4.693|
sw<4>          |Led<4>         |    5.955|
sw<5>          |Led<5>         |    4.847|
sw<6>          |Led<6>         |    7.942|
sw<7>          |Led<7>         |    6.479|
---------------+---------------+---------+


Analysis completed Mon Apr 15 03:16:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



