.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000110000000000
000000000000000001
000000000000110001
000000000011110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000

.io_tile 5 0
000000000000000010
000111010000000000
000000000000000000
000000000000000001
000000000001010001
000000000001110000
001110000000000000
000011110000000000
000000000000000000
000111010000000000
000000000000110010
000000000001010000
000000000000000000
000011110000000001
000000000000000001
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000111011110101
000011010001110100
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000010100010
000000000001010000
000000000000000000
000011010000000001
000001110000000001
000000001000000000

.io_tile 7 0
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000110001000101
000000001001010100
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000000000
000000000000010001
000000000001110001
000000000001110000
001100000000011000
000000000000000000
000000000000000000
000111010000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000001010000000010
000000001000000000

.io_tile 10 0
000000000000000000
000100000000000000
010000000000000000
000000000000000001
000001010000000000
000011011000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000010010010
000000000001010000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 11 0
000001110000000010
000100110000000000
000000000000000000
000000000000000001
000000000000000001
000000000001010000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 0
100000000000000000
101100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000001000000000000000000100000000
000000000000000000000011111001000000000010000000000100
011000000000001000000000010000011000000100000100000000
000000000000000111000010000000000000000000000000000001
000000000000000000000000000000000000000000000100000000
000000000000001111000000001001000000000010000000000001
000000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000101100000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000001000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000000010000001110000100000100000000
010000000000000000000011110000010000000000000001000000
000000000000000000000000000001101100010101010100000000
000000000000000000000000000000100000010101010001000000
000000000000000000000000000101000000000000000110000000
000000000000001001000010000000100000000001000000000000
000000000000000000000000000000001100001100110110000000
000000001100000000000000000000001000001100110000000000
000000000000000101000000010000000000100110010100000000
000000000000000000000011011001001110011001100001000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000001000000010101101011001000010010000000000
000000000000000001000110110111011100100100000000000000
111000000000000000000010100000000000000000100110000000
100000000000000000000100000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000111100000111111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000110000000000010110000000000000000000000000000
000000000000000101000000000001001001100001000000000000
000000000000000000100000000000011001100001000000000010

.logic_tile 6 1
100000000000000101000000000111000000000000000100000000
000000000000000000100000000000100000000001000001000000
011000000000000000000110001000000000111001110100000000
100000000000000000000000001001001000110110111000000001
110000000001001000000110000001011110111101010100000000
110000000000000001000000000000000000111101011000000001
000000000000000001100000000000000000111001110100000000
000000000000000000000000000101001000110110111000000001
000000000000000000000000000000011001001100110100000001
000000000000000000000000000000011010001100110000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000001100111110000000000000000100100000001
000000000000000000000110000000001110000000000000000000
010000000000001000000000000101100000101001010100000000
100000000000000001000000000001000000111111111010000000

.logic_tile 7 1
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000011101000001000110000100000000
000000000000000000000011011111101011000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010101000000010000000
000000000000000000000000000101010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000001000000000000011100000000000001000000000
000000000000001111000000000000000000000000000000001000
001000000000000000000000000000000001000000001000000000
001000000000000000000000000000001101000000000000000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000000000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110001000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000001000000001001100110100000000
110000000000000000000000001011001100110011000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
110000000000000101000000000000011010001100110000000000
010000000000000101100010110000001000001100110000000100
000000000000001000000000000000011001001100110100000000
000000000000000001000000000000011001001100110010000000
000000000000000000000000000000011010000011110111000001
000000000000000000000010010000000000000011110000000001
000000000001000000000000000101000000001111000000000000
000000000000100000000000001101001010110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000101000000010111111100010101010000000000
000000000000000000100010000000000000010101010000000000
011000000000001000000110001000000000000000000100000000
000000000000000101000000001001000000000010000010000000
110000000000000000000000001011100000000000000000000000
010000000000000000000000001011000000111111110000000000
000000000000000000000000000000000000011001100100000001
000000000000000000000000000011001111100110010000000000
000000000000001101000000010000000000000000100100000000
000000000000000001100011010000001001000000000010000000
000000000000000101000000000000000000000000000110000000
000000000000000000100010110001000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001100000000000010000000
010000000000000000000000000001100000111111110000000000
100000000000001101000000000011000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000001000000000000000000000000000000
000100001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000011010000100000100000000
100000001110100000000000000000010000000000000000000000
000000000000001000000000000011000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000111100101100000000000000100000000
000000000000000111000111110000100000000001000000000000
000000000000000000000000000000000000000000000100000001
000000001110000000000000000101000000000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000010000000011000000000000000001100000100000100000000
000001000000100111000000000000010000000000000000000000

.logic_tile 5 2
000000000000000101100000011000000000000000000100000000
000000000000000000000011011001000000000010000011000001
111000000000001000000010100111000000010110100110000010
100000000000000101000110110000000000010110100011000100
010000000000000101000000000000000001000000100110000010
010000000000000000100000000000001010000000000010000001
000000000000000101000000011000000000000000000110000010
000000000000001101100010001001000000000010000010000101
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001010000000000010000000
000000000000000000000000000101001110000010100000000000
000000000000000000000000000001000000101000000000000000
000000000000000001100000000101100000000000000111000001
000000001010000000000000000000000000000001000010000000
010000000000000000000000001000011000010101010000000000
100000000000000000000000001101000000101010100000000000

.logic_tile 6 2
000000000100100101000000001000000000000000000100000000
000000000001000000000010100011000000000010000000000001
111000000000000101000000000000000001100000010000000000
100000000000000111000010101011001111010000100000000000
110000000000000000000010100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000010101001001010000010000000000000
000000000000000101000000000101111010000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010011011100000111111110000000000
000000000000000011000011001011100000101001010000000001
000000000000000000000010101001011001000010000000000000
000000000000000000000000001001001011000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000

.logic_tile 7 2
000000000000000111100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
111000000000001000010111101000000000000000000100000000
100000000000000111000000000101000000000010000000000000
000001000000000000000000000001000000000000000000000001
000010000000000000000000000111001100000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000110001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000011111001101000010100000001
100000000000000000000000001111001001110100011000000000

.logic_tile 8 2
000000000000001000000000010000000000000000100100000000
000000000000000011000010000000001000000000000000000000
001000000000000000000110000000000001000000100100000000
101000000000000000000000000000001110000000000000000000
110000000000000111000000000000000000000000100100000000
010000000000000000100000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011000000100000100000000
000000000000000001000010010000010000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000011000000000000000000100000000
000000000000000001000010001111000000000010000000000000

.logic_tile 9 2
000000000000000000000000000000011110000100000100000000
000000000000000000000010100000000000000000000000000000
111000000000000000000010100000000000010110100000000000
100000000000100000000000000101000000101001010001000100
000000000000001000000000000000001011000000110000000000
000000000000000011000000000000001100000000110000000000
000000000001000101000000000101101001101001110000000000
000000001000000000000000000101011001110110100001000000
000000000000000000000000001001100000100000010000000000
000000000000000000000000000101101001000000000010000000
000000000000001000000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000001100111100000000000000000000000000000
110000001110000000100100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000100100000000
110000000000000000000000000000001110000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000100111000010100000000001000000001000000000
000000000000000000000100000000001000000000000000001000
000000000000000000000000000000011000001100111000000000
000000000000000101000000000000001000110011000000100000
000000000000000111100000000101101000001100111000000000
000000000000000000000011110000000000110011000000000001
000000000000000101000000000101101000001100111000000000
000000000000001101100000000000000000110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000001001000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000010
000010000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000100000

.logic_tile 2 3
000000000000000001100000011000001011100001000000000000
000000000000000101000010000111001011010010000000000000
011000000000000000000000000101000001011001100000000000
000000000000000000000000000000101010011001100000000000
000000000000001000000110100000001100000100000100000000
000000000000001011000010100000010000000000000000000001
000000000000001000000010100000000000000000100100000000
000000000000000101000010110000001100000000000000000000
000000000000000001000010000101011110110011000000000000
000000000000010000000000001001111000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000011100000100000100000100
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000001100110010000000000
000000000000000000100010000001001011011001100000000000

.ramb_tile 3 3
010000000010000000000000000000000000000000
001000001010000111000010011101001010000000
011000000000001111000111101001000000000000
000000000000000111000100000001001110100000
110000000000000011100011100000000000000000
111000000000000000000000000111000000000000
000010000000000111100000001000000000000000
001001000000000000100000001111000000000000
000000000000000000000000001000000000000000
001000000000000000000000000101000000000000
000000000000000000000000001001000000000010
001000000000000000000000001001100000000000
000000001100000011100010001000000000000000
001001000000000111100100000111000000000000
010100000000010111000000001000000000000000
011100000000100001000010000111000000000000

.logic_tile 4 3
000000000000000101000000000001000000001001000000000000
000000000000000000000000000101001110100000010000000000
111000000000000000000111100000000001000000100100000001
100000000000000101000100000000001101000000000010000000
000000000000000001100010100001011010100101100000000000
000000000000000000100100000000001010100101100000000000
000000000000001000000000000000011110000100000100000000
000000000000001001000000000000010000000000000000000000
000000000000000000000110100000001100010101010000000000
000000001000000000000000001101010000101010100000000000
000000000000001101100110010000011101001100110000000000
000000000000000101000010100000011100001100110000100000
000000000000100101100000001011111111001010000000000000
000000000000000000000000000011001000010000010000000000
000000000000001000000111001000000000000000000100000000
000000000000000001000100001001000000000010000000000000

.logic_tile 5 3
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000000001011001100111000100000
000000000000000000000000000000001010110011000000000000
000000000000000101000000000011101000001100111000000000
000000001000000101000010100000100000110011000000000000
000000000000000000000000000111001000001100111000100000
000000000000000101000010100000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001011110011000000100000
000000000000000000000110100101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 6 3
000000000000100000000000010111100001100000010000000000
000000000001000000000011101001101011110110110000000000
111000001010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101100110111111011111100000000000000000
110000000000000000000010100111101010000000100000000000
000000000000000001100011100101000000000000000100000000
000000000000000000000000000000100000000001000001100001
000000000001000000000000000000001010010101010000000001
000000001000000000000000000101010000101010100000000000
000000000000001001100000001011101010010010000000000000
000000000000000111100000000011011011001000010000000000
000000000000000000000111100000001010010101010100000000
000001000000000000000011111101010000101010100001000000
010000000000001101000000010000000000000000100101000100
100000000000000001100011000000001011000000000001000001

.logic_tile 7 3
100000000000100011100111001001100001101001010100100000
000000000001010000000111111011101011100110010000000000
011000000000000011100111100101011010111110100110000000
100000000000000000100000000101101110011101000000000000
010000000000000000000010110101000000010110100010000000
010000000000000111000111100000100000010110100000000001
000000000000000011100011100000011101100100000000000000
000000000000000000000000001101001111011000000000000000
000000000000000101000010101000001010001001010000000000
000000000000000000100100000011001110000110100000100000
000000000000001000000000011101100000101111010100000000
000000000010001101000011010001101101000110000001000000
000000000000000001100000000011001001111001000110000000
000000000100000111100000000000011011111001000000000000
000000000000000000000010100111111010110001010100000000
000000000000000000000110100000111000110001010010000000

.logic_tile 8 3
000000000000101101000000010000000001000000100100000000
000000000001010111000010010000001001000000000000000000
001000000000000101000010100000000000000000100100000000
001000000000000101000010100000001011000000000000000000
010000000000000000000000000001000000000000000100000000
010000000000000101000010100000000000000001000000000000
000000000000000011100000000000000001000000100100000000
000000000000000000100000000000001001000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
111000000000000001100000000000011100000100000100000001
100000000000000000000000000000010000000000000001100101
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000001
000000000000001111100000000101100000000000000100000000
000000000000000111100000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000001
000000000000000000000010000000001101000000000000000000
000000000000000000000000000000011010001100000000000010
000000000000000000000000000000001000001100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000001100000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001011000000000001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000111000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000010100111001000001100111000000000
001000000000000000000010100000100000110011000010010000
011010000000000000000000000000001000001100110000000000
000001000000000000000000000000001011110011000000000000
110000000000000001100000010000000000000000000110000001
011000001010000000000010000101000000000010000010000100
000010100000000101000000000000011010000100000110000001
001000000000000000000000000000000000000000000000100001
000000000000001000000000000000000000000000000111000000
001000000000000101000010001001000000000010000000000101
000000100000000000000010100000000000000000000111000011
001001000000000000000000001001000000000010000000000001
000000000000000101000000000111111100100001000000000000
001000000000000000000010100111011100000000000000000000
010000000000001000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000

.logic_tile 2 4
010000000000001000000010110001000000000000000100000000
001000000000000101000010000000100000000001000000000100
011000000000000001100000000001011110010100000000000000
000000000000000101000000000111010000000001010000000000
000000000100000000000000000011000000000000000100000000
001000000000000101000000000000100000000001000000000000
000000000000000011100010100000001110000100000100000000
001000000000000000000000000000010000000000000000000000
000000001110000001100110000111101101000011000000000000
001000000000000000000010111001101111000000110000000000
000000000000000000000110000001001101001010100000000000
001000000000000000000100000111011101101000100000000000
000000000000000000000010001000000000000000000100000000
001000000110000001000000000101000000000010000000000000
000000000000000000000110010001111011100000000000000000
001000000000000000000110010101011000000000000000000000

.ramt_tile 3 4
000000010000001001000000001000000001000000
000000000000001111000000001011001000000000
111000010000001000000000001111000000000010
100000000000000111000000001101001000000000
010000000001000000000011100000000000000000
110000000000100000000100000001000000000000
000000000001000000000111110000000000000000
000000000000000000000011110011000000000000
000010100101010001000010001000000000000000
000001000000100000100100001101000000000000
000000000000000000000000000111100000000000
000000000000000001000011101011100000100000
000000000000000001000000001000000000000000
000000000000000000000010100111000000000000
110000000000000101000011100000000000000000
010000000000000000000100001111000000000000

.logic_tile 4 4
010000000000000000000000001000000001011001100000000000
001000000000000000000011101101001001100110010000000000
111000000000000000000000010001001100001100000000000000
100000000000000000000010010111101010000000000000000000
000000000000000000000010111101000000000000000000000000
001000000000000101000011111011100000111111110000000001
000000000000001000000110010000001010000100000100000000
001000000000000001000111100000010000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000001000000000000001110000000000000000000
000000000000000000000000000000011100000100000100000000
001000000000001111000010000000000000000000000000000000
000010000000011111100000000000011010000100000100000000
001001000000100001100000000000000000000000000000000000
000000000000000001000000001111100000111111110000000101
001001000000000000000000001101000000010110100000000010

.logic_tile 5 4
010001000000000101100110100000001001001100111000000000
001010100000000000000000000000001110110011000000010000
011000000000000101000110010000001000001100110000000000
000000000000000000100110001111000000110011000000000000
000000001110000111100110000011011000000011000000000000
001000000000000000000100001101111101001100000000000000
000000000000000001000010100000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000001001000000111010001011001100000000000000001
001000000000000001000010010000001101100000000000000000
000000001100010001100011111101011001100010000000000000
001000000000100000100110011011011100000100010000000000
000001000000000000000000001000000000011001100000000000
001010100000101101000010111101001100100110010000000000
000000000000000101000000000101011010011010010000000000
001000000000000000100000000000101001011010010000000000

.logic_tile 6 4
010000001100000101000010110000011110000100000100000000
001000000000001101100111110000000000000000000010000000
111000100100000111100110110001111100111001010000000000
100001000110011001000011010011001010010001010000000000
010001000000100011100010001101100000101001010000100000
111010100001000101000010110101000000111111110010000000
000000000000101001100010100011111110111001000000000000
001000001010000001000000000000111001111001000000000000
000000101000000101000000000111111100010110000100000000
001001000000000000100000000000011001010110000000000000
000000000000001000000010000001001000010000000100000000
001000000000000011000010100000011011010000000000000000
000000000000000000000000001001111000001000010000000000
001000001010000000000000001101101010100001000000000000
010010000000111000000010100000011000111000100000000000
101000000000000101000000001001011000110100010000000000

.logic_tile 7 4
010000000000101000000110000000011010000100000100000000
001000000001001001000100000000010000000000000010000010
111000000000001101100110010000000000000000100100000000
100000000000000101000111110000001001000000000000000010
010010100001001000000111100000011010000100000000000000
111001000000100101000100000000000000000000000000000000
000000100001010111000000011101111100100111010000000000
001000100000000101000010011011011101010010100000000000
000000000010000000000010101001101011010110100000000000
001000000000000000000100001001001000101000010010000000
000010100000000000000010101000000000000000000100000000
001001000000000000000111101001000000000010000000000001
000000000000000000000000001101011001101000010000000000
001000000110000000000000001001001000000100100000000000
000000000000000000000000000001000000000000000100000000
001010101100000000000000000000000000000001000000000001

.logic_tile 8 4
110000001110000000000000010000000000000000000000000000
001000000000001101000010100000000000000000000000000000
011000000000000111000111110000000000000000000000000000
100000000100000000000010100000000000000000000000000000
010000000000000000000010010111011111000011010000000000
011000000000000000000111110000001100000011010000000000
000000000000011011100000001101001110101000010100100000
001000000000100101100000001001111011011000100000000000
000000000000000000000000000101011000111000100100000000
001000000000001101000000000000101000111000100000000001
000000000000001101000000000000000000000000000000000000
001000000000000101100010000000000000000000000000000000
000000000000000000000010101011111011001111100000000000
001000000000001111000100001001001010101111010010000000
000000000001010000000000000011011100110110000100000000
001000000000001111000000000000011011110110000001000000

.logic_tile 9 4
010000000000000101000000010000000000000000000110000001
001000000000000000000010100111000000000010000000000000
111000000000010000000010100111100000000000000100000000
100000000000100000000100000000000000000001000011000000
110000000000000000000000000000011000000100000000000000
111000000000000000000011100000010000000000000000000000
000001000000000000000000000000000000000000000000000000
001010001000000000000000000000000000000000000000000000
000000000000001000000000010111100000000000000100000000
001000000000000111000010010000000000000001000000000000
000000000100100000000000000000001100000100000100000010
001000000000010000000000000000010000000000000000000001
000000000000000001100011000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000001011001100000000001001100000000110000000010
001000000000101001100000000001101011000000010000000000

.ramt_tile 10 4
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010010000000000000000000000000000

.logic_tile 11 4
010000000000001000000000000000000000000000100100000000
001000000000000111000000000000001010000000000000000000
111000000000000111000000001000000000000000000000000000
100000000010001011000000001101000000000010000000000000
110000000000000111000000001001100000101001010000000000
011000000000000000000000001101001000110110110000000000
000001000000000111100011100000011000000100000000000000
001010000000000000000011010000000000000000000000000000
000000000000000001000000010000000000000000000000000000
001000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000011001110000010100000000001
001000000000000001000000000000000000000010100000000011
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100001000
010000000100000000
100000000100000001
000010000100010010
000000110100010000
001100000100001000
000000000101000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000101100000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000101000110000111011010001000010000000000
001000000000000001000010111101011001100001000000000000
011000000000001111000110000011000001100000010000000000
000000000000000001000110100101001111000000000000000000
000000000100001011100010100001000000011001100000000000
001010000000000001000100000000001000011001100000000000
000000000000000000000000011000000001001100110000000000
001000000000000101000010010111001010110011000000000000
000001000000000001100110101000011100010000000000000000
001000000000000101000000000011011110100000000000000000
000000000000000000000110001001111000101000010100000000
001000000000000101000000001001011100110100010010000000
000000000000101101000110000001111110001100000000000000
001000000001000101000000001111001010000000110000000000
010000000000001001000000010111101000000011000000000000
101000000000001011000010001001011101001100000000000000

.logic_tile 2 5
010000000000100111000000001000011100011010010000000000
001000000001010000100010101011001001100101100000000000
011010100000000011100000000111011000001100000000000000
000000001010000111100010010111011000000000000000000000
010000000000000111000111100000000000000000000110000001
111000000000000000000100000011000000000010000010000001
000000000000000000000111000001100001110000110000000000
001000000110000000000100001011001110001111000000000000
000000000000101000000010100011100000000000000100000000
001000000001001001000100000000100000000001000000000000
000000000000000101000110000111001100010101010100000000
001000000000000000100010110000000000010101010000000000
000000001110001001100000000000000000000000100100000001
001000000000001011100000000000001010000000000011100000
010000000001010000000000001101100000000000000000000000
101000000000101101000000000001100000111111110000000000

.ramb_tile 3 5
010000000000000000000010010000000000000000
001000000000000000000010100011001101000000
011000000001000111100111111011100001000000
000000000000001001100110101011001001100000
110000000001000000000000001000000000000000
111000000000000000000000001001000000000000
000000000000000000000010000000000000000000
001000000000000000000100001011000000000000
000000100000000000000111111000000000000000
001000000000000111000011011101000000000000
000000000000000000000010100001100000000000
001000000000000101000100001001000000100000
000010000000000000000010000000000000000000
001001000000000000000000001001000000000000
110010000000000111000000001000000000000000
111001000000000000100000000001000000000000

.logic_tile 4 5
010001100000000000000000000101100000000000000100000000
001010101110000101000000000000100000000001000000000000
111000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000010001001100000000000000000000000000110000001
111000100100001001100000000101000000000010000000000100
000000000000000000010000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000001001010000000000000000000000000000100101000110
001000001100000000000000000000001010000000000000000100
000011100000000000000111000000000000000000100100000000
001000000000000000000100000000001000000000000010000000
010000000000000000000000000000001010010101010100000001
101000000000000000000000000101000000101010100000000000

.logic_tile 5 5
010001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
011000000000000000000000001111000000100000010000000000
000000000000000000000000000101101111110110110000000000
000000001000000101000010110000000000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000101000000000000000000000000000000000000000
001000000000011111000000000000000000000000000000000000
000001001011000000000000010000000000000000000110000000
001010000000100000000010011101000000000010000001000000
000000000000000001100000010101011101001010000000000000
001000000000000000100010010101011100100000100000000000
000000001000000000000110100000000000000000000000000000
001010100000000000000010000000000000000000000000000000
000000000000000000000000000011101101011010010000000000
001000000000000000000000001101111100000000000000000000

.logic_tile 6 5
110001000000001000000000001000001011000000010010000000
001000100000000001000010100001001010000000100000000000
011000001000000000000110101011011100101001000000000000
100000000000000101000010100111111011111001100000000000
110000100000100000000010000101000000111111110000000000
111000000000010101000010111001000000010110100010100000
000000000000000101000000010000001100101010100100100000
001000000000000000000011101011010000010101011010000010
000000000110100000000110001111011000100000000000000000
001000000001011101000010101001111100000000000000000010
000000000000000000000111100000000000000000000000000000
001000000000000000000010010000000000000000000000000000
001000000000000011100111110000011010100000000000100001
001000000000000000000010010001011011010000000000000000
010000000000000000000000000111001101011100000000000000
101000000000000001000000001011011101101110100000000000

.logic_tile 7 5
010100000001000000000110100001000000100000010000000000
001000000000001101000010111101101000110110110000000000
111000000000000000000011110111100000000000000100000000
100000000000000000000111110000100000000001000000000001
110110000000001000000010101111001010000000000000000000
111000000001011101000110111001001101000100000010000000
000000000000000000000111101111111100111001000000000000
001000000000000000000000001011001001110101000000000000
000000000001001000000000010000000000000000000000000000
001000000000011001000010010000000000000000000000000000
000000000000001001100111011000001101000001000000000000
001000000000000101100011100111001100000010000010000000
000000000000001111100111100111001011001010100000000000
001000000000001001100010110111111101001011110000000000
000000000000001111100110100001011011000001010000000000
001000001000001001100000001111111001101111010000000000

.logic_tile 8 5
010010100000001000000110100111111011101000000000000000
001000000000000111000100001011011110110110110000000000
000000000000001000000111011111101101111110110000000000
000000000000001001000111110111111001101001110001000000
000000000000000000000111111111000001000000000010000000
001000000000000000000111100001001100010000100000000000
000000000000000000000000011000000000011111100000100000
001000000000000111000010001011001001101111010000000000
000000000000000000000000001101001111101100010000000000
001000000001010000000010111001111101011100010000000000
000000001000000001000010101000011101110001010000000000
001000001100001111000111110101011100110010100000000000
000000000000001000000000000000011110110001010000000000
001000000000001111000010110001011011110010100000000000
000000000000000001100111000000011000000100000000000000
001000000000010001000111110000000000000000000000000000

.logic_tile 9 5
010000000000000001100000000111100000000000001000000000
001000000000000000000010100000100000000000000000001000
111000000001001000000000000001100000000010101011000001
100000000001000001000000000000001000000001010010100101
010001000000000001100010000000001000001100110100000000
011010000001010000000000001011001010110011001000000000
000000000001000111100000001011001011000100000000000000
001010000000000000000000001111111100000000000000000000
000000000110000000000000010111100001001100110100000000
001010101010000000000010000101101000110011001000000000
000000000000000001000000000101100000010110100000000000
001000000000000000000000000000000000010110100000000000
000001000110000000000000000111100000010110100100000000
001010000000000000000000000000100000010110100000000000
110000000000000001100000010101101011011110100001000000
111000000000000000000010000000011100011110100000000000

.ramb_tile 10 5
010000000000001001100000010000000000000000
001000000000001111100011111101001001000000
011000001000101111000111110011100000100000
000001000011001111100111100001101010000000
110000000000000000000110000000000000000000
111000000001000111000100000001000000000000
000000000000001011000000001000000000000000
001000000100101011000000001001000000000000
000000000000000000000000001000000000000000
001000000000000000000000000001000000000000
000000000000000000000000001111000000100000
001000001000000000000010100101000000000000
000000000000000101000010001000000000000000
001000000000000000100100001001000000000000
010000000000100000000000001000000000000000
111000000010000000000000000001000000000000

.logic_tile 11 5
010000000000000000000000000101100001100000010100000100
001000000000000000000011001011101100110110110000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
011000001110000000100000000101000000000010000000000000
000001000000000000000000000000000000000000000000000000
001000101000100000000010100000000000000000000000000000
000000000000010000000000010000000000000000000000000000
001000000000100000000011010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000001001000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000101000000010101100000000000001000000000
000000000000000000100010010000100000000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001010000000000000000000
000000000000001000000010000000001000001100111000000000
000000000000000011000010110000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 6
000000000000000000000111001101011001010010000000000000
000000000000001101000000000111001000001000010000000000
111000000000001101100110101011011000010000110000000000
100000000000000101000010110111011110000000100000000000
000000000000000000000000000000001100000100000110000001
000000000000010001000000000000010000000000000000000000
000000000000000101000110110000000001000000100100000000
000000000000000101000010100000001010000000000000000000
000000000000000000000110001101100001110000110000000000
000000000000001101000000001101101101001111000000000000
000010000000000000000000000001001101000001100000000000
000001000000000000000011100000001001000001100000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000000101000000000010000000000100
000000000000000001100000000000000000000000100000000000
000000000000000001000000000000001001000000000000000000

.ramt_tile 3 6
000000010000000000000000010000000001000000
000000000000000000000011000101001001000000
111000010000001000000000011111100001000000
100000000110001111000011001101101010010000
010000000000000111100111111000000000000000
110010000000000000100010011101000000000000
000000000001001001100010010000000000000000
000000000110100011100011010011000000000000
000000000010000001000010000000000000000000
000000000000000000000000001001000000000000
000010100001000000000000000111100000000000
000000000000100000000000001011000000100000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
010000100000000101100110100000000000000000
010001000000000000000000001101000000000000

.logic_tile 4 6
000100000000000000000110010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
011000100001000000000000000000001010101000000100000000
000001000000100000000010111001000000010100000000000100
010001000010000111100000000000011110110000000100000000
100000000000000000000000000000001010110000000000000000
000000000000000000000000000011011110101000000100000000
000000000000000000000010010000000000101000000000000000
000000000000000001100000000101111101111110110000000000
000000000000000101000000001111111001010110110000000000
000000000000000000000010010011111101101111010000000000
000000000100000001000010100111101011101111100000000000
000001000000001000000110110000001100110000000100000000
000000000000000011000011000000001010110000000010000000
110000000000000001000000000001011101101111010000000000
100000000000000101000000001111101011101111100000000000

.logic_tile 5 6
000000000000100000000000011011101110111100000000000000
000000000001010000000010100101000000000000000000000000
011000000000000000000000000000001011110000000100000000
000000000000000000000000000000011010110000000000000000
010010100000000000000110011000011010101000000100000000
100001000000000000000010110111000000010100000000000000
000000000000001011100000001000000000100000010100000000
000000000000001111100000000101001011010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001100000001000000001100000010100000000
000000000000000000100000000101001111010000100000000000
000000000000001000000000000000011010110000000100000000
000000000000001011000000000000001001110000000000000000
110000000000000001100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 6 6
000000001010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000110000000001011110001010000000000
100000000000000000000000001011011001110010100000000010
110001000010100000000010111000000000000000000110100000
110010100000000000000011100101000000000010000000000010
000000000010000111100000000001011100111001100000000000
000000000000000000000000001101101111110000100000000000
000000000000000000000110010000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000100000001111000100000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110001000000000101100000001001001100111110110000000000
110010000000000000100000001011111111011110100000000000

.logic_tile 7 6
100000000000101111000000010001011100010000110000000000
000000000001001111000010101001011101100110110000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000110000000000110010000000000001111000100100000
110000000000000000000110100000001101001111001000000000
000000000000000000000000000011011110011111100000000000
000000000000000000000000001101101110000010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000010011100001000000010110100000000010
000000000000000000000000000000000000010110100000000000
000010101100000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
010000000000100011100010100111100000000000000000000000
100000000000010000100100000000100000000001000000000000

.logic_tile 8 6
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000101110000101000010101001111010000100000000000000
000000000001000000100110101001011001101000010000000000
111000000000000101000111100011001111111110110000000000
100010000110100101100110101011001110010110110000000000
110010101100100000000010100111100000000000000100000000
010001000001001101000010110000100000000001000000000100
000010100001000111100010101101011000010111110000000000
000000000100101101000110111001100000101001010000000000
000001000000101000000010001101011101111000000000000000
000000100001010011000011001001101011110101010000000000
000000000000011001100110000001011001100001010000000000
000000000000000001000000001001111010110101010000000000
000010000000101001000000001011101111111001110000000000
000001000000010001000000000001101100110100010010000000
010000000000010000000000010001101000101000010000000000
110000000000000001000011100101111000000000010000000000

.ramt_tile 10 6
000000010000001111100111111000000000000000
000000001100001111100110011111001100000000
111000010000001111100111101101100001000000
100000000000000111100000001011001000010000
110000000000000000000000000000000000000000
110000000000000000000000001011000000000000
000000000000000111000011100000000000000000
000000000010000000000100000001000000000000
000000000110000000000000010000000000000000
000000000000000001000011010001000000000000
000001000000000000000111100101100000000000
000000000000000000000000001001100000010000
000000000000000000000010000000000000000000
000000000000100000000000001001000000000000
010000101100000000000111101000000000000000
010001000000010000000100001001000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
010000001000000000000000000011100001100000010000000000
100000000000000000000000000111101111000000000000000000
000000100000000000000000000000011101110000000111000000
000001000000001111000000000000001010110000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000000011100000000101101101101000010000000000
000000000000000000000000000001011000000100000000000000
110000000000000000000111000000000000000000000000000000
100000001000000000000100000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000010000000000010
000100010000000000
010000000000000000
000000000000000001
000000000000000010
000000000000010001
001100000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000001100000011100000000001001000001100110000000000
000000000000000000000000000000000000110011000000010000
011000000000000011100000000000011100000100000111100000
000000000000000000100000000000000000000000000001000110
110100000000000000000011100000000000000000000110100000
010000000000000000000000001101000000000010000010000011
000000000000000000000000010000001011001100110100000000
000000000000000000000011010000011000001100110000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000000000000000000000011010000100000111000001
000000000000000000000000000000010000000000000010100100
010000000000000000000000000011100001110110110000000000
100000000000000000000000000000101100110110110000000110

.logic_tile 2 7
000001000000100000000000000000001100000100000100100000
000010100001000000000010010000010000000000000000000000
011000000000000000000110100000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000010001100000000000000000000000
000000000000000001000011110000100000000001000000000000
000000000001000000000000000000000000000000000100000000
000000000100100000000000001101000000000010000000000000
000000000000000001100110000000001100000100000100000000
000000000000000000000000000000000000000000000000100010
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101000001100110010000000000
000000000000000000000000000000001111100110010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000001000000001000000
000000000000000000000000001101001100000000
011000000000001111100111101111000001000000
000000001100001111000011000001001100010000
110000000000100000000111100000000000000000
110000000001000000000000001101000000000000
000010100000000011100111101000000000000000
000001000000000000100100001001000000000000
000000100000000111000000001000000000000000
000000000000000000100010101001000000000000
000001100001001111000000001011000000000000
000011000110100111000000000111100000100000
000000000000100101100010001000000000000000
000000001111010000000000000101000000000000
010000100000000000000000000000000000000000
010000001000001111000000000011000000000000

.logic_tile 4 7
000000000000000001100000000101111110101000000100000000
000000000000000000100000000000110000101000000000000000
011000000000001101000000001111001011111110100000000000
000000000000001101100000000101111110110110110000000000
010010100000000000000010101001001110110000010000100000
000001000000000000000000000001001111100000000000000000
000000000000001000000000010000011111110000000100000000
000000000000001101000010000000001111110000000010000000
000000001000000000000110101011011000110000010000000000
000000001100000000000000000001101111100000000000000000
000000000000000000000000001000000000100000010100000000
000000000000000000000010011111001110010000100010000000
000000000000101000000010101111100000101001010100000000
000000000000000001000000001111100000000000000000000000
010000000000001001100110000000011101110000000110000000
000001000110001011000010100000011111110000000000000000

.logic_tile 5 7
000000000001001001100110000000011010110000000100000000
000010101000000111000000000000001000110000000000000000
011000000000000000000110100001000000100000010100000000
000000001100000000000100000000001001100000010000000000
010000000010000101000010100111100000100000010100000000
100000000000000000000100000000101000100000010000000000
000000000000001000000000000001011100101000000100000000
000000000000001011000000000000000000101000000000000000
000000000000010000000000000000011100110000000100000000
000000000001100000000000000000001000110000000000000000
000000000100001001100000000001000000100000010100000000
000000001110001011000000000000001000100000010000000000
000000000000000011100000000000000000100000010100000000
000000000000000000100000000001001010010000100000000000
110000000000000000000000010101001111111110110000000000
100000000000000000000010000001101001011110100000100000

.logic_tile 6 7
000000000000001111100000000101001011101000000000000000
000000001111001101100000001111011101010000100010000000
111000000000000000000010000011000000000000000100000100
100000000000000000000100000000000000000001000100000000
010001000000001000000011110111011010100000000000000000
110010000000001101000010100001111111110000010010000000
000000000000000101100000010000000001000000100100000000
000000000000000000000010100000001111000000000100000000
000000000000001000000000011001001010100000010000000000
000010100000000101000010010101001111010000010010000000
000000000000001000000000001111011110111111100000000000
000000001100000101000011110111101010110110100010000000
000001000000000000000010110001101010110111110000000000
000010000000000000000111101111101101111001010000000010
010000000001010001100000010000011100000100000100000000
100010100000100001100010100000000000000000000110100010

.logic_tile 7 7
000000000000000000000011100001000000000000000110000001
000000000000000000000000000000100000000001000000000011
111000001000000000000011110000000001000000100110100000
100000000000000000000011110000001011000000000001100000
010000000000000000000111100111000000000000000100000001
110000001110000000000000000000000000000001000010000001
000000000001000000000000000000000001000000100100000001
000010000000100000000010000000001111000000000000100101
000000000000100000000000000000000000000000000100000100
000001000000010000000010001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001100000000000000000011000000100000100000111
000000000001110001000000000000010000000000000000000010
000000000001000000000000000001100000000000000110000010
000010101110100000000010000000100000000001000000000001

.logic_tile 8 7
000000000000000000000000011000000000000000000100000000
000000000000000000000010010001000000000010000000000001
111000000001001000000000001000000000000000000110000001
100000000000101011000011101011000000000010000010100111
010000000001010000000010111000011110101011110000000000
110000000000100000000011011011010000010111110010000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000001010000000010010000001000000100000000000000
000000000110100000000011100000010000000000000000000000
000000000110000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 7
000000000000001111100111100000000000000000000100000000
000000000000000111000011111001000000000010000000000000
111000001000001000000000011000000000000000000100000000
100000001010000111000011111101000000000010000000000000
010001000000001000000010100001000000000000000100000000
110010000000001111000000000000000000000001000000000000
000000100000001000000000010001100000000000000100000000
000000000000001111000011100000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000001000000000000000000100000000
010010100000000000000000000101000000000010000000000000

.ramb_tile 10 7
000000000000000000000111100000000001000000
000010100001011111000011111001001011000000
011000001010000011100000000001000001000001
000000000000100000100000001001001000000000
110001000000100000000011111000000000000000
110010001001010000000111100111000000000000
000000100000000111000011010000000000000000
000000000000000000100111101101000000000000
000001000000010000000000010000000000000000
000000100000100000000011101011000000000000
000000000000000000000000001101000000001000
000001000000000000000000001101100000000000
000010001010000000000010011000000000000000
000001001011010000000011011111000000000000
010000000000000111100111000000000000000000
110000000000010000100000001111000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000100100000000
000000001000001101000010100000001000000000000001000000
111000001010000000000000000111101010000010100000100000
100000000000000000000000000000110000000010100010000000
010000000000000000000111100000000000000000000000000000
010000000000000000000110110000000000000000000000000000
000000000001000101000010100000011010000100000100000000
000000000000101101100110110000010000000000000001000000
000010000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000001000000
000001000001010000000000001000000000000000000110000000
000000100000100000000000000101000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000001000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001011000000000001000000

.logic_tile 12 7
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
111000000010010000000011000000000000000000000000000000
100000000000001101000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000001000000
000000100000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000001000000

.io_tile 13 7
100000000000000010
000100000000001000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001001010000000000
000000001000000000
010000000000000010
011000000000000001
010001011000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 2 8
000010000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111000000000001000000000000000100000000
000000000000100000100010110000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000001111011010000010110000000010
000000000000001101000000000101011010101001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000010000000000000000000000000000000000
000000000000100000000000001011001010000000
111010010000001000000000001001100001000000
100000000110001001000000001101001111010000
110000000000000111100111100000000000000000
110000000000001001100110011101000000000000
000000000000000111100010010000000000000000
000000000000000111000011110101000000000000
000000000000001000000000001000000000000000
000000000000000111000011100101000000000000
000000000000000000000000000011000000001000
000000000000000000000000001101000000000000
000000000010000000000011101000000000000000
000000000000000000000100001101000000000000
110000000000000001000000011000000000000000
110000000000000000000011000101000000000000

.logic_tile 4 8
000000001110001101000000000111100000101001010100100000
000000000000001001100000000101100000000000000000000000
011000000000000000000000000000011101110000000100100000
000000000000000000000000000000001111110000000000000000
010000000000000001100000011101001110101111010000000000
000000000000000000000011011101111111101111100000000000
000000000001010000000010101011101110101011110000000000
000000000000000000000100000111111111100111110000000010
000000100000001000000010000001011110101000000100000000
000001000000000001000100000000010000101000000000000000
000000000000001000000000001000000001100000010100000000
000000000000000001000010100111001111010000100000000000
000000000000000000000110100111001100111111010000000000
000000000000000000000010010001111111011111000000100000
010010100000001000000000010000001101110000000100000000
000000001010001011000010100000001111110000000010000010

.logic_tile 5 8
000000000000000000000011100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
011000000000000011100000011001101111111011110000000000
000000000000000101100010000111011010100011110000000001
110000000000000000000110000000000000000000000000000000
010010000000000000000100000000000000000000000000000000
000001000000001000000000000101001110010100000010100000
000010000000000101000000000000100000010100000010000100
000000000000000000000000011001100001000000000100000000
000000000000000000000011100011001001100000010101000100
000000000000001000000000001111011110100000010010000000
000000000000010001000000000111111001101000000000000000
000000000000000001000110001001100001001111000100000101
000000000000000000000000000011001001101111010101100100
010000000000001000000111000000000000000000000000000000
100000000000001011000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111011100000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000001
010000000000000000000000000001000000000010000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000001000000000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000001100000000000000001100000010000000000
000000000000000000100000000101001111010000100000000100
000010100000000011100000000101011110000010100000000010
000000000000000000000011110111010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000011011001100000000000000
000000000000000000000000000000001000001100000000000000
000010100000001000000000000000011011100000000000000000
000001000000000101000000001001011110010000000010000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000001000000000111000011110101111010000010100000000000
000000100000100000000011101101100000000000000000000000
111010100000000000000000000000000000000000000000000000
100000000000001111000010100000000000000000000000000000
010000000010000111000010100000001100000100000110000000
010000000000000101000000000000010000000000001000000000
000010100000000101100000001101101010100000000000000000
000000000110000101000010100111001001000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111111100100000000000000000
000000000000000001000000000001101001000000000010000000
000000000000000000000000000000011100000100000100000000
000010100001000000000000000000000000000000000010000000
010000000000001000000110101001101010000000000000000101
010000000100000101000000000101111010000001000000100000

.logic_tile 9 8
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000001010111100000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000001000000110100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000001000000000000000001010001000000000000101
000000000000001001000000000011001110000100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001100000000110000000000
000000000000000000000000000000001010000000110000000000

.ramt_tile 10 8
000000010000101000000000010000000000000000
000000000000001011000011011011001010000000
111000010000000011100111100011100001000010
100000000000000000100100001101101001000000
110001000000100011100000000000000000000000
110000000000000000000010011001000000000000
000000000000001000000000001000000000000000
000000000000001011000000000001000000000000
000000000100000000000000000000000000000000
000000000000000000000010010001000000000000
000000000000001000000000011111100000000000
000000000000000011000011010101000000010000
000000000100000111100010000000000000000000
000000000000000001000100000111000000000000
110000000000000111100000000000000000000000
010000000000000000000000000111000000000000

.logic_tile 11 8
000001000000001000000110000000011000110000000100000000
000010000000001111000010110000011101110000000000000000
001000000000000101000111100000000000000000000000000000
101000000000000000100010110000000000000000000000000000
110000000110000111100000010011101100111100010100000000
110000000000000000100011110000011101111100010000000000
000000000000000011100111110001101001000100000000000000
000000000000001111100111100111111000000000000000000000
000010100000000000000010101000001100111100010100000000
000000000000000000000010101101011101111100100000000000
000001000000000111100000001011000000101001010100000000
000010100000000000100000001101100000000000000000000000
000000000000001000000011000001011010101000010100000000
000000000000001011000000000001101101111000100000000000
010000000000000000000000000011000000100000010100000000
110000000000000000000000000000101011100000010000000000

.logic_tile 12 8
000000000000000001100110101000000000000000000000000000
000000000000000000000000001011000000000010000000000000
101000100000000011100000000101101110000110100000000000
001000000000000000100000001001011011001111110000000000
110000000000000101000010100000000001000000100000000000
010000000000000000100110110000001100000000000000000000
000000000000000111100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000101000000000010001011000111111110100000000
000000000000000001000010001101001010110110100000000000
000000000110000000000000010000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000010000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000001001000
010010000000000000
100110110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000001000000
000000000001000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000001000000000010000100000000000
000000000000000000000000000011001011100000010010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000010000000
000000000000001000000000001101101010010100000100000000
000000000000000111000000001111010000111100000010000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 9
000001000000000001100110000111100000000000001000000000
000000100000000000000000000000000000000000000000001000
011000000000001101000110010101011101001100111000000000
000000000000000111000010000000101000110011000000000000
110000001100100000000011101000001000110011000000000000
110000000001000000000000000111001011001100110000000000
000000000000000000000000010001111000001100000100000000
000000000000000000000010000111101000000100000100000000
000001001110000000000000010000011000000011110000000000
000010100000000000000010000000010000000011110000000000
000000000000001000000000001001101100000000010100000000
000000000000000001000000001101011110000001010100000000
000000000100100000000011001001101001100000000000000000
000000000001010111000000000111111000000000000000000000
010000000000001001100000000001111001011101000100000000
100000000000000001000000000111011001101001000100000000

.ramb_tile 3 9
000000000000001111100111111000000000000000
000000000000001111100111000011001000000000
011000000000000101100000011011000000000000
000000000000000000100011100001001001000001
110000000000000111000000010000000000000000
110000000000000000000011111001000000000000
000000000000000001000000000000000000000000
000000000000000000000000001101000000000000
000000000000001001000000010000000000000000
000000000000000101100011011011000000000000
000000000000001000000000000001100000000000
000000000000001011000000000011100000000001
000000000000000000000011100000000000000000
000000000000000000000000000101000000000000
010000000000000000000000000000000000000000
110000000000000000000000000001000000000000

.logic_tile 4 9
000000000000000001000000000011011000100000010000000000
000000000000000000000000001011011011100000100000000000
011000000000001101000010000001100001100000010100000000
000000000000000001100100000000001011100000010000000001
010000000001000000000110000001011110111110100000100000
000000000000000000000100001101001100111001110000000000
000000000000000101000000011000011110101000000100000000
000000000000000000000010011101000000010100000010000000
000000000000001101000110001101100000101001010100000000
000000000000001011000010010101100000000000000000000010
000000000001010000000000001000000000100000010100000000
000000000000000000000000001101001101010000100000000000
000000100000000000000000000101111000101000000100000000
000001000000000000000000000000100000101000000000100000
010000000000001111100000011000000001100000010100000000
000000001010000101100010001101001111010000100000000000

.logic_tile 5 9
000010000000101111100010100000000000000000000000000000
000001000001000111000000000000000000000000000000000000
011000000100000000000010100001011000100000010000000001
000000000000001111000111111001001000010100000000000000
010000001011010000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
000000000000000000000000000001011111100000010000000000
000000000000000000000000001001011001010100000001000000
000000000110000000000000000101011100101000000100000000
000010100000000000000000000000010000101000000000000000
000000000000001000000111101001101110101111010000000000
000000000000000001000100000111101001011111010010000000
000000000000000011100000001011100000101001010100000000
000010000000000000000000000011100000000000000000100000
110000000000001000000010100000000000000000000000000000
100000000000000011000100000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000001011011111101000010000000001
000000000000000111000000000011111010001000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000111110000000000100000010100000000
000010001000000000000110001101001000010000100000000100
000000000000000111100000000001000001100000010100000000
000000000000000000100000000000001001100000010000000010
000000001010000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101111100101000000000000000
000000000000000000000011111011011011010000100010000000

.logic_tile 7 9
000000100000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000111000110000111111101111111000000000001
100000000000000000100010111111111111101001000000000000
110000100000000000000000000101100000000000000000000000
010001000000010001000000000000000000000001000000000000
000000000000001101000000001111011000111100000000000000
000000000000000001000000001011110000010100000000000000
000000000000100000000110000101011101000000010000000000
000000000000000000000010010000011010000000010000000000
000000000000000000000110111000011100000001010000000100
000000000000000000000010101001010000000010100001000000
000000000000000000000010101011000000010110100100000000
000000000000000000000110111011101000110110110000000001
110000000000000011000110111000011010100000000000000000
110000000000000000100010010001001010010000000000000000

.logic_tile 8 9
000000100000100000000000001000011011100000000001000000
000000000001010101000011111101001110010000000000000000
111000000000000000000110010000011101110100000000000000
100010000000000000000110001011011001111000000000000100
010001000000100001000000010000000000000000000000000000
010010101011000000000011010000000000000000000000000000
000010000000001000000011100000011000000100000100000000
000000000000001001000100000000010000000000000110000000
000000100000000001000110000000011100100000000000000000
000000000000000000000100000001001010010000000000100000
000000000000000001000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000000000000000000000011001010011111110000000000
000000000000000000000000000000011000011111110000000001
010000000000000001100000000001000000110110110000000100
100000000100000000100000001101001100111111110000000000

.logic_tile 9 9
000000000000000011100111000111011100000010100000000010
000001000000000000000100000101010000000011110000000000
111000000000000000000000010111101010101001010000000000
100000000000000000000010001011101001010110000000000100
010000000000101011100011010101100000000000000100000001
110000000101001111100011110000100000000001000100000000
000000000000000000000000011001100000101001010000000000
000000000000000000000011101011101110100000010000000000
000000000000100000000110000101000000000000000110000000
000010100001010000000000000000000000000001000100000000
000000000000000000000110000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000100000110001000000000001001001010101000000000000000
000100000001011001000000000111010000000000000000000000
010000000000000111000110000000000000000000000000000000
100000000000000000100100000000000000000000000000000000

.ramb_tile 10 9
000000000000001000000011111000000000000000
000000000000001111000011101011001001000000
011000000000000011100000010101000001000000
000000000000000111000011111101101011000001
110000001100000000000111101000000000000000
110000000000000000000111010101000000000000
000000000110000111100111100000000000000000
000000000000000000100111111111000000000000
000001000000000000000000001000000000000000
000010000000000000000000001101000000000000
000000000000000000000000010001100000100000
000000000000000000000011001001100000000000
000000000110000000000011110000000000000000
000000000000000000000011000001000000000000
010000000000000000000000001000000000000000
010000000000000000000000000001000000000000

.logic_tile 11 9
000000100001010111100000010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
111000000000000101100110000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000001111100000000001100000010000100100000000
010000000000000111100000000000001010010000100001000000
000000000001000001100000000000000000010110100000000000
000000000000001101000000000101000000101001010010000000
000000000000100000000000000101011000000001010001000010
000000000000010000000000000000010000000001010000000000
000000000000000000000000011000000000001001000100000000
000000001010000000000010000001001000000110000001000000
000000001110000000000000010001011000101000000100000000
000000000000000000000010000000000000101000000000000000
110000000000000011100000001101111100111001010000000000
110000000000000000000000000101011111111100110000000000

.logic_tile 12 9
000010100000000000000000010011011100101001010100000000
000001000000000000000010001001110000111101010000100000
101000000000000000000000001011111010111001010010000000
101000000000001101000000001101001011111101110000000000
010000000000000000000110111101011011000000100000000000
110000000000000000000110100011111010000000000000000000
000000000000000101100000011101111100000000000000000000
000000000000000000000010101101001011000010000000000000
000000001100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000001001000
000001110000000000
000000000000000001
000000000000111110
000000000000110000
001100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000001011111101111000000000000000
000001000000000000000010111001101101101000000000000000
011000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011110001100000000000000
000000000000000000000000000000001110001100000000000000
000000000000000111000110010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000101000000000000011000000100000100000000
000000000000000000100000000000010000000000000100000001
010000000000000000000000001000000001101111010100000001
100000000000001101000000001001001101011111100110100001

.logic_tile 2 10
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000001000000000001101111001110000000000000000
000000000000001111000000000101001100110000100000000001
110000000000000000000000001000000001101111010000000000
010000000000000000000000000001001010011111100000000000
000010100000001111100000000000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000001101111100000001010100000000
000000000000000000100010001101010000000000000100000000
000000000000000000000000001101111011111100000000000001
000000000000000000000000000001011010111101000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000010000000000000011100000000000000000
000000000000000000000011101001001010000000
111000010000001000000000000011000001000000
100000000000001111000000001001001011000001
010000000000000011100011101000000000000000
110000000000000001100110001101000000000000
000000000000100011100010010000000000000000
000000000000010000000011000101000000000000
000000000000001001000000011000000000000000
000000000000000101100010100101000000000000
000000000000000000000000000011000000000000
000000000000000000000000001101100000000100
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
010010100000000000000010000000000000000000
010000000000000000000000000011000000000000

.logic_tile 4 10
000000000000000000000000001001111101100000000000000000
000000000000000000000000000011001101110000010000000000
011000000000000101000010101000000001100000010100000000
000000000000001101000000000101001001010000100000000010
010000000000000000000000001011011111101000010000000000
000000000000000000000000001011101100000100000000000000
000000000000000000000010101101100000101001010100000000
000000000000000001000100000101100000000000000000000010
000000000000000000000110100101111000101000000100000000
000000000000000000000000000000000000101000000000000000
000000000000000101100000000111000001100000010100000000
000000000000000001000010000000101010100000010000000010
000110100001010000000110000000011011110000000100000000
000101000001010000000000000000001000110000000000100000
010000000000001101000000000111100001100000010100000000
000000000000000001000000000000001010100000010000000000

.logic_tile 5 10
000000000000000000000000000101100000101001010100000000
000000000000000000000000001011100000000000000000000000
011001000000001000000000000000011101110000000100000000
000000000000000001000000000000011011110000000000000000
010000000000000111000110000000011010101000000100000000
100000000000000000000000001101010000010100000000000000
000000000000000000000000010111100001100000010100000000
000000000000000000000011110000001011100000010000000000
000000000000000001100000010000011010110000000100000000
000000000000000000000010000000011110110000000000000000
000000000000000000000000010001100001100000010100000000
000000000000000000000010000000001011100000010000000000
000000000000000111000000000000011010110000000100000000
000000000000000000000000000000011010110000000000000000
110000000000000001100000001000000000100000010100000100
100010000000000000000000001101001100010000100000000000

.logic_tile 6 10
000000000000000000000000011000000001100000010000000001
000000100000000000000010011101001100010000100000100000
111000000000000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000110000001
010000000000000000000010000011000000000000000100000000
010000000000000000000011100000000000000001000100000000
000000000000000001000110000101100000000000000100000000
000000000000000000000111100000000000000001000100000000
000001000000000001000000000000001010000100000100000000
000000100000000000000000000000010000000000000110000001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
100000100000000000000000001101000000000010000110000000

.logic_tile 7 10
000000000000000000000000000111111001001000000000000001
000000000000000000000010010000111110001000000000000001
111000000000100011100010100000000000000000100100000000
100000000001010000000000000000001010000000000010000000
010000001100000011100000000000000000000000100100000000
010000000000000111100011100000001010000000000000000000
000000000000000000000110000011101101001111100000000000
000000100000000000000000001101111111011111110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001101011111011111110000000000
000000000000000000000000001101111111001011110000000000
000000000000000001000011100000000001000000100100000000
000000000000000000000010000000001000000000000000000000

.logic_tile 8 10
000000000000001000000000010101000000000000000100000000
000000000000000011000011000000100000000001000000000000
111000000000000000000111000000000001000000100100000000
100000000000000111000110100000001001000000000000000000
110000000000000000000000010000000001000000100100000000
010000000000000000000011010000001000000000000000000000
000000000000000000000010100000011001110000100000000000
000000000000000000000010110111011011110000010000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000011100001000000000010000000000000
000000000000000000000000000001111011101110000000000000
000000000000000000000010001111111111101101010000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000011110000001001000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 9 10
000000000000100001100111101011111100001011100000000000
000001000001010101000110111111101010010111100000000000
111000000000000101100110100111111101101110000000000000
100000000000000101000011101101111011101101010000000000
010000001100100001000010111111101111001111100000000000
110000000001000111000010101001011011011111110000000000
000000000000000000000111001101011000111111100110000000
000000000000001101000011111111001001101111011000000000
000001001110100000000000010000000001100000010000000000
000010000001010001000010000001001111010000100000000000
000000000000001111100011011011101100001111110100000001
000000000000000001100110011001111110011111110000000000
000001000000101001000000000001011010110111110100000001
000010100001000001100011110101001100010111110000000000
110000000000001000000110000001001111111111100100000001
010000000000000011000111110101101000011111100000000000

.ramt_tile 10 10
000000010000000111100000010000000001000000
000000000000000000100011111011001011000000
111000010000001111100000000101000000000000
100000000000001111100000001101001010000100
110000000000001111100010000000000000000000
110000000000001111000010001101000000000000
000000000000000011000111110000000000000000
000000000000000000000011110001000000000000
000010100000000000000000000000000000000000
000001000000000000000010001001000000000000
000000000000000000000000001111000000000000
000000000000000000000000001101000000000100
000001000000000111100010001000000000000000
000010000000000000100000000101000000000000
010001000001000000000000001000000000000000
010000000000100000000000000001000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000011100000001010000000000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000001000000000000000000000001111000100000000
000000000000000001000000000000001000001111000000000100
101000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
010010000000000000
000011110001000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
001000000000001000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000001001101001110100110000000000
100000000000000000000000001001111111110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000110001000000000000011011111000110100100000000
000000000000001011000000000000111011000110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100011111001000000010000000000
000000000000000000000000000000011001000000010000000000

.logic_tile 2 11
000001000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
011000000000000101000010101000000001110110110010000000
000000000000000000000100001111001101111001110000000000
010000000000001001000111110001111110001000000100000000
010000000000001101000110000000111010001000000100000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000010101000001111001110000000000
100000000000000000000010011101101000010000100000000010

.ramb_tile 3 11
010000000000001000000000011000000000000000
001000000000001011000011011101001010000000
011000000000000111100000001011100001000000
000000000000000000000000000001101110100000
010000000000000011100011100000000000000000
111000000000000000100000000001000000000000
000000000000000011100111111000000000000000
001000000000000000100111111101000000000000
000000000000001001000000000000000000000000
001000000000000101000000001001000000000000
000000000000000000000000010011000000000000
001000000000001111000010100011000000000001
000000000000000000000000001000000000000000
001000000000000001000000000101000000000000
110000000000000000000000000000000000000000
011000000000000111000000000111000000000000

.logic_tile 4 11
000000000000000001100000000111111001111110110000000000
000000000000000000000000001101111011101101010000000000
011000000000000001100110000000000001100000010100000000
000000000000000000000000000011001000010000100000000000
010000000000001001100010011001001010101111000000000000
000000000000001001000010011101001011111111010000000000
000000000000000000000010000101011011111110110000000000
000000000000000101000000001101111000010110110000000000
000000000000000001000110100011000000100000010100000000
000000000000000000000000000000001010100000010000100000
000000000000000000000000001000000000100000010100000000
000000000000000000000000000101001100010000100000000000
000000000000000000000000000011011111111111100000000000
000000000000000000000000001101101011111001010000000000
010000000000000000000000000000000000100000010100000000
000000000000000101000010100011001101010000100000000000

.logic_tile 5 11
000000000000000011100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110000000000000000111100000100000010100000000
000000000000000000000000000000101000100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000101001010100000000
000010000000000001000000000001000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 6 11
000000000000000000000111000101101010110000100000000000
000000000000000001000100000101011000110000110000000000
111000000000000000000000000000011010000001010000000001
100000000000000000000000000101010000000010100000000010
010000000000001101000111100000001000000100000100000000
110000000000000001000010100000010000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000001101100000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000

.logic_tile 7 11
000000000000000000000000010001100000000000000100000000
000000000000000000000011100000100000000001000000000000
111000000000000000000111010000000000000000100100000000
100000000000000000000111010000001011000000000000000000
010000000000000000000000010111100000010110100000000000
010000000000000000000011011111000000000000000000000000
000000000000000101100010000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000001010000000110001000000000000000000100000000
000000000000100000000100001101000000000010000000000000
000000100000001000000000000001100000000000000100000000
000001000000001101000000000000100000000001000000000000
000000001110000001100110000111101101110000110000000000
000000000000000000100100000111011010010000010000000000
000000000000001000000000010000000001000000100100000000
000000000000001001000010110000001111000000000000000000

.logic_tile 8 11
000000000000000101000111011000000000000000000100000000
000000000000000000100111101101000000000010000000000000
111000000000000011100011111000000000000000000100000000
100000000000000000100011010001000000000010000000000000
010000000100100111000000001111001001010111110000000000
010000000001010000000000001111011001100111110000000000
000000000000000000000111001000000000000000000100000000
000000000000000101000010001001000000000010000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000011111101001000000000000
000000000000000001000000000001001010010110000000000000
000000001110101000000000001111001001010111110000000000
000000000000000001000010110011111001011011110000000000
000000000000000001000010100000001010000100000100000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 11
000000000000001101100000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
111000000100000101100111010000001111100011110110000000
100000000000000000000111110111011010010011110000000000
010000000000000111100110110001111110010111110000000000
010000000000000000100010100001111011101111010000000000
000000000000000111000000011101100000010110100100000001
000000000000000001000010001101001100111001110000000000
000000000000000001100000001001011000011111100000000000
000000000000000000100000000111011000101111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110000101101010010100000000000000
000000000000001011000100000101010000111100000000000000
110000000000000001000000001001100001101111010100000000
010000000000000000000010000101101000001111000000000010

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
010000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000010000000000010
010010110000000000
100000111000100010
001000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
010000000100000000
000000000100000001
000001010100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000001001000000100000
001000000000000000000010110011001110000110000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000110101111111111010110100000000000
001000000000000000100000001011011011111000100000000010
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000001000010010000000001001111000000000000
001000000000000000000010100000001111001111000000000000

.logic_tile 2 12
010000000000000000000110000001100000000000001000000000
001001000000000000000000000000000000000000000000001000
011000000000001001100011110101111110001100111000000000
000000000000000001000010000000101101110011000000000000
010000000000000000000111010001001000110011000000000000
111000000000000000000110001111100000001100110000000000
000000000000000111000110101101111110001001000100000000
001000000000000000000000001001011011000010000100000000
000000001100000000000111001111111001011101000100000000
001000000000000000000000001111011010010110000100000000
000000000000000000000110000000011000000011110000000000
001000000000000000000000000000000000000011110000000000
000000000000000001100111000011111001010100000100000000
001000000000000000000000000111111010100000000100000000
010000000000001001100110000001111001100000000000000000
101000000000000001000000001001011001000000000000000000

.ramt_tile 3 12
000000010000001000000000011000000000000000
000000000000001111000010011011001000000000
111000010000001000000000001101000001000010
100000000000001111000000001101101111000000
110000000000000000000110001000000000000000
110000000000000000000100000011000000000000
000000000000000000000000011000000000000000
000000000000001011000011110101000000000000
000000100000100001000000001000000000000000
000000000001010000000010000001000000000000
000000000000001000000000010001000000000010
000000000000001101000010110111100000000000
000000000000101000000110000000000000000000
000000000001000111000100001011000000000000
110000000000000001000000000000000000000000
110000000000000000000011110011000000000000

.logic_tile 4 12
010100000000000000000000001000000000010110100100000001
001100000000000000000000000101000000101001010000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101001000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
001000001110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111110000000100000000
001000000000000000000000000000011001110000000000000000
000000000000000000000000001000000000100000010100000000
001010000000010000000000001111001111010000100000100000
000000000000000000000000010111101110101000000100000000
001000000000000000000011110000010000101000000000000000
110000000000001000000000010000000000000000000000000000
101000000000000001000010000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000010100000011010010100110100000000
100000100000000000000000001011001011101000110011000000
110000000000000000000000000000000000000000000000000000
111000000000000000000010100000000000000000000000000000
000000000000000101000000000101101111111001110100000001
001000000000010000000000001011001001010001110000000100
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000101000111000001011100011001010110000000
001000000000000101000110100001101010011010100000000001
111000001010000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000001010000111000010100011101001010000100100000100
111000000000000000000000001001011011010001110000000000
000000000000000101000010100101001011001100000100000000
001000000010000101000000001001011100111100110000100000
000000000000000000000000000001011101110001110100000100
001000000000000000000000000000001001110001110000000000
000001000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000011101001011100111001010110000000
001000000000000000000000000101101001111010100000000000
000000000000000000000000001001100001010000100100000000
001000000000000000000000000011101010010110100000000010

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011111001111011010111100000000000
000000000000000000000011010101111001110111110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
001000100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
110000000100000010
100000000100000000
100000011100000000
000001111100000001
000000000100000010
000000000100110001
000000000100100000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
100100000100000000
000010000100000000
000010110100000000
000000000100000000
000000000100000000
011100000100000000
000000000100000000
001000000000001000
000100000000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000001001000000000000
001000000000000000000000000000001010001001000000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001001010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000100000000000000000000000000000000000000000
001000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000100000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000010000000100010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000110000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000001000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 7 17
100001111000000000
100000001000000001
010000000000000000
001000000000000001
000000000000000100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000001000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000001000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000111000000000
000000001000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 2 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 5 lvds_clock_$glb_clk
.sym 6 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 7 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8 r_counter_$glb_clk
.sym 39 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 49 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 50 rx_fifo.wr_addr_gray[6]
.sym 51 rx_fifo.wr_addr[0]
.sym 52 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 178 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 179 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 180 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 181 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 182 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 183 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 184 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 214 rx_fifo.wr_addr[0]
.sym 221 rx_fifo.wr_addr_gray[3]
.sym 291 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 292 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 293 rx_fifo.wr_addr[9]
.sym 294 rx_fifo.wr_addr[5]
.sym 295 rx_fifo.wr_addr[2]
.sym 296 rx_fifo.wr_addr[3]
.sym 297 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 405 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 406 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 407 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 408 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 409 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 410 $io_pmod[3]$iobuf_i
.sym 411 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 412 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 414 rx_fifo.wr_addr[3]
.sym 440 rx_fifo.wr_addr[5]
.sym 442 rx_fifo.wr_addr[2]
.sym 444 rx_fifo.wr_addr[3]
.sym 484 rx_fifo.wr_addr[9]
.sym 521 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 522 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 523 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 524 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 525 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 526 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 549 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 564 rx_fifo.wr_addr[4]
.sym 596 $PACKER_VCC_NET
.sym 600 $PACKER_VCC_NET
.sym 633 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 634 rx_fifo.wr_addr[6]
.sym 635 rx_fifo.wr_addr[7]
.sym 636 rx_fifo.wr_addr_gray[7]
.sym 639 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 640 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 748 rx_fifo.wr_addr_gray_rd[7]
.sym 751 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 771 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 777 rx_fifo.wr_addr[6]
.sym 779 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 787 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 789 i_rst_b$SB_IO_IN
.sym 794 rx_fifo.wr_addr[6]
.sym 823 rx_fifo.wr_addr[6]
.sym 825 rx_fifo.wr_addr[7]
.sym 830 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 849 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 860 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 864 w_rx_09_fifo_data[1]
.sym 865 w_rx_09_fifo_data[0]
.sym 944 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 966 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 974 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 977 w_lvds_rx_09_d0
.sym 978 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 980 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 981 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1024 w_lvds_rx_09_d1
.sym 1054 w_lvds_rx_09_d1
.sym 1055 $PACKER_VCC_NET
.sym 1090 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 1093 w_rx_24_fifo_data[0]
.sym 1095 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 1128 i_rst_b$SB_IO_IN
.sym 1143 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 1168 lvds_clock
.sym 1173 w_lvds_rx_09_d1
.sym 1174 w_lvds_rx_09_d0
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1188 $PACKER_VCC_NET
.sym 1205 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 1207 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 1209 lvds_rx_24_inst.r_phase_count[1]
.sym 1259 w_lvds_rx_24_d0
.sym 1271 $PACKER_VCC_NET
.sym 1283 w_lvds_rx_24_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1322 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 1331 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 1401 w_lvds_rx_24_d1
.sym 1402 w_lvds_rx_24_d0
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1416 $PACKER_VCC_NET
.sym 1462 w_lvds_rx_24_d1
.sym 1464 $PACKER_VCC_NET
.sym 1624 lvds_clock
.sym 1879 rx_fifo.rd_addr_gray_wr_r[0]
.sym 1880 rx_fifo.rd_addr_gray_wr[5]
.sym 1881 rx_fifo.rd_addr_gray_wr[4]
.sym 1883 rx_fifo.rd_addr_gray_wr[3]
.sym 1885 rx_fifo.rd_addr_gray_wr[0]
.sym 1886 rx_fifo.rd_addr_gray_wr[1]
.sym 1895 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 1896 rx_fifo.wr_addr[3]
.sym 1923 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 1947 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 1951 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 1952 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 1992 rx_fifo.rd_addr_gray_wr[1]
.sym 2005 rx_fifo.rd_addr_gray_wr[1]
.sym 2049 lvds_clock_$glb_clk
.sym 2063 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 2064 rx_fifo.wr_addr_gray[0]
.sym 2065 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 2066 rx_fifo.wr_addr_gray[1]
.sym 2067 rx_fifo.wr_addr_gray[5]
.sym 2068 rx_fifo.wr_addr_gray[3]
.sym 2069 rx_fifo.wr_addr_gray[4]
.sym 2070 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 2076 rx_fifo.rd_addr_gray[5]
.sym 2080 rx_fifo.rd_addr_gray[3]
.sym 2086 rx_fifo.rd_addr_gray[0]
.sym 2113 rx_fifo.rd_addr_gray_wr_r[0]
.sym 2117 rx_fifo.wr_addr[0]
.sym 2122 rx_fifo.rd_addr_gray_wr[3]
.sym 2129 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2135 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 2145 rx_fifo.wr_addr[5]
.sym 2152 rx_fifo.rd_addr_gray_wr_r[0]
.sym 2158 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 2159 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 2160 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 2161 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2162 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 2164 rx_fifo.wr_addr[0]
.sym 2170 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2199 rx_fifo.rd_addr_gray_wr_r[0]
.sym 2200 rx_fifo.wr_addr[0]
.sym 2205 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 2206 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 2212 rx_fifo.wr_addr[0]
.sym 2215 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 2216 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2217 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 2231 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2232 lvds_clock_$glb_clk
.sym 2233 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2234 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 2235 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 2236 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 2237 rx_fifo.rd_addr_gray_wr[2]
.sym 2238 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 2240 rx_fifo.rd_addr_gray_wr_r[4]
.sym 2241 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 2242 rx_fifo.wr_addr[0]
.sym 2247 rx_fifo.wr_addr_gray[4]
.sym 2254 rx_fifo.wr_addr_gray[6]
.sym 2263 rx_fifo.wr_addr[0]
.sym 2267 rx_fifo.wr_addr[9]
.sym 2269 rx_fifo.wr_addr[5]
.sym 2271 rx_fifo.wr_addr[2]
.sym 2279 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 2288 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2290 rx_fifo.wr_addr[5]
.sym 2291 rx_fifo.wr_addr[0]
.sym 2296 rx_fifo.wr_addr[7]
.sym 2297 rx_fifo.wr_addr[6]
.sym 2299 rx_fifo.wr_addr[2]
.sym 2300 rx_fifo.wr_addr[3]
.sym 2307 rx_fifo.wr_addr[4]
.sym 2319 $nextpnr_ICESTORM_LC_1$O
.sym 2322 rx_fifo.wr_addr[0]
.sym 2325 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2328 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2329 rx_fifo.wr_addr[0]
.sym 2331 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2333 rx_fifo.wr_addr[2]
.sym 2335 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 2337 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2339 rx_fifo.wr_addr[3]
.sym 2341 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 2343 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2346 rx_fifo.wr_addr[4]
.sym 2347 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 2349 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2352 rx_fifo.wr_addr[5]
.sym 2353 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 2355 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2357 rx_fifo.wr_addr[6]
.sym 2359 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 2361 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2363 rx_fifo.wr_addr[7]
.sym 2365 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 2369 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 2370 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 2371 rx_fifo.rd_addr_gray_wr_r[6]
.sym 2372 rx_fifo.rd_addr_gray_wr[6]
.sym 2373 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 2374 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 2375 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 2376 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2385 rx_fifo.wr_addr[6]
.sym 2392 rx_fifo.wr_addr[7]
.sym 2393 rx_fifo.wr_addr[4]
.sym 2394 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 2395 rx_fifo.wr_addr[3]
.sym 2396 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2398 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2401 rx_fifo.rd_addr_gray_wr_r[4]
.sym 2402 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 2405 rx_fifo.wr_addr[9]
.sym 2408 rx_fifo.wr_addr[6]
.sym 2410 rx_fifo.wr_addr[7]
.sym 2417 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2424 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 2425 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2431 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 2432 rx_fifo.wr_addr[9]
.sym 2435 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2438 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 2440 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2445 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 2447 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2448 rx_fifo.wr_addr[8]
.sym 2450 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 2454 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 2456 rx_fifo.wr_addr[8]
.sym 2458 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 2463 rx_fifo.wr_addr[9]
.sym 2464 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 2467 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 2476 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2479 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 2485 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2491 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2492 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 2493 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 2494 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 2501 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2502 lvds_clock_$glb_clk
.sym 2503 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2504 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 2505 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 2506 rx_fifo.wr_addr[8]
.sym 2507 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 2508 rx_fifo.wr_addr_gray[2]
.sym 2509 rx_fifo.wr_addr_gray[8]
.sym 2510 rx_fifo.wr_addr[4]
.sym 2511 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 2512 rx_fifo.wr_addr[2]
.sym 2516 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 2522 rx_fifo.wr_addr[9]
.sym 2525 rx_fifo.mem_q.0.3_WDATA
.sym 2529 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2530 rx_fifo.wr_addr[6]
.sym 2531 rx_fifo.wr_addr[5]
.sym 2532 rx_fifo.wr_addr[7]
.sym 2533 rx_fifo.wr_addr[2]
.sym 2535 rx_fifo.wr_addr[3]
.sym 2537 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 2540 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2541 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 2542 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2547 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 2557 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2558 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 2559 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 2560 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 2561 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2562 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 2563 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2564 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2565 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 2566 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 2568 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2569 rx_fifo.wr_addr[2]
.sym 2571 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 2573 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2574 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2576 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 2577 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 2580 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 2581 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 2582 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 2584 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 2585 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2586 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 2587 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2590 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 2591 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 2592 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 2593 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 2596 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 2597 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2598 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 2603 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 2604 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2608 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2610 rx_fifo.wr_addr[2]
.sym 2614 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 2616 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 2617 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 2620 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 2621 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 2622 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 2623 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 2626 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 2627 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 2628 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 2629 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2632 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 2633 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 2634 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 2635 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 2637 lvds_clock_$glb_clk
.sym 2638 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2639 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 2640 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 2641 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2642 rx_fifo.wr_addr_gray_rd[2]
.sym 2643 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 2644 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 2645 rx_fifo.wr_addr_gray_rd[8]
.sym 2646 rx_fifo.wr_addr[3]
.sym 2652 rx_fifo.wr_addr[4]
.sym 2653 $io_pmod[3]$iobuf_i
.sym 2654 rx_fifo.wr_addr[5]
.sym 2656 rx_fifo.wr_addr[6]
.sym 2657 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2658 $PACKER_VCC_NET
.sym 2659 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2662 rx_fifo.wr_addr[8]
.sym 2664 io_pmod[0]$SB_IO_IN
.sym 2666 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2668 rx_fifo.wr_addr_gray_rd[8]
.sym 2680 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2682 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2686 rx_fifo.wr_addr[6]
.sym 2693 rx_fifo.wr_addr[6]
.sym 2694 rx_fifo.wr_addr[8]
.sym 2698 rx_fifo.wr_addr[4]
.sym 2700 rx_fifo.wr_addr[2]
.sym 2702 rx_fifo.wr_addr[7]
.sym 2703 rx_fifo.wr_addr[3]
.sym 2706 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2715 rx_fifo.wr_addr[5]
.sym 2724 $nextpnr_ICESTORM_LC_4$O
.sym 2726 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2730 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2733 rx_fifo.wr_addr[2]
.sym 2736 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2739 rx_fifo.wr_addr[3]
.sym 2740 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 2742 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2744 rx_fifo.wr_addr[4]
.sym 2746 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 2748 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2750 rx_fifo.wr_addr[5]
.sym 2752 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 2754 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2757 rx_fifo.wr_addr[6]
.sym 2758 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 2760 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2762 rx_fifo.wr_addr[7]
.sym 2764 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 2766 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 2768 rx_fifo.wr_addr[8]
.sym 2770 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 2774 rx_fifo.rd_addr_gray_wr_r[8]
.sym 2775 rx_fifo.rd_addr_gray_wr[9]
.sym 2776 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2777 rx_fifo.rd_addr_gray_wr[8]
.sym 2778 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 2780 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 2797 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 2798 rx_fifo.wr_addr[5]
.sym 2799 rx_fifo.wr_addr[0]
.sym 2802 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 2803 rx_fifo.wr_addr[9]
.sym 2808 rx_fifo.rd_addr_gray_wr_r[7]
.sym 2811 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 2822 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 2828 rx_fifo.wr_addr[9]
.sym 2832 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 2838 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 2841 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2845 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2847 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 2848 io_pmod[0]$SB_IO_IN
.sym 2849 i_rst_b$SB_IO_IN
.sym 2861 rx_fifo.wr_addr[9]
.sym 2863 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 2869 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 2872 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 2880 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 2881 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 2899 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 2903 i_rst_b$SB_IO_IN
.sym 2904 io_pmod[0]$SB_IO_IN
.sym 2906 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 2907 lvds_clock_$glb_clk
.sym 2908 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 2912 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 2914 lvds_rx_09_inst.r_phase_count[1]
.sym 2915 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 2917 $io_pmod[5]$iobuf_i
.sym 2920 $io_pmod[5]$iobuf_i
.sym 2922 rx_fifo.wr_addr[9]
.sym 2927 rx_fifo.wr_addr[7]
.sym 2930 rx_fifo.rd_addr_gray[8]
.sym 2931 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2934 rx_fifo.wr_addr[7]
.sym 2940 $PACKER_VCC_NET
.sym 2947 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 2973 rx_fifo.wr_addr_gray[7]
.sym 2992 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3009 rx_fifo.wr_addr_gray[7]
.sym 3025 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3042 r_counter_$glb_clk
.sym 3045 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 3046 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 3047 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3048 lvds_rx_09_inst.r_phase_count[0]
.sym 3049 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 3050 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3051 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 3061 io_pmod[1]$SB_IO_IN
.sym 3066 rx_fifo.mem_i.0.0_WDATA
.sym 3072 rx_fifo.wr_addr[5]
.sym 3073 rx_fifo.wr_addr[2]
.sym 3075 rx_fifo.wr_addr[3]
.sym 3087 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3108 w_lvds_rx_09_d0
.sym 3110 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3117 w_lvds_rx_09_d1
.sym 3127 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3130 w_lvds_rx_09_d1
.sym 3132 w_lvds_rx_09_d0
.sym 3156 w_lvds_rx_09_d1
.sym 3160 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3161 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3163 w_lvds_rx_09_d0
.sym 3176 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3180 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 3181 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3184 w_rx_09_fifo_push
.sym 3185 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 3188 rx_fifo.wr_addr[3]
.sym 3191 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 3192 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3193 w_rx_09_fifo_data[0]
.sym 3197 rx_fifo.wr_addr[6]
.sym 3201 w_rx_09_fifo_data[1]
.sym 3204 io_pmod[0]$SB_IO_IN
.sym 3207 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3209 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3213 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 3234 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3238 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3239 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 3253 i_rst_b$SB_IO_IN
.sym 3254 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3255 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3257 w_lvds_rx_09_d0
.sym 3260 w_lvds_rx_09_d1
.sym 3265 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3266 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3267 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3268 i_rst_b$SB_IO_IN
.sym 3284 w_lvds_rx_09_d0
.sym 3291 w_lvds_rx_09_d0
.sym 3292 w_lvds_rx_09_d1
.sym 3304 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 3307 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 3309 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3311 lvds_rx_24_inst.r_state_if_SB_DFFER_Q_E
.sym 3312 lvds_clock_$glb_clk
.sym 3313 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 3315 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3316 w_rx_24_fifo_push
.sym 3317 io_pmod[1]$SB_IO_IN
.sym 3321 $io_pmod[0]$iobuf_i
.sym 3326 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 3337 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 3347 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3349 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3350 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3370 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3373 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3374 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3381 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3385 w_lvds_rx_24_d0
.sym 3387 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3398 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3412 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3413 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3414 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3415 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 3431 w_lvds_rx_24_d0
.sym 3432 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3433 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3443 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3444 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3445 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3446 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 3447 lvds_clock_$glb_clk
.sym 3450 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 3451 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 3452 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 3453 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 3454 lvds_rx_24_inst.r_phase_count[0]
.sym 3455 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3456 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3463 w_rx_24_fifo_data[0]
.sym 3467 $PACKER_VCC_NET
.sym 3469 channel
.sym 3470 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 3475 $PACKER_VCC_NET
.sym 3516 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3523 w_lvds_rx_24_d0
.sym 3525 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3526 w_lvds_rx_24_d1
.sym 3531 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3532 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3533 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3553 w_lvds_rx_24_d0
.sym 3555 w_lvds_rx_24_d1
.sym 3565 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 3566 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 3567 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 3568 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 3579 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 3604 rx_fifo.rd_addr[0]
.sym 3606 rx_fifo.rd_addr[7]
.sym 3646 w_lvds_rx_24_d0
.sym 3649 w_lvds_rx_24_d1
.sym 3707 w_lvds_rx_24_d1
.sym 3708 w_lvds_rx_24_d0
.sym 4138 $io_pmod[5]$iobuf_i
.sym 4159 o_shdn_tx_lna$SB_IO_OUT
.sym 4281 rx_fifo.rd_addr_gray[4]
.sym 4283 rx_fifo.rd_addr_gray[5]
.sym 4285 rx_fifo.rd_addr_gray_wr[0]
.sym 4287 rx_fifo.rd_addr_gray[1]
.sym 4291 rx_fifo.rd_addr_gray[0]
.sym 4293 rx_fifo.rd_addr_gray[3]
.sym 4312 rx_fifo.rd_addr_gray_wr[0]
.sym 4321 rx_fifo.rd_addr_gray[5]
.sym 4324 rx_fifo.rd_addr_gray[4]
.sym 4337 rx_fifo.rd_addr_gray[3]
.sym 4349 rx_fifo.rd_addr_gray[0]
.sym 4356 rx_fifo.rd_addr_gray[1]
.sym 4359 lvds_clock_$glb_clk
.sym 4377 rx_fifo.rd_addr_gray[1]
.sym 4381 rx_fifo.rd_addr_gray[4]
.sym 4407 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 4416 rx_fifo.rd_addr_gray[2]
.sym 4417 rx_fifo.wr_addr_gray[1]
.sym 4418 rx_fifo.rd_addr_gray_wr[5]
.sym 4420 rx_fifo.rd_addr_gray_wr[4]
.sym 4424 rx_fifo.mem_q.0.3_WDATA_3
.sym 4427 rx_fifo.wr_addr[2]
.sym 4429 rx_fifo.wr_addr[3]
.sym 4443 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 4444 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 4446 rx_fifo.wr_addr[0]
.sym 4449 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 4458 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 4459 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 4460 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4463 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4464 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 4468 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4470 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4476 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4478 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4481 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 4487 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 4488 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4493 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 4495 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4501 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 4505 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 4513 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 4517 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 4518 rx_fifo.wr_addr[0]
.sym 4521 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4522 lvds_clock_$glb_clk
.sym 4523 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4525 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 4529 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 4535 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 4540 rx_fifo.wr_addr_gray[0]
.sym 4546 rx_fifo.wr_addr_gray[5]
.sym 4552 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4555 rx_fifo.rd_addr_gray[6]
.sym 4556 rx_fifo.wr_addr[4]
.sym 4565 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 4566 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 4567 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 4573 rx_fifo.rd_addr_gray_wr_r[0]
.sym 4575 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 4576 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4577 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4579 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 4580 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 4582 rx_fifo.rd_addr_gray[2]
.sym 4584 rx_fifo.rd_addr_gray_wr[5]
.sym 4586 rx_fifo.rd_addr_gray_wr[4]
.sym 4594 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 4595 rx_fifo.rd_addr_gray_wr_r[4]
.sym 4598 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 4600 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 4601 rx_fifo.rd_addr_gray_wr_r[0]
.sym 4605 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4606 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4613 rx_fifo.rd_addr_gray_wr[5]
.sym 4618 rx_fifo.rd_addr_gray[2]
.sym 4622 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 4623 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 4624 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 4625 rx_fifo.rd_addr_gray_wr_r[4]
.sym 4637 rx_fifo.rd_addr_gray_wr[4]
.sym 4640 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 4642 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 4645 lvds_clock_$glb_clk
.sym 4648 rx_fifo.mem_i.0.3_RDATA[0]
.sym 4652 rx_fifo.mem_q.0.1_RDATA[1]
.sym 4660 $PACKER_VCC_NET
.sym 4661 rx_fifo.wr_addr[7]
.sym 4669 rx_fifo.wr_addr[6]
.sym 4672 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 4674 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 4675 rx_fifo.wr_addr[0]
.sym 4676 rx_fifo.rd_addr[0]
.sym 4678 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 4680 rx_fifo.wr_addr[8]
.sym 4682 rx_fifo.rd_addr[0]
.sym 4688 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 4690 rx_fifo.rd_addr_gray_wr_r[6]
.sym 4691 rx_fifo.rd_addr_gray_wr[2]
.sym 4692 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 4693 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 4696 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 4701 rx_fifo.rd_addr_gray_wr[3]
.sym 4703 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 4705 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 4706 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 4707 rx_fifo.rd_addr_gray_wr[6]
.sym 4711 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 4712 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4715 rx_fifo.rd_addr_gray[6]
.sym 4718 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 4719 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 4722 rx_fifo.rd_addr_gray_wr[2]
.sym 4727 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4728 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 4730 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 4734 rx_fifo.rd_addr_gray_wr[6]
.sym 4742 rx_fifo.rd_addr_gray[6]
.sym 4745 rx_fifo.rd_addr_gray_wr_r[6]
.sym 4746 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 4747 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 4748 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 4751 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4752 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 4753 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 4754 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 4757 rx_fifo.rd_addr_gray_wr[3]
.sym 4763 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 4764 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 4765 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 4766 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 4768 lvds_clock_$glb_clk
.sym 4771 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 4775 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 4783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 4785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 4786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 4788 rx_fifo.wr_addr_gray_rd[8]
.sym 4789 rx_fifo.rd_addr[4]
.sym 4791 rx_fifo.wr_addr[0]
.sym 4796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 4798 rx_fifo.wr_addr[4]
.sym 4801 io_pmod[3]$SB_IO_IN
.sym 4802 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 4803 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 4804 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 4805 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 4812 io_pmod[0]$SB_IO_IN
.sym 4813 rx_fifo.rd_addr_gray_wr_r[6]
.sym 4815 rx_fifo.rd_addr_gray_wr_r[4]
.sym 4816 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4817 io_pmod[3]$SB_IO_IN
.sym 4820 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4822 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4826 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4827 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 4830 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4832 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 4833 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 4834 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4835 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 4836 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 4839 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 4844 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 4846 rx_fifo.rd_addr_gray_wr_r[6]
.sym 4847 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 4850 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 4851 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 4852 io_pmod[0]$SB_IO_IN
.sym 4853 io_pmod[3]$SB_IO_IN
.sym 4856 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 4862 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 4863 rx_fifo.rd_addr_gray_wr_r[4]
.sym 4864 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 4869 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 4875 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 4877 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 4882 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4886 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 4887 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4890 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 4891 lvds_clock_$glb_clk
.sym 4892 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 4894 rx_fifo.mem_i.0.2_RDATA[1]
.sym 4898 rx_fifo.mem_i.0.0_RDATA[1]
.sym 4906 io_pmod[0]$SB_IO_IN
.sym 4907 rx_fifo.wr_addr[0]
.sym 4909 rx_fifo.wr_addr[9]
.sym 4911 rx_fifo.wr_addr[8]
.sym 4912 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4915 rx_fifo.wr_addr[9]
.sym 4918 rx_fifo.wr_addr[8]
.sym 4920 rx_fifo.mem_q.0.3_WDATA_3
.sym 4921 rx_fifo.wr_addr[2]
.sym 4923 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 4934 rx_fifo.rd_addr_gray_wr_r[8]
.sym 4937 rx_fifo.wr_addr[3]
.sym 4938 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 4939 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 4940 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 4941 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 4942 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 4946 rx_fifo.wr_addr_gray[2]
.sym 4947 rx_fifo.wr_addr_gray[8]
.sym 4948 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 4949 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 4950 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 4953 rx_fifo.wr_addr_gray_rd[2]
.sym 4956 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4958 io_pmod[0]$SB_IO_IN
.sym 4962 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 4963 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 4967 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 4968 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 4969 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 4970 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 4973 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 4974 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 4975 io_pmod[0]$SB_IO_IN
.sym 4976 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 4982 rx_fifo.wr_addr_gray_rd[2]
.sym 4987 rx_fifo.wr_addr_gray[2]
.sym 4991 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 4992 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 4993 rx_fifo.rd_addr_gray_wr_r[7]
.sym 4998 rx_fifo.rd_addr_gray_wr_r[8]
.sym 4999 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 5000 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 5003 rx_fifo.wr_addr_gray[8]
.sym 5011 rx_fifo.wr_addr[3]
.sym 5014 r_counter_$glb_clk
.sym 5017 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 5021 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 5034 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 5035 rx_fifo.wr_addr[7]
.sym 5036 $PACKER_VCC_NET
.sym 5037 rx_fifo.mem_i.0.2_RDATA[1]
.sym 5039 $PACKER_VCC_NET
.sym 5043 rx_fifo.wr_addr[4]
.sym 5048 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5059 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5064 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5065 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5067 rx_fifo.rd_addr_gray[8]
.sym 5074 rx_fifo.rd_addr_gray_wr[9]
.sym 5076 rx_fifo.rd_addr_gray_wr[8]
.sym 5088 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 5093 rx_fifo.rd_addr_gray_wr[8]
.sym 5099 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 5103 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 5108 rx_fifo.rd_addr_gray[8]
.sym 5117 rx_fifo.rd_addr_gray_wr[9]
.sym 5127 rx_fifo.rd_addr_gray_wr_r[8]
.sym 5128 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 5137 lvds_clock_$glb_clk
.sym 5140 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 5144 rx_fifo.mem_i.0.0_RDATA[0]
.sym 5147 channel
.sym 5151 rx_fifo.wr_addr[3]
.sym 5153 rx_fifo.wr_addr[2]
.sym 5155 rx_fifo.wr_addr[5]
.sym 5159 w_rx_09_fifo_data[22]
.sym 5160 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 5162 $PACKER_VCC_NET
.sym 5163 rx_fifo.wr_addr[0]
.sym 5166 rx_fifo.mem_i.0.0_RDATA[0]
.sym 5167 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 5168 rx_fifo.wr_addr[8]
.sym 5170 rx_fifo.rd_addr[0]
.sym 5171 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5172 rx_fifo.wr_addr[0]
.sym 5174 rx_fifo.mem_q.0.1_RDATA[0]
.sym 5182 rx_fifo.wr_addr_gray_rd[7]
.sym 5183 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5189 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5193 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5194 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5204 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 5232 rx_fifo.wr_addr_gray_rd[7]
.sym 5245 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5249 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5250 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 5251 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5252 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5260 r_counter_$glb_clk
.sym 5263 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 5267 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 5274 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 5277 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5280 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5281 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5282 rx_fifo.rd_addr[4]
.sym 5283 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 5285 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5286 io_pmod[3]$SB_IO_IN
.sym 5288 io_pmod[3]$SB_IO_IN
.sym 5292 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 5293 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5294 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 5295 rx_fifo.wr_addr[4]
.sym 5297 rx_fifo.wr_addr[6]
.sym 5304 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 5306 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5307 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5308 lvds_rx_09_inst.r_phase_count[1]
.sym 5309 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5310 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5314 $PACKER_VCC_NET
.sym 5317 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5321 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 5323 lvds_rx_09_inst.r_phase_count[0]
.sym 5327 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5330 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 5331 lvds_rx_09_inst.r_phase_count[0]
.sym 5332 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 5335 $nextpnr_ICESTORM_LC_2$O
.sym 5337 lvds_rx_09_inst.r_phase_count[0]
.sym 5341 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 5343 $PACKER_VCC_NET
.sym 5344 lvds_rx_09_inst.r_phase_count[1]
.sym 5345 lvds_rx_09_inst.r_phase_count[0]
.sym 5348 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 5350 $PACKER_VCC_NET
.sym 5351 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 5354 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5355 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5356 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 5357 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5363 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5366 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5367 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5368 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5369 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 5372 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 5373 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5374 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5375 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5378 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5379 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5380 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5381 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5382 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 5383 lvds_clock_$glb_clk
.sym 5384 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5386 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 5390 rx_fifo.mem_q.0.1_RDATA[0]
.sym 5397 rx_fifo.wr_addr[0]
.sym 5399 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5400 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 5402 rx_fifo.mem_q.0.1_WDATA_2
.sym 5403 rx_fifo.wr_addr[9]
.sym 5404 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 5405 rx_fifo.wr_addr[0]
.sym 5406 rx_fifo.wr_addr[5]
.sym 5409 rx_fifo.wr_addr[2]
.sym 5410 rx_fifo.wr_addr[8]
.sym 5412 $io_pmod[0]$iobuf_i
.sym 5413 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 5416 io_pmod[0]$SB_IO_IN
.sym 5419 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 5430 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5438 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5439 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5440 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5444 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5447 i_rst_b$SB_IO_IN
.sym 5448 io_pmod[3]$SB_IO_IN
.sym 5465 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5466 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5467 i_rst_b$SB_IO_IN
.sym 5468 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5471 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5473 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5489 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5490 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5492 io_pmod[3]$SB_IO_IN
.sym 5495 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 5496 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 5497 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 5498 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5505 lvds_rx_09_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5506 lvds_clock_$glb_clk
.sym 5507 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5509 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 5513 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 5520 rx_fifo.wr_addr[7]
.sym 5531 $PACKER_VCC_NET
.sym 5533 i_rst_b$SB_IO_IN
.sym 5551 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5554 w_rx_09_fifo_push
.sym 5556 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5557 io_pmod[1]$SB_IO_IN
.sym 5558 io_pmod[3]$SB_IO_IN
.sym 5559 w_rx_24_fifo_push
.sym 5560 channel
.sym 5572 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5579 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5588 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5590 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5595 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5596 io_pmod[3]$SB_IO_IN
.sym 5597 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5602 io_pmod[1]$SB_IO_IN
.sym 5624 w_rx_24_fifo_push
.sym 5625 channel
.sym 5626 w_rx_09_fifo_push
.sym 5628 lvds_rx_24_inst.o_fifo_push_SB_DFFER_Q_E
.sym 5629 lvds_clock_$glb_clk
.sym 5630 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5632 rx_fifo.mem_i.0.2_RDATA[0]
.sym 5636 rx_fifo.mem_q.0.0_RDATA[1]
.sym 5639 io_pmod[1]$SB_IO_IN
.sym 5643 rx_fifo.wr_addr[3]
.sym 5645 rx_fifo.wr_addr[2]
.sym 5646 rx_fifo.wr_addr[5]
.sym 5663 rx_fifo.wr_addr[0]
.sym 5675 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 5676 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5677 lvds_rx_24_inst.r_phase_count[0]
.sym 5678 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5679 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5682 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 5683 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 5685 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5687 lvds_rx_24_inst.r_phase_count[1]
.sym 5691 $PACKER_VCC_NET
.sym 5695 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5697 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 5699 $PACKER_VCC_NET
.sym 5700 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5701 lvds_rx_24_inst.r_phase_count[0]
.sym 5703 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5704 $nextpnr_ICESTORM_LC_0$O
.sym 5706 lvds_rx_24_inst.r_phase_count[0]
.sym 5710 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 5712 lvds_rx_24_inst.r_phase_count[1]
.sym 5713 $PACKER_VCC_NET
.sym 5714 lvds_rx_24_inst.r_phase_count[0]
.sym 5717 $PACKER_VCC_NET
.sym 5718 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 5720 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 5723 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5724 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5725 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 5726 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5729 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5730 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5731 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5732 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5738 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5741 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 5742 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 5743 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 5744 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5747 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 5748 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 5749 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5750 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 5751 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E
.sym 5752 lvds_clock_$glb_clk
.sym 5753 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 5766 io_pmod[0]$SB_IO_IN
.sym 5769 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 5773 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5775 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 5777 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6145 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6310 o_shdn_tx_lna$SB_IO_OUT
.sym 6348 rx_fifo.rd_addr_gray[5]
.sym 6349 rx_fifo.rd_addr_gray[3]
.sym 6350 rx_fifo.rd_addr_gray[1]
.sym 6351 rx_fifo.rd_addr_gray[4]
.sym 6352 rx_fifo.rd_addr_gray[0]
.sym 6422 rx_fifo.wr_addr_gray_rd[5]
.sym 6423 rx_fifo.wr_addr_gray_rd_r[0]
.sym 6424 rx_fifo.wr_addr_gray_rd[6]
.sym 6426 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 6427 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 6428 rx_fifo.wr_addr_gray_rd[4]
.sym 6429 rx_fifo.wr_addr_gray_rd[0]
.sym 6472 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 6473 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 6501 w_smi_data_output[6]
.sym 6504 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 6515 rx_fifo.wr_addr[9]
.sym 6517 rx_fifo.wr_addr[5]
.sym 6560 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 6561 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 6562 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 6563 rx_fifo.wr_addr_gray_rd[3]
.sym 6564 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 6565 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 6566 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 6567 rx_fifo.wr_addr_gray_rd[1]
.sym 6598 rx_fifo.rd_addr[4]
.sym 6601 rx_fifo.rd_addr[4]
.sym 6602 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6604 rx_fifo.rd_addr[0]
.sym 6608 rx_fifo.rd_addr[4]
.sym 6612 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6614 $PACKER_VCC_NET
.sym 6615 $PACKER_VCC_NET
.sym 6616 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 6619 rx_fifo.mem_q.0.3_WDATA_1
.sym 6620 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 6621 rx_fifo.mem_i.0.3_RDATA[0]
.sym 6622 rx_fifo.mem_q.0.3_WDATA_2
.sym 6630 rx_fifo.mem_q.0.3_WDATA_3
.sym 6632 rx_fifo.mem_q.0.3_WDATA_2
.sym 6634 $PACKER_VCC_NET
.sym 6635 rx_fifo.wr_addr[3]
.sym 6637 rx_fifo.wr_addr[7]
.sym 6639 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 6641 rx_fifo.wr_addr[2]
.sym 6643 rx_fifo.wr_addr[6]
.sym 6654 rx_fifo.wr_addr[0]
.sym 6655 rx_fifo.wr_addr[4]
.sym 6657 io_pmod[0]$SB_IO_IN
.sym 6658 rx_fifo.wr_addr[9]
.sym 6659 rx_fifo.wr_addr[8]
.sym 6660 rx_fifo.wr_addr[5]
.sym 6662 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 6663 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6664 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 6665 rx_fifo.wr_addr_gray_rd_r[3]
.sym 6666 rx_fifo.wr_addr_gray_rd[9]
.sym 6667 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 6668 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 6669 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6678 rx_fifo.wr_addr[2]
.sym 6679 rx_fifo.wr_addr[3]
.sym 6681 rx_fifo.wr_addr[4]
.sym 6682 rx_fifo.wr_addr[5]
.sym 6683 rx_fifo.wr_addr[6]
.sym 6684 rx_fifo.wr_addr[7]
.sym 6685 rx_fifo.wr_addr[8]
.sym 6686 rx_fifo.wr_addr[9]
.sym 6687 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 6688 rx_fifo.wr_addr[0]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 io_pmod[0]$SB_IO_IN
.sym 6692 rx_fifo.mem_q.0.3_WDATA_3
.sym 6696 rx_fifo.mem_q.0.3_WDATA_2
.sym 6699 $PACKER_VCC_NET
.sym 6701 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6702 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6705 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 6706 rx_fifo.wr_addr_gray[1]
.sym 6707 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6708 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 6709 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6715 rx_fifo.rd_addr_gray[2]
.sym 6716 rx_fifo.rd_addr[0]
.sym 6719 rx_fifo.wr_addr_gray[3]
.sym 6722 rx_fifo.rd_addr[4]
.sym 6723 io_pmod[0]$SB_IO_IN
.sym 6724 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6726 rx_fifo.rd_addr[7]
.sym 6732 rx_fifo.rd_addr[4]
.sym 6733 rx_fifo.rd_addr[0]
.sym 6736 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6743 io_pmod[1]$SB_IO_IN
.sym 6746 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6747 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6749 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6751 rx_fifo.rd_addr[7]
.sym 6752 $PACKER_VCC_NET
.sym 6754 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6757 rx_fifo.mem_q.0.3_WDATA_1
.sym 6758 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 6761 rx_fifo.rd_addr[8]
.sym 6763 rx_fifo.mem_q.0.3_WDATA
.sym 6764 rx_fifo.rd_addr_gray[7]
.sym 6766 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 6769 rx_fifo.rd_addr[8]
.sym 6770 rx_fifo.rd_addr_gray[6]
.sym 6771 rx_fifo.rd_addr_gray[8]
.sym 6780 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6783 rx_fifo.rd_addr[4]
.sym 6784 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6785 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6786 rx_fifo.rd_addr[7]
.sym 6787 rx_fifo.rd_addr[8]
.sym 6788 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 6789 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6790 rx_fifo.rd_addr[0]
.sym 6791 r_counter_$glb_clk
.sym 6792 io_pmod[1]$SB_IO_IN
.sym 6793 $PACKER_VCC_NET
.sym 6797 rx_fifo.mem_q.0.3_WDATA
.sym 6801 rx_fifo.mem_q.0.3_WDATA_1
.sym 6808 rx_fifo.mem_q.0.1_RDATA[1]
.sym 6811 io_pmod[1]$SB_IO_IN
.sym 6815 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 6817 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 6820 rx_fifo.wr_addr[7]
.sym 6821 rx_fifo.rd_addr[8]
.sym 6823 rx_fifo.mem_i.0.2_WDATA_2
.sym 6824 rx_fifo.wr_addr[6]
.sym 6828 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 6836 rx_fifo.wr_addr[8]
.sym 6837 rx_fifo.wr_addr[7]
.sym 6838 rx_fifo.mem_i.0.2_WDATA_2
.sym 6839 rx_fifo.wr_addr[9]
.sym 6840 rx_fifo.wr_addr[4]
.sym 6841 rx_fifo.wr_addr[0]
.sym 6849 rx_fifo.wr_addr[6]
.sym 6850 rx_fifo.wr_addr[2]
.sym 6852 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 6853 rx_fifo.wr_addr[5]
.sym 6854 rx_fifo.mem_i.0.2_WDATA_3
.sym 6857 rx_fifo.wr_addr[3]
.sym 6861 io_pmod[0]$SB_IO_IN
.sym 6863 $PACKER_VCC_NET
.sym 6867 w_rx_24_fifo_data[18]
.sym 6868 w_rx_24_fifo_data[25]
.sym 6869 w_rx_24_fifo_data[16]
.sym 6870 rx_fifo.mem_i.0.2_WDATA_3
.sym 6871 rx_fifo.mem_i.0.2_WDATA
.sym 6872 w_rx_24_fifo_data[20]
.sym 6873 rx_fifo.mem_i.0.2_WDATA_1
.sym 6882 rx_fifo.wr_addr[2]
.sym 6883 rx_fifo.wr_addr[3]
.sym 6885 rx_fifo.wr_addr[4]
.sym 6886 rx_fifo.wr_addr[5]
.sym 6887 rx_fifo.wr_addr[6]
.sym 6888 rx_fifo.wr_addr[7]
.sym 6889 rx_fifo.wr_addr[8]
.sym 6890 rx_fifo.wr_addr[9]
.sym 6891 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 6892 rx_fifo.wr_addr[0]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 io_pmod[0]$SB_IO_IN
.sym 6896 rx_fifo.mem_i.0.2_WDATA_3
.sym 6900 rx_fifo.mem_i.0.2_WDATA_2
.sym 6903 $PACKER_VCC_NET
.sym 6905 rx_fifo.rd_addr[8]
.sym 6908 rx_fifo.rd_addr_gray_wr_r[7]
.sym 6909 rx_fifo.rd_addr_gray[6]
.sym 6910 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 6912 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 6919 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 6920 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 6921 w_rx_09_fifo_data[27]
.sym 6923 w_rx_09_fifo_data[25]
.sym 6926 rx_fifo.rd_addr[8]
.sym 6927 io_pmod[0]$SB_IO_IN
.sym 6928 rx_fifo.wr_addr[9]
.sym 6931 w_rx_24_fifo_data[18]
.sym 6938 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6940 $PACKER_VCC_NET
.sym 6942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6945 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6946 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 6947 io_pmod[1]$SB_IO_IN
.sym 6948 rx_fifo.rd_addr[0]
.sym 6949 rx_fifo.rd_addr[8]
.sym 6950 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6951 rx_fifo.rd_addr[4]
.sym 6953 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6955 rx_fifo.rd_addr[7]
.sym 6965 rx_fifo.mem_i.0.2_WDATA
.sym 6967 rx_fifo.mem_i.0.2_WDATA_1
.sym 6968 w_rx_09_fifo_data[26]
.sym 6969 rx_fifo.mem_i.0.0_WDATA_3
.sym 6970 rx_fifo.mem_i.0.2_WDATA_2
.sym 6971 w_rx_09_fifo_data[30]
.sym 6972 rx_fifo.mem_i.0.0_WDATA_1
.sym 6973 w_rx_09_fifo_data[28]
.sym 6974 w_rx_09_fifo_data[24]
.sym 6975 w_rx_09_fifo_data[22]
.sym 6984 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 6985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 6987 rx_fifo.rd_addr[4]
.sym 6988 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6989 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 6990 rx_fifo.rd_addr[7]
.sym 6991 rx_fifo.rd_addr[8]
.sym 6992 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 6993 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 6994 rx_fifo.rd_addr[0]
.sym 6995 r_counter_$glb_clk
.sym 6996 io_pmod[1]$SB_IO_IN
.sym 6997 $PACKER_VCC_NET
.sym 7001 rx_fifo.mem_i.0.2_WDATA
.sym 7005 rx_fifo.mem_i.0.2_WDATA_1
.sym 7011 w_rx_24_fifo_data[20]
.sym 7012 rx_fifo.mem_i.0.0_RDATA[1]
.sym 7013 io_pmod[1]$SB_IO_IN
.sym 7015 rx_fifo.mem_q.0.1_RDATA[0]
.sym 7019 rx_fifo.mem_i.0.0_RDATA[0]
.sym 7022 rx_fifo.mem_q.0.3_WDATA_2
.sym 7023 $PACKER_VCC_NET
.sym 7024 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 7026 $PACKER_VCC_NET
.sym 7027 rx_fifo.mem_q.0.3_WDATA_1
.sym 7028 $PACKER_VCC_NET
.sym 7030 rx_fifo.mem_i.0.2_RDATA[0]
.sym 7031 $PACKER_VCC_NET
.sym 7032 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 7042 $PACKER_VCC_NET
.sym 7043 rx_fifo.wr_addr[3]
.sym 7044 rx_fifo.wr_addr[6]
.sym 7045 rx_fifo.wr_addr[5]
.sym 7049 rx_fifo.wr_addr[4]
.sym 7051 rx_fifo.wr_addr[8]
.sym 7053 rx_fifo.wr_addr[2]
.sym 7055 rx_fifo.wr_addr[9]
.sym 7056 rx_fifo.mem_i.0.0_WDATA_2
.sym 7058 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 7059 rx_fifo.wr_addr[0]
.sym 7063 rx_fifo.mem_i.0.0_WDATA_3
.sym 7065 io_pmod[0]$SB_IO_IN
.sym 7066 rx_fifo.wr_addr[7]
.sym 7070 w_rx_09_fifo_data[27]
.sym 7071 w_rx_09_fifo_data[25]
.sym 7072 rx_fifo.mem_i.0.0_WDATA_2
.sym 7073 rx_fifo.mem_q.0.3_WDATA
.sym 7074 w_rx_09_fifo_data[23]
.sym 7075 w_rx_09_fifo_data[17]
.sym 7076 rx_fifo.mem_q.0.3_WDATA_2
.sym 7077 w_rx_09_fifo_data[29]
.sym 7086 rx_fifo.wr_addr[2]
.sym 7087 rx_fifo.wr_addr[3]
.sym 7089 rx_fifo.wr_addr[4]
.sym 7090 rx_fifo.wr_addr[5]
.sym 7091 rx_fifo.wr_addr[6]
.sym 7092 rx_fifo.wr_addr[7]
.sym 7093 rx_fifo.wr_addr[8]
.sym 7094 rx_fifo.wr_addr[9]
.sym 7095 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 7096 rx_fifo.wr_addr[0]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 io_pmod[0]$SB_IO_IN
.sym 7100 rx_fifo.mem_i.0.0_WDATA_3
.sym 7104 rx_fifo.mem_i.0.0_WDATA_2
.sym 7107 $PACKER_VCC_NET
.sym 7113 io_pmod[3]$SB_IO_IN
.sym 7114 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 7115 rx_fifo.wr_addr[4]
.sym 7117 i_rst_b$SB_IO_IN
.sym 7119 rx_fifo.wr_addr[4]
.sym 7123 io_pmod[3]$SB_IO_IN
.sym 7124 w_rx_09_fifo_data[16]
.sym 7125 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7126 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 7127 rx_fifo.rd_addr[7]
.sym 7130 rx_fifo.rd_addr[4]
.sym 7132 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 7134 rx_fifo.mem_q.0.0_RDATA[1]
.sym 7144 rx_fifo.mem_i.0.0_WDATA_1
.sym 7148 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7149 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7150 rx_fifo.rd_addr[7]
.sym 7151 rx_fifo.rd_addr[4]
.sym 7152 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7153 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7154 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7155 rx_fifo.rd_addr[8]
.sym 7156 rx_fifo.mem_i.0.0_WDATA
.sym 7158 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7167 io_pmod[1]$SB_IO_IN
.sym 7169 $PACKER_VCC_NET
.sym 7170 rx_fifo.rd_addr[0]
.sym 7172 rx_fifo.mem_q.0.1_WDATA_3
.sym 7173 w_rx_09_fifo_data[21]
.sym 7174 rx_fifo.mem_q.0.3_WDATA_1
.sym 7175 w_rx_09_fifo_data[3]
.sym 7176 w_rx_09_fifo_data[19]
.sym 7177 w_rx_09_fifo_data[5]
.sym 7178 w_rx_09_fifo_data[16]
.sym 7179 w_rx_09_fifo_data[18]
.sym 7188 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7189 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7191 rx_fifo.rd_addr[4]
.sym 7192 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7193 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7194 rx_fifo.rd_addr[7]
.sym 7195 rx_fifo.rd_addr[8]
.sym 7196 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7197 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7198 rx_fifo.rd_addr[0]
.sym 7199 r_counter_$glb_clk
.sym 7200 io_pmod[1]$SB_IO_IN
.sym 7201 $PACKER_VCC_NET
.sym 7205 rx_fifo.mem_i.0.0_WDATA
.sym 7209 rx_fifo.mem_i.0.0_WDATA_1
.sym 7216 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 7218 rx_fifo.mem_q.0.3_WDATA_3
.sym 7219 w_rx_09_fifo_data[29]
.sym 7223 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 7226 w_rx_09_fifo_data[15]
.sym 7234 rx_fifo.wr_addr[7]
.sym 7235 w_rx_09_fifo_data[13]
.sym 7236 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 7237 rx_fifo.rd_addr[8]
.sym 7242 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 7243 rx_fifo.wr_addr[9]
.sym 7244 rx_fifo.wr_addr[4]
.sym 7245 rx_fifo.wr_addr[0]
.sym 7247 rx_fifo.wr_addr[3]
.sym 7248 rx_fifo.mem_q.0.1_WDATA_2
.sym 7251 rx_fifo.wr_addr[8]
.sym 7252 rx_fifo.wr_addr[5]
.sym 7255 $PACKER_VCC_NET
.sym 7258 rx_fifo.mem_q.0.1_WDATA_3
.sym 7259 rx_fifo.wr_addr[7]
.sym 7260 rx_fifo.wr_addr[6]
.sym 7262 rx_fifo.wr_addr[2]
.sym 7269 io_pmod[0]$SB_IO_IN
.sym 7274 rx_fifo.mem_q.0.1_WDATA_1
.sym 7275 w_rx_09_fifo_data[20]
.sym 7276 rx_fifo.mem_q.0.1_WDATA
.sym 7277 w_rx_09_fifo_data[12]
.sym 7278 w_rx_09_fifo_data[7]
.sym 7279 w_rx_09_fifo_data[14]
.sym 7280 w_rx_09_fifo_data[15]
.sym 7281 w_rx_09_fifo_data[6]
.sym 7290 rx_fifo.wr_addr[2]
.sym 7291 rx_fifo.wr_addr[3]
.sym 7293 rx_fifo.wr_addr[4]
.sym 7294 rx_fifo.wr_addr[5]
.sym 7295 rx_fifo.wr_addr[6]
.sym 7296 rx_fifo.wr_addr[7]
.sym 7297 rx_fifo.wr_addr[8]
.sym 7298 rx_fifo.wr_addr[9]
.sym 7299 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 7300 rx_fifo.wr_addr[0]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 io_pmod[0]$SB_IO_IN
.sym 7304 rx_fifo.mem_q.0.1_WDATA_3
.sym 7308 rx_fifo.mem_q.0.1_WDATA_2
.sym 7311 $PACKER_VCC_NET
.sym 7330 io_pmod[0]$SB_IO_IN
.sym 7332 rx_fifo.wr_addr[9]
.sym 7336 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7339 rx_fifo.rd_addr[8]
.sym 7346 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7347 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7348 $PACKER_VCC_NET
.sym 7352 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7353 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7354 rx_fifo.rd_addr[7]
.sym 7355 io_pmod[1]$SB_IO_IN
.sym 7357 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7358 rx_fifo.rd_addr[0]
.sym 7359 rx_fifo.rd_addr[4]
.sym 7360 rx_fifo.mem_q.0.1_WDATA_1
.sym 7361 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7362 rx_fifo.mem_q.0.1_WDATA
.sym 7375 rx_fifo.rd_addr[8]
.sym 7376 rx_fifo.mem_q.0.2_WDATA_2
.sym 7377 w_rx_09_fifo_data[11]
.sym 7378 rx_fifo.mem_q.0.2_WDATA
.sym 7379 rx_fifo.mem_q.0.2_WDATA_1
.sym 7380 w_rx_09_fifo_data[13]
.sym 7381 w_rx_09_fifo_data[9]
.sym 7382 rx_fifo.mem_q.0.2_WDATA_3
.sym 7383 w_rx_09_fifo_data[10]
.sym 7392 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7393 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7395 rx_fifo.rd_addr[4]
.sym 7396 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7397 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7398 rx_fifo.rd_addr[7]
.sym 7399 rx_fifo.rd_addr[8]
.sym 7400 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7401 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7402 rx_fifo.rd_addr[0]
.sym 7403 r_counter_$glb_clk
.sym 7404 io_pmod[1]$SB_IO_IN
.sym 7405 $PACKER_VCC_NET
.sym 7409 rx_fifo.mem_q.0.1_WDATA
.sym 7413 rx_fifo.mem_q.0.1_WDATA_1
.sym 7422 i_rst_b$SB_IO_IN
.sym 7423 io_pmod[1]$SB_IO_IN
.sym 7431 w_lvds_rx_24_d1
.sym 7437 rx_fifo.mem_i.0.2_RDATA[0]
.sym 7439 $PACKER_VCC_NET
.sym 7441 $PACKER_VCC_NET
.sym 7446 rx_fifo.wr_addr[4]
.sym 7448 rx_fifo.wr_addr[6]
.sym 7451 rx_fifo.wr_addr[3]
.sym 7455 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 7457 io_pmod[0]$SB_IO_IN
.sym 7459 rx_fifo.wr_addr[8]
.sym 7460 rx_fifo.wr_addr[5]
.sym 7461 rx_fifo.wr_addr[2]
.sym 7462 rx_fifo.mem_q.0.2_WDATA_2
.sym 7463 rx_fifo.wr_addr[7]
.sym 7466 $PACKER_VCC_NET
.sym 7468 rx_fifo.mem_q.0.2_WDATA_3
.sym 7470 rx_fifo.wr_addr[9]
.sym 7474 rx_fifo.wr_addr[0]
.sym 7478 w_rx_24_fifo_data[1]
.sym 7494 rx_fifo.wr_addr[2]
.sym 7495 rx_fifo.wr_addr[3]
.sym 7497 rx_fifo.wr_addr[4]
.sym 7498 rx_fifo.wr_addr[5]
.sym 7499 rx_fifo.wr_addr[6]
.sym 7500 rx_fifo.wr_addr[7]
.sym 7501 rx_fifo.wr_addr[8]
.sym 7502 rx_fifo.wr_addr[9]
.sym 7503 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 7504 rx_fifo.wr_addr[0]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 io_pmod[0]$SB_IO_IN
.sym 7508 rx_fifo.mem_q.0.2_WDATA_3
.sym 7512 rx_fifo.mem_q.0.2_WDATA_2
.sym 7515 $PACKER_VCC_NET
.sym 7524 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 7534 rx_fifo.mem_q.0.0_RDATA[1]
.sym 7548 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7550 rx_fifo.mem_q.0.2_WDATA
.sym 7552 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7559 rx_fifo.mem_q.0.2_WDATA_1
.sym 7560 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7562 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7565 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7566 rx_fifo.rd_addr[8]
.sym 7568 rx_fifo.rd_addr[4]
.sym 7570 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7572 rx_fifo.rd_addr[7]
.sym 7575 io_pmod[1]$SB_IO_IN
.sym 7577 $PACKER_VCC_NET
.sym 7578 rx_fifo.rd_addr[0]
.sym 7596 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 7597 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 7599 rx_fifo.rd_addr[4]
.sym 7600 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7601 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 7602 rx_fifo.rd_addr[7]
.sym 7603 rx_fifo.rd_addr[8]
.sym 7604 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 7605 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 7606 rx_fifo.rd_addr[0]
.sym 7607 r_counter_$glb_clk
.sym 7608 io_pmod[1]$SB_IO_IN
.sym 7609 $PACKER_VCC_NET
.sym 7613 rx_fifo.mem_q.0.2_WDATA
.sym 7617 rx_fifo.mem_q.0.2_WDATA_1
.sym 7623 io_pmod[0]$SB_IO_IN
.sym 7625 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 7630 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 7632 $io_pmod[0]$iobuf_i
.sym 7724 i_rst_b$SB_IO_IN
.sym 7741 o_shdn_rx_lna$SB_IO_OUT
.sym 8088 lvds_clock
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a2$rename$0
.sym 8105 i_smi_a2$rename$0
.sym 8117 w_smi_data_output[6]
.sym 8118 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 8119 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8122 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 8125 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 8129 i_smi_a2$rename$0
.sym 8136 rx_fifo.rd_addr[8]
.sym 8142 io_pmod[0]$SB_IO_IN
.sym 8161 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 8162 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8166 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 8170 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 8176 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 8178 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8185 rx_fifo.rd_addr[0]
.sym 8186 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8208 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 8212 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 8214 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 8218 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 8225 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 8226 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 8229 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8231 rx_fifo.rd_addr[0]
.sym 8239 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8240 r_counter_$glb_clk
.sym 8241 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8246 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 8247 rx_fifo.rd_addr[0]
.sym 8248 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8249 rx_fifo.rd_addr[7]
.sym 8250 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8251 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 8252 rx_fifo.rd_addr[4]
.sym 8253 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 8267 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8268 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 8272 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8286 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8289 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8291 w_smi_data_output[1]
.sym 8294 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 8296 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 8298 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 8302 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 8308 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8310 io_pmod[1]$SB_IO_IN
.sym 8311 w_smi_data_output[2]
.sym 8312 rx_fifo.rd_addr[0]
.sym 8331 rx_fifo.wr_addr_gray_rd[5]
.sym 8337 rx_fifo.wr_addr_gray_rd[4]
.sym 8338 rx_fifo.wr_addr_gray_rd[0]
.sym 8339 rx_fifo.wr_addr_gray[5]
.sym 8341 rx_fifo.wr_addr_gray[0]
.sym 8342 rx_fifo.wr_addr_gray[6]
.sym 8351 rx_fifo.wr_addr_gray[4]
.sym 8356 rx_fifo.wr_addr_gray[5]
.sym 8365 rx_fifo.wr_addr_gray_rd[0]
.sym 8369 rx_fifo.wr_addr_gray[6]
.sym 8381 rx_fifo.wr_addr_gray_rd[4]
.sym 8386 rx_fifo.wr_addr_gray_rd[5]
.sym 8393 rx_fifo.wr_addr_gray[4]
.sym 8401 rx_fifo.wr_addr_gray[0]
.sym 8403 r_counter_$glb_clk
.sym 8406 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8407 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 8408 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 8409 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 8410 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 8411 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8412 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8418 rx_fifo.rd_addr[4]
.sym 8420 rx_fifo.rd_addr[7]
.sym 8426 rx_fifo.rd_addr[0]
.sym 8428 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 8431 rx_fifo.rd_addr[7]
.sym 8432 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8438 i_rst_b$SB_IO_IN
.sym 8447 rx_fifo.wr_addr_gray_rd_r[0]
.sym 8450 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 8453 rx_fifo.wr_addr_gray[1]
.sym 8455 rx_fifo.rd_addr[0]
.sym 8457 rx_fifo.wr_addr_gray_rd_r[3]
.sym 8458 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8465 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 8466 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 8467 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 8468 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8469 rx_fifo.wr_addr_gray_rd[1]
.sym 8471 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8474 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 8477 rx_fifo.wr_addr_gray[3]
.sym 8479 rx_fifo.rd_addr[0]
.sym 8480 rx_fifo.wr_addr_gray_rd_r[0]
.sym 8481 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8487 rx_fifo.wr_addr_gray_rd[1]
.sym 8492 rx_fifo.wr_addr_gray_rd_r[0]
.sym 8493 rx_fifo.rd_addr[0]
.sym 8494 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 8500 rx_fifo.wr_addr_gray[3]
.sym 8503 rx_fifo.wr_addr_gray_rd_r[3]
.sym 8506 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 8511 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 8512 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8515 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 8516 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 8517 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 8518 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 8521 rx_fifo.wr_addr_gray[1]
.sym 8526 r_counter_$glb_clk
.sym 8528 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8529 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8530 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8531 rx_fifo.rd_addr_gray_wr[7]
.sym 8532 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8533 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 8534 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8535 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8543 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8544 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 8549 w_smi_data_output[6]
.sym 8554 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 8558 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8561 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 8571 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8575 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8577 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 8579 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 8580 rx_fifo.wr_addr_gray_rd[3]
.sym 8581 rx_fifo.wr_addr_gray_rd[9]
.sym 8583 io_pmod[1]$SB_IO_IN
.sym 8584 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8585 io_pmod[1]$SB_IO_IN
.sym 8589 rx_fifo.wr_addr_gray_rd[8]
.sym 8591 rx_fifo.rd_addr[7]
.sym 8593 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8594 rx_fifo.wr_addr[9]
.sym 8598 i_rst_b$SB_IO_IN
.sym 8602 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8604 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8608 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8609 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 8610 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 8611 io_pmod[1]$SB_IO_IN
.sym 8614 rx_fifo.rd_addr[7]
.sym 8615 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 8623 rx_fifo.wr_addr_gray_rd[3]
.sym 8628 rx_fifo.wr_addr[9]
.sym 8635 rx_fifo.wr_addr_gray_rd[8]
.sym 8641 rx_fifo.wr_addr_gray_rd[9]
.sym 8644 io_pmod[1]$SB_IO_IN
.sym 8645 i_rst_b$SB_IO_IN
.sym 8649 r_counter_$glb_clk
.sym 8652 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 8655 rx_fifo.rd_addr_gray_wr_r[7]
.sym 8656 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 8658 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8675 channel
.sym 8676 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 8678 channel
.sym 8681 rx_fifo.rd_addr_gray[8]
.sym 8684 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8692 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8700 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8701 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8706 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8719 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8726 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 8737 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8757 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8763 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 8767 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 8770 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 8771 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8772 r_counter_$glb_clk
.sym 8773 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 8774 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8775 w_rx_24_fifo_data[26]
.sym 8776 w_rx_24_fifo_data[31]
.sym 8777 w_rx_24_fifo_data[24]
.sym 8779 w_rx_24_fifo_data[29]
.sym 8780 w_rx_24_fifo_data[27]
.sym 8783 $PACKER_VCC_NET
.sym 8786 rx_fifo.mem_i.0.3_RDATA[0]
.sym 8789 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 8791 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 8792 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 8795 $PACKER_VCC_NET
.sym 8796 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 8797 rx_fifo.mem_i.0.2_RDATA[0]
.sym 8798 w_rx_24_fifo_data[12]
.sym 8800 rx_fifo.mem_i.0.0_WDATA
.sym 8804 rx_fifo.mem_q.0.3_WDATA
.sym 8805 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8807 io_pmod[4]$SB_IO_IN
.sym 8817 w_rx_24_fifo_data[25]
.sym 8818 w_rx_24_fifo_data[16]
.sym 8821 w_rx_09_fifo_data[24]
.sym 8824 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8829 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8831 w_rx_24_fifo_data[14]
.sym 8832 w_rx_24_fifo_data[18]
.sym 8835 channel
.sym 8837 w_rx_24_fifo_data[27]
.sym 8838 channel
.sym 8839 w_rx_09_fifo_data[27]
.sym 8841 w_rx_09_fifo_data[25]
.sym 8842 w_rx_24_fifo_data[24]
.sym 8843 w_rx_24_fifo_data[23]
.sym 8844 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8854 w_rx_24_fifo_data[16]
.sym 8857 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8862 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8863 w_rx_24_fifo_data[23]
.sym 8867 w_rx_24_fifo_data[14]
.sym 8869 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8872 w_rx_24_fifo_data[24]
.sym 8873 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8874 w_rx_09_fifo_data[24]
.sym 8875 channel
.sym 8878 w_rx_09_fifo_data[27]
.sym 8879 w_rx_24_fifo_data[27]
.sym 8880 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8881 channel
.sym 8886 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8887 w_rx_24_fifo_data[18]
.sym 8890 w_rx_09_fifo_data[25]
.sym 8891 w_rx_24_fifo_data[25]
.sym 8892 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8893 channel
.sym 8894 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 8895 lvds_clock_$glb_clk
.sym 8896 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 8897 w_rx_24_fifo_data[14]
.sym 8898 w_rx_24_fifo_data[19]
.sym 8899 w_rx_24_fifo_data[30]
.sym 8900 w_rx_24_fifo_data[17]
.sym 8901 w_rx_24_fifo_data[23]
.sym 8902 w_rx_24_fifo_data[21]
.sym 8903 w_rx_24_fifo_data[28]
.sym 8904 rx_fifo.mem_i.0.0_WDATA
.sym 8905 i_smi_a2$rename$0
.sym 8906 w_rx_24_fifo_data[22]
.sym 8914 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 8915 rx_fifo.mem_q.0.0_RDATA[1]
.sym 8920 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 8921 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8922 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 8924 w_rx_09_fifo_data[29]
.sym 8925 i_rst_b$SB_IO_IN
.sym 8929 w_rx_09_fifo_data[19]
.sym 8939 w_rx_24_fifo_data[26]
.sym 8942 channel
.sym 8943 w_rx_09_fifo_data[17]
.sym 8949 w_rx_24_fifo_data[16]
.sym 8950 channel
.sym 8952 w_rx_09_fifo_data[24]
.sym 8957 w_rx_24_fifo_data[17]
.sym 8960 w_rx_09_fifo_data[20]
.sym 8962 w_rx_09_fifo_data[26]
.sym 8965 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8966 w_rx_09_fifo_data[16]
.sym 8967 w_rx_09_fifo_data[28]
.sym 8968 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8969 w_rx_09_fifo_data[22]
.sym 8972 w_rx_09_fifo_data[24]
.sym 8974 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8977 channel
.sym 8978 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8979 w_rx_09_fifo_data[16]
.sym 8980 w_rx_24_fifo_data[16]
.sym 8983 channel
.sym 8984 w_rx_24_fifo_data[26]
.sym 8985 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8986 w_rx_09_fifo_data[26]
.sym 8991 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 8992 w_rx_09_fifo_data[28]
.sym 8995 channel
.sym 8996 w_rx_24_fifo_data[17]
.sym 8997 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 8998 w_rx_09_fifo_data[17]
.sym 9001 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9003 w_rx_09_fifo_data[26]
.sym 9007 w_rx_09_fifo_data[22]
.sym 9008 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9015 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9016 w_rx_09_fifo_data[20]
.sym 9017 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9018 lvds_clock_$glb_clk
.sym 9019 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9021 rx_fifo.mem_i.0.1_WDATA
.sym 9023 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9024 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9025 rx_fifo.mem_q.0.3_WDATA_3
.sym 9026 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9034 w_rx_09_fifo_data[28]
.sym 9035 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 9040 w_rx_09_fifo_data[30]
.sym 9041 rx_fifo.wr_addr[6]
.sym 9044 w_rx_24_fifo_data[15]
.sym 9045 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 9046 w_rx_09_fifo_data[20]
.sym 9049 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9050 w_rx_09_fifo_data[12]
.sym 9054 w_rx_09_fifo_data[14]
.sym 9061 w_rx_24_fifo_data[14]
.sym 9062 w_rx_09_fifo_data[21]
.sym 9070 w_rx_09_fifo_data[25]
.sym 9071 w_rx_24_fifo_data[18]
.sym 9076 w_rx_09_fifo_data[18]
.sym 9077 w_rx_09_fifo_data[27]
.sym 9080 w_rx_09_fifo_data[14]
.sym 9081 w_rx_09_fifo_data[23]
.sym 9083 w_rx_24_fifo_data[15]
.sym 9087 channel
.sym 9088 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9089 w_rx_09_fifo_data[15]
.sym 9091 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9094 w_rx_09_fifo_data[25]
.sym 9095 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9102 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9103 w_rx_09_fifo_data[23]
.sym 9106 w_rx_09_fifo_data[18]
.sym 9107 w_rx_24_fifo_data[18]
.sym 9108 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9109 channel
.sym 9112 w_rx_09_fifo_data[15]
.sym 9113 w_rx_24_fifo_data[15]
.sym 9114 channel
.sym 9115 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9119 w_rx_09_fifo_data[21]
.sym 9121 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9124 w_rx_09_fifo_data[15]
.sym 9126 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9130 w_rx_24_fifo_data[14]
.sym 9131 channel
.sym 9132 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9133 w_rx_09_fifo_data[14]
.sym 9138 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9139 w_rx_09_fifo_data[27]
.sym 9140 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9141 lvds_clock_$glb_clk
.sym 9142 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9144 rx_fifo.mem_q.0.0_WDATA_1
.sym 9146 rx_fifo.mem_q.0.1_WDATA_2
.sym 9147 w_rx_24_fifo_data[13]
.sym 9148 rx_fifo.mem_q.0.0_WDATA_3
.sym 9149 w_rx_24_fifo_data[15]
.sym 9156 rx_fifo.rd_addr[8]
.sym 9158 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9167 channel
.sym 9169 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9172 w_rx_24_fifo_data[0]
.sym 9173 channel
.sym 9175 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9177 w_rx_09_fifo_data[21]
.sym 9178 w_rx_09_fifo_data[4]
.sym 9185 channel
.sym 9188 w_rx_09_fifo_data[19]
.sym 9189 w_rx_09_fifo_data[14]
.sym 9191 channel
.sym 9195 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9197 w_rx_09_fifo_data[17]
.sym 9198 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9200 w_rx_09_fifo_data[13]
.sym 9201 w_rx_24_fifo_data[4]
.sym 9202 w_rx_09_fifo_data[4]
.sym 9203 w_rx_09_fifo_data[3]
.sym 9212 w_rx_24_fifo_data[13]
.sym 9213 w_rx_09_fifo_data[1]
.sym 9214 w_rx_09_fifo_data[16]
.sym 9217 w_rx_09_fifo_data[4]
.sym 9218 w_rx_24_fifo_data[4]
.sym 9219 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9220 channel
.sym 9224 w_rx_09_fifo_data[19]
.sym 9225 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9229 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9230 channel
.sym 9231 w_rx_09_fifo_data[13]
.sym 9232 w_rx_24_fifo_data[13]
.sym 9235 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9238 w_rx_09_fifo_data[1]
.sym 9241 w_rx_09_fifo_data[17]
.sym 9242 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9247 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9249 w_rx_09_fifo_data[3]
.sym 9254 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9256 w_rx_09_fifo_data[14]
.sym 9259 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9261 w_rx_09_fifo_data[16]
.sym 9263 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9264 lvds_clock_$glb_clk
.sym 9265 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9266 w_rx_24_fifo_data[11]
.sym 9267 w_rx_24_fifo_data[4]
.sym 9268 w_rx_24_fifo_data[9]
.sym 9269 w_rx_24_fifo_data[7]
.sym 9270 w_rx_24_fifo_data[3]
.sym 9271 w_rx_24_fifo_data[5]
.sym 9272 w_rx_24_fifo_data[2]
.sym 9273 w_rx_24_fifo_data[6]
.sym 9274 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 9278 $PACKER_VCC_NET
.sym 9286 w_rx_09_fifo_data[3]
.sym 9287 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 9290 rx_fifo.rd_addr[0]
.sym 9292 rx_fifo.rd_addr[7]
.sym 9301 w_rx_24_fifo_data[12]
.sym 9311 w_rx_09_fifo_data[13]
.sym 9312 w_rx_09_fifo_data[5]
.sym 9314 w_rx_09_fifo_data[18]
.sym 9319 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9322 w_rx_09_fifo_data[10]
.sym 9326 w_rx_24_fifo_data[7]
.sym 9327 channel
.sym 9328 w_rx_24_fifo_data[5]
.sym 9329 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9334 w_rx_09_fifo_data[12]
.sym 9335 w_rx_09_fifo_data[7]
.sym 9336 w_rx_09_fifo_data[4]
.sym 9340 channel
.sym 9341 w_rx_09_fifo_data[5]
.sym 9342 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9343 w_rx_24_fifo_data[5]
.sym 9346 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9348 w_rx_09_fifo_data[18]
.sym 9352 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9353 w_rx_24_fifo_data[7]
.sym 9354 channel
.sym 9355 w_rx_09_fifo_data[7]
.sym 9358 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9359 w_rx_09_fifo_data[10]
.sym 9365 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9367 w_rx_09_fifo_data[5]
.sym 9371 w_rx_09_fifo_data[12]
.sym 9372 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9378 w_rx_09_fifo_data[13]
.sym 9379 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9383 w_rx_09_fifo_data[4]
.sym 9384 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9386 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9387 lvds_clock_$glb_clk
.sym 9388 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9392 w_rx_09_fifo_data[8]
.sym 9394 w_rx_09_fifo_data[4]
.sym 9398 rx_fifo.rd_addr[8]
.sym 9404 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 9418 w_rx_24_fifo_data[1]
.sym 9421 i_rst_b$SB_IO_IN
.sym 9423 w_rx_24_fifo_data[6]
.sym 9431 w_rx_09_fifo_data[11]
.sym 9435 w_rx_09_fifo_data[9]
.sym 9437 w_rx_09_fifo_data[10]
.sym 9438 w_rx_24_fifo_data[11]
.sym 9439 w_rx_09_fifo_data[11]
.sym 9440 w_rx_24_fifo_data[9]
.sym 9441 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9442 w_rx_09_fifo_data[7]
.sym 9445 channel
.sym 9447 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9449 w_rx_09_fifo_data[8]
.sym 9458 w_rx_24_fifo_data[8]
.sym 9460 w_rx_24_fifo_data[10]
.sym 9463 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9464 w_rx_24_fifo_data[10]
.sym 9465 channel
.sym 9466 w_rx_09_fifo_data[10]
.sym 9469 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9471 w_rx_09_fifo_data[9]
.sym 9475 channel
.sym 9476 w_rx_09_fifo_data[11]
.sym 9477 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9478 w_rx_24_fifo_data[11]
.sym 9481 w_rx_24_fifo_data[9]
.sym 9482 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9483 w_rx_09_fifo_data[9]
.sym 9484 channel
.sym 9488 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9489 w_rx_09_fifo_data[11]
.sym 9493 w_rx_09_fifo_data[7]
.sym 9495 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9499 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 9500 w_rx_09_fifo_data[8]
.sym 9501 channel
.sym 9502 w_rx_24_fifo_data[8]
.sym 9505 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 9507 w_rx_09_fifo_data[8]
.sym 9509 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9510 lvds_clock_$glb_clk
.sym 9511 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 9516 w_rx_24_fifo_data[8]
.sym 9517 w_rx_24_fifo_data[12]
.sym 9518 w_rx_24_fifo_data[10]
.sym 9566 w_lvds_rx_24_d1
.sym 9586 w_lvds_rx_24_d1
.sym 9632 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 9633 lvds_clock_$glb_clk
.sym 9643 io_pmod[0]$SB_IO_IN
.sym 9649 o_shdn_rx_lna$SB_IO_OUT
.sym 9652 io_pmod[0]$SB_IO_IN
.sym 9905 i_rst_b$SB_IO_IN
.sym 10165 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10183 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 i_rst_b$SB_IO_IN
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a2$rename$0
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a2$rename$0
.sym 10210 i_smi_a2$rename$0
.sym 10216 w_smi_data_output[2]
.sym 10218 i_smi_a2$rename$0
.sym 10222 w_smi_data_output[1]
.sym 10226 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 10227 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 10228 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 10229 smi_ctrl_ins.r_smi_test_count[4]
.sym 10230 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 10231 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 10232 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 10233 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 10248 rx_fifo.rd_addr[0]
.sym 10250 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10258 i_smi_a2$rename$0
.sym 10268 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10270 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10271 rx_fifo.rd_addr[7]
.sym 10275 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10276 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10288 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10293 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10294 rx_fifo.wr_addr_gray_rd[6]
.sym 10297 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10301 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10302 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10303 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 10304 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10309 rx_fifo.wr_addr_gray_rd[6]
.sym 10325 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 10326 rx_fifo.rd_addr[7]
.sym 10344 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10345 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 10346 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10348 r_counter_$glb_clk
.sym 10354 w_load
.sym 10355 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 10357 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10359 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 10360 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10364 rx_fifo.rd_addr[7]
.sym 10371 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 10385 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10397 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 10403 w_smi_data_output[0]
.sym 10404 w_smi_data_output[7]
.sym 10405 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 10408 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10413 rx_fifo.rd_addr[4]
.sym 10414 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10416 w_debug_smi_test
.sym 10417 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10419 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10420 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 10421 smi_ctrl_ins.soe_and_reset
.sym 10432 rx_fifo.wr_addr_gray_rd_r[0]
.sym 10433 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10435 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 10437 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10438 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10440 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10443 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 10444 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 10445 rx_fifo.rd_addr[4]
.sym 10456 rx_fifo.rd_addr[0]
.sym 10464 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10471 rx_fifo.rd_addr[0]
.sym 10478 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 10482 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10490 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10494 rx_fifo.wr_addr_gray_rd_r[0]
.sym 10495 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10497 rx_fifo.rd_addr[0]
.sym 10501 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 10506 rx_fifo.rd_addr[4]
.sym 10509 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 10510 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10511 r_counter_$glb_clk
.sym 10512 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 10513 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 10515 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10516 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10517 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 10518 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 10519 rx_fifo.rd_addr_gray[2]
.sym 10520 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10525 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10529 rx_fifo.rd_addr[0]
.sym 10531 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10533 rx_fifo.rd_addr[7]
.sym 10535 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10538 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10539 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 10540 rx_fifo.rd_addr[7]
.sym 10544 smi_ctrl_ins.int_cnt[4]
.sym 10557 rx_fifo.rd_addr[7]
.sym 10562 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10563 rx_fifo.rd_addr[0]
.sym 10564 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10566 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10568 rx_fifo.rd_addr[4]
.sym 10577 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10581 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10586 $nextpnr_ICESTORM_LC_3$O
.sym 10589 rx_fifo.rd_addr[0]
.sym 10592 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10595 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10596 rx_fifo.rd_addr[0]
.sym 10598 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10600 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10602 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 10604 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10606 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10608 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 10610 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10612 rx_fifo.rd_addr[4]
.sym 10614 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 10616 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10619 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10620 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 10622 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10624 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10626 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 10628 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10631 rx_fifo.rd_addr[7]
.sym 10632 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 10636 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10637 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 10638 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10639 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 10640 spi_if_ins.state_if[1]
.sym 10641 spi_if_ins.state_if[0]
.sym 10642 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10643 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 10654 w_smi_data_output[1]
.sym 10660 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10665 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10666 rx_fifo.mem_i.0.2_RDATA[1]
.sym 10668 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 10670 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10672 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10678 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10680 rx_fifo.wr_addr_gray_rd_r[3]
.sym 10682 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 10683 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10684 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10686 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10688 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10690 rx_fifo.rd_addr[4]
.sym 10692 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10693 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10695 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 10696 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 10698 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10699 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 10700 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10701 rx_fifo.rd_addr_gray[7]
.sym 10703 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 10706 rx_fifo.rd_addr[8]
.sym 10709 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 10712 rx_fifo.rd_addr[8]
.sym 10713 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 10716 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 10719 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 10722 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10723 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 10724 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 10725 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 10728 rx_fifo.rd_addr_gray[7]
.sym 10735 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10736 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 10737 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 10740 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 10741 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10742 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 10743 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 10746 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10748 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10753 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10754 rx_fifo.wr_addr_gray_rd_r[3]
.sym 10755 rx_fifo.rd_addr[4]
.sym 10757 lvds_clock_$glb_clk
.sym 10759 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 10760 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 10761 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 10762 smi_ctrl_ins.int_cnt[4]
.sym 10763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10765 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 10766 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 10771 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 10774 w_smi_data_output[2]
.sym 10776 io_pmod[1]$SB_IO_IN
.sym 10777 rx_fifo.rd_addr[0]
.sym 10780 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 10781 io_pmod[4]$SB_IO_IN
.sym 10782 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 10783 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 10808 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10809 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 10810 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 10811 rx_fifo.rd_addr_gray_wr[7]
.sym 10812 rx_fifo.mem_i.0.2_RDATA[0]
.sym 10818 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 10821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10822 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 10826 rx_fifo.mem_i.0.2_RDATA[1]
.sym 10827 smi_ctrl_ins.int_cnt[4]
.sym 10839 rx_fifo.mem_i.0.2_RDATA[0]
.sym 10840 smi_ctrl_ins.int_cnt[4]
.sym 10841 rx_fifo.mem_i.0.2_RDATA[1]
.sym 10857 rx_fifo.rd_addr_gray_wr[7]
.sym 10863 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 10864 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 10865 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10866 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 10875 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 10876 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 10877 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 10878 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 10880 lvds_clock_$glb_clk
.sym 10883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 10884 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 10885 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 10889 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 10894 rx_fifo.wr_addr[8]
.sym 10896 $io_pmod[3]$iobuf_i
.sym 10897 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 10898 $PACKER_VCC_NET
.sym 10899 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 10900 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 10901 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 10902 rx_fifo.wr_addr[6]
.sym 10903 rx_fifo.wr_addr[5]
.sym 10905 rx_fifo.wr_addr[4]
.sym 10906 rx_fifo.rd_addr[4]
.sym 10907 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10908 w_debug_smi_test
.sym 10911 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10912 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 10913 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 10914 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 10916 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 10925 w_rx_24_fifo_data[25]
.sym 10933 w_rx_24_fifo_data[22]
.sym 10934 w_rx_24_fifo_data[24]
.sym 10935 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 10936 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 10944 rx_fifo.rd_addr[8]
.sym 10947 io_pmod[4]$SB_IO_IN
.sym 10952 w_rx_24_fifo_data[29]
.sym 10953 w_rx_24_fifo_data[27]
.sym 10956 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 10957 rx_fifo.rd_addr[8]
.sym 10959 io_pmod[4]$SB_IO_IN
.sym 10964 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 10965 w_rx_24_fifo_data[24]
.sym 10968 w_rx_24_fifo_data[29]
.sym 10971 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 10974 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 10976 w_rx_24_fifo_data[22]
.sym 10986 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 10988 w_rx_24_fifo_data[27]
.sym 10994 w_rx_24_fifo_data[25]
.sym 10995 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11002 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11003 lvds_clock_$glb_clk
.sym 11004 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11005 rx_fifo.mem_i.0.3_WDATA_2
.sym 11006 w_debug_fifo_pull
.sym 11007 rx_fifo.mem_i.0.3_WDATA_3
.sym 11008 w_debug_fifo_push
.sym 11009 rx_fifo.mem_i.0.1_WDATA_1
.sym 11010 rx_fifo.mem_i.0.3_WDATA_1
.sym 11011 rx_fifo.mem_i.0.3_WDATA
.sym 11012 w_debug_smi_test
.sym 11017 $PACKER_VCC_NET
.sym 11021 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 11027 w_rx_09_fifo_data[20]
.sym 11028 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 11034 io_pmod[0]$SB_IO_IN
.sym 11046 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11047 w_rx_24_fifo_data[19]
.sym 11049 w_rx_24_fifo_data[17]
.sym 11053 channel
.sym 11055 w_rx_24_fifo_data[26]
.sym 11057 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11058 w_rx_24_fifo_data[12]
.sym 11066 w_rx_24_fifo_data[15]
.sym 11067 w_rx_24_fifo_data[21]
.sym 11071 w_rx_09_fifo_data[19]
.sym 11076 w_rx_24_fifo_data[28]
.sym 11081 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11082 w_rx_24_fifo_data[12]
.sym 11086 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11087 w_rx_24_fifo_data[17]
.sym 11092 w_rx_24_fifo_data[28]
.sym 11093 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11098 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11100 w_rx_24_fifo_data[15]
.sym 11105 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11106 w_rx_24_fifo_data[21]
.sym 11110 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11111 w_rx_24_fifo_data[19]
.sym 11115 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11117 w_rx_24_fifo_data[26]
.sym 11121 w_rx_24_fifo_data[19]
.sym 11122 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11123 channel
.sym 11124 w_rx_09_fifo_data[19]
.sym 11125 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11126 lvds_clock_$glb_clk
.sym 11127 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11130 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 11134 io_ctrl_ins.pmod_dir_state[0]
.sym 11140 rx_fifo.wr_addr[7]
.sym 11141 channel
.sym 11142 w_rx_data[4]
.sym 11145 w_debug_smi_test
.sym 11146 w_rx_09_fifo_data[21]
.sym 11148 w_rx_data[5]
.sym 11150 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11151 channel
.sym 11156 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11159 rx_fifo.mem_q.0.0_WDATA_1
.sym 11162 rx_fifo.mem_i.0.1_WDATA
.sym 11172 w_rx_24_fifo_data[12]
.sym 11173 w_rx_24_fifo_data[23]
.sym 11174 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 11175 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11180 w_debug_fifo_push
.sym 11181 w_rx_09_fifo_data[23]
.sym 11187 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 11189 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 11194 io_pmod[0]$SB_IO_IN
.sym 11196 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11197 channel
.sym 11200 w_rx_09_fifo_data[12]
.sym 11208 channel
.sym 11209 w_rx_24_fifo_data[23]
.sym 11210 w_rx_09_fifo_data[23]
.sym 11211 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11221 w_debug_fifo_push
.sym 11223 io_pmod[0]$SB_IO_IN
.sym 11226 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 11227 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 11228 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11232 channel
.sym 11233 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11234 w_rx_24_fifo_data[12]
.sym 11235 w_rx_09_fifo_data[12]
.sym 11238 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 11239 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 11240 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11248 lvds_rx_09_inst.r_state_if_SB_DFFER_Q_E
.sym 11249 lvds_clock_$glb_clk
.sym 11250 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 11251 rx_fifo.mem_q.0.0_WDATA
.sym 11253 w_rx_09_fifo_data[2]
.sym 11254 lvds_rx_09_inst.o_fifo_data[31]
.sym 11258 rx_fifo.mem_q.0.0_WDATA_2
.sym 11263 io_pmod[1]$SB_IO_IN
.sym 11268 w_rx_24_fifo_data[12]
.sym 11271 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11279 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 11281 w_rx_data[4]
.sym 11285 w_rx_data[1]
.sym 11292 channel
.sym 11293 w_rx_24_fifo_data[1]
.sym 11295 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11296 w_rx_09_fifo_data[1]
.sym 11298 w_rx_09_fifo_data[0]
.sym 11299 w_rx_24_fifo_data[6]
.sym 11300 w_rx_24_fifo_data[11]
.sym 11312 w_rx_24_fifo_data[13]
.sym 11315 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11317 channel
.sym 11320 w_rx_24_fifo_data[0]
.sym 11323 w_rx_09_fifo_data[6]
.sym 11331 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11332 channel
.sym 11333 w_rx_24_fifo_data[1]
.sym 11334 w_rx_09_fifo_data[1]
.sym 11343 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11344 channel
.sym 11345 w_rx_24_fifo_data[6]
.sym 11346 w_rx_09_fifo_data[6]
.sym 11350 w_rx_24_fifo_data[11]
.sym 11352 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11355 w_rx_24_fifo_data[0]
.sym 11356 w_rx_09_fifo_data[0]
.sym 11357 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 11358 channel
.sym 11361 w_rx_24_fifo_data[13]
.sym 11362 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11371 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11372 lvds_clock_$glb_clk
.sym 11373 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11374 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 11375 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 11376 io_ctrl_ins.debug_mode[0]
.sym 11377 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 11378 io_ctrl_ins.rf_mode[2]
.sym 11381 io_ctrl_ins.debug_mode[1]
.sym 11388 rx_fifo.mem_q.0.0_WDATA_3
.sym 11390 w_rx_09_fifo_data[29]
.sym 11391 rx_fifo.mem_q.0.0_WDATA_2
.sym 11392 w_rx_09_fifo_data[1]
.sym 11394 w_rx_09_fifo_data[0]
.sym 11395 rx_fifo.wr_addr[6]
.sym 11396 channel
.sym 11397 w_rx_24_fifo_data[1]
.sym 11398 w_rx_09_fifo_data[2]
.sym 11399 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 11406 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 11408 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 11419 w_rx_24_fifo_data[3]
.sym 11424 w_rx_24_fifo_data[0]
.sym 11426 w_rx_24_fifo_data[7]
.sym 11429 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11432 w_rx_24_fifo_data[4]
.sym 11433 w_rx_24_fifo_data[9]
.sym 11437 w_rx_24_fifo_data[2]
.sym 11440 w_rx_24_fifo_data[1]
.sym 11444 w_rx_24_fifo_data[5]
.sym 11448 w_rx_24_fifo_data[9]
.sym 11449 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11456 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11457 w_rx_24_fifo_data[2]
.sym 11460 w_rx_24_fifo_data[7]
.sym 11463 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11467 w_rx_24_fifo_data[5]
.sym 11468 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11474 w_rx_24_fifo_data[1]
.sym 11475 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11479 w_rx_24_fifo_data[3]
.sym 11480 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11486 w_rx_24_fifo_data[0]
.sym 11487 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11490 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11492 w_rx_24_fifo_data[4]
.sym 11494 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11495 lvds_clock_$glb_clk
.sym 11496 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11497 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 11498 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11499 io_ctrl_ins.rf_pin_state[1]
.sym 11502 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 11504 io_ctrl_ins.rf_pin_state[2]
.sym 11514 io_ctrl_ins.debug_mode[1]
.sym 11539 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11558 w_rx_09_fifo_data[2]
.sym 11569 w_rx_09_fifo_data[6]
.sym 11590 w_rx_09_fifo_data[6]
.sym 11591 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11601 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 11602 w_rx_09_fifo_data[2]
.sym 11617 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11618 lvds_clock_$glb_clk
.sym 11619 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11621 o_shdn_rx_lna$SB_IO_OUT
.sym 11623 o_shdn_tx_lna$SB_IO_OUT
.sym 11633 $PACKER_VCC_NET
.sym 11667 w_rx_24_fifo_data[6]
.sym 11687 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11689 w_rx_24_fifo_data[8]
.sym 11691 w_rx_24_fifo_data[10]
.sym 11720 w_rx_24_fifo_data[6]
.sym 11721 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11724 w_rx_24_fifo_data[10]
.sym 11726 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11731 w_rx_24_fifo_data[8]
.sym 11733 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 11740 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 11741 lvds_clock_$glb_clk
.sym 11742 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 11761 o_tr_vc1_b$SB_IO_OUT
.sym 11769 o_shdn_tx_lna$SB_IO_OUT
.sym 12305 i_rst_b$SB_IO_IN
.sym 12309 smi_ctrl_ins.soe_and_reset
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a2$rename$0
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a2$rename$0
.sym 12323 i_smi_a2$rename$0
.sym 12324 smi_ctrl_ins.soe_and_reset
.sym 12327 w_smi_data_output[7]
.sym 12331 i_smi_a2$rename$0
.sym 12334 w_smi_data_output[0]
.sym 12339 smi_ctrl_ins.w_fifo_pull_trigger
.sym 12349 w_debug_fifo_pull
.sym 12378 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 12384 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 12385 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 12388 smi_ctrl_ins.r_smi_test_count[4]
.sym 12390 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 12402 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 12403 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 12404 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 12405 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 12411 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 12416 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 12418 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 12423 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 12425 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 12428 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 12430 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 12436 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 12437 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 12443 smi_ctrl_ins.r_smi_test_count[4]
.sym 12448 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 12452 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 12453 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 12456 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 12457 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 12458 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12463 smi_ctrl_ins.r_fifo_pull_1
.sym 12464 smi_ctrl_ins.r_fifo_pull
.sym 12465 $io_pmod[1]$iobuf_i
.sym 12470 $io_pmod[4]$iobuf_i
.sym 12475 smi_ctrl_ins.soe_and_reset
.sym 12497 smi_ctrl_ins.int_cnt[3]
.sym 12504 w_smi_data_output[3]
.sym 12505 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 12506 i_rst_b$SB_IO_IN
.sym 12509 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12513 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12515 i_rst_b$SB_IO_IN
.sym 12516 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 12518 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 12519 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 12520 smi_ctrl_ins.r_smi_test_count[4]
.sym 12522 w_debug_smi_test
.sym 12526 w_load
.sym 12529 w_debug_smi_test
.sym 12541 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 12542 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 12544 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 12545 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 12546 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12548 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 12551 smi_ctrl_ins.r_smi_test_count[4]
.sym 12552 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 12555 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 12559 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12560 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12562 w_debug_smi_test
.sym 12563 i_rst_b$SB_IO_IN
.sym 12567 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 12570 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12573 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12579 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 12581 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 12591 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 12592 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 12593 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 12594 smi_ctrl_ins.r_smi_test_count[4]
.sym 12603 i_rst_b$SB_IO_IN
.sym 12604 w_debug_smi_test
.sym 12609 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 12610 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 12611 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 12612 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 12619 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 12620 r_counter_$glb_clk
.sym 12621 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 12622 w_smi_data_output[3]
.sym 12623 w_smi_data_output[0]
.sym 12624 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 12625 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 12626 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12627 w_smi_data_output[6]
.sym 12628 w_smi_data_output[1]
.sym 12629 w_smi_data_output[7]
.sym 12635 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 12638 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 12639 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 12640 io_pmod[4]$SB_IO_IN
.sym 12646 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12648 i_rst_b$SB_IO_IN
.sym 12649 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12652 smi_ctrl_ins.int_cnt[4]
.sym 12653 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_E
.sym 12654 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 12655 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 12665 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 12672 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12673 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 12674 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 12676 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12678 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 12683 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 12684 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 12689 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12690 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12691 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12692 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 12693 smi_ctrl_ins.int_cnt[4]
.sym 12696 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 12697 smi_ctrl_ins.int_cnt[4]
.sym 12698 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 12708 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 12709 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12710 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 12711 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 12715 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 12720 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 12723 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 12726 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 12727 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 12728 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 12729 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 12732 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 12735 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 12740 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 12742 rx_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12743 r_counter_$glb_clk
.sym 12744 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12745 spi_if_ins.w_rx_data[1]
.sym 12746 spi_if_ins.w_rx_data[3]
.sym 12747 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 12748 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 12749 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12750 spi_if_ins.w_rx_data[4]
.sym 12751 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 12752 spi_if_ins.w_rx_data[2]
.sym 12759 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 12761 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 12762 w_smi_data_output[7]
.sym 12764 $PACKER_VCC_NET
.sym 12766 w_smi_data_output[0]
.sym 12768 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 12771 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 12772 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 12773 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 12774 smi_ctrl_ins.int_cnt[3]
.sym 12777 rx_fifo.mem_q.0.1_RDATA[0]
.sym 12780 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12786 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 12787 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 12788 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12789 smi_ctrl_ins.int_cnt[4]
.sym 12790 smi_ctrl_ins.int_cnt[3]
.sym 12791 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12792 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 12793 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12794 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 12795 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12796 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 12797 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 12798 spi_if_ins.state_if[1]
.sym 12799 spi_if_ins.state_if[0]
.sym 12801 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12803 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 12806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 12808 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 12809 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12814 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12817 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 12822 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12825 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 12826 smi_ctrl_ins.int_cnt[3]
.sym 12827 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 12828 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 12831 spi_if_ins.state_if[0]
.sym 12832 spi_if_ins.state_if[1]
.sym 12838 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 12839 smi_ctrl_ins.int_cnt[4]
.sym 12840 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 12844 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 12845 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12846 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 12850 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 12851 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 12852 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12855 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 12856 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12857 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12858 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 12861 smi_ctrl_ins.int_cnt[4]
.sym 12863 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 12864 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 12865 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 12866 r_counter_$glb_clk
.sym 12867 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 12869 w_rx_data[7]
.sym 12870 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 12871 sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[0]
.sym 12873 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 12874 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 12875 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 12880 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12881 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12883 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12885 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 12886 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12887 rx_fifo.rd_addr[4]
.sym 12888 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12889 rx_fifo.wr_addr[0]
.sym 12895 w_rx_data[4]
.sym 12896 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 12897 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 12898 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 12899 io_pmod[1]$SB_IO_IN
.sym 12901 w_rx_data[2]
.sym 12902 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 12903 i_rst_b$SB_IO_IN
.sym 12909 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 12911 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12913 spi_if_ins.state_if[1]
.sym 12915 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12916 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12917 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12919 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 12920 i_rst_b$SB_IO_IN
.sym 12922 spi_if_ins.state_if[0]
.sym 12923 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12925 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12927 smi_ctrl_ins.int_cnt[3]
.sym 12928 smi_ctrl_ins.int_cnt[4]
.sym 12931 rx_fifo.mem_q.0.1_RDATA[1]
.sym 12932 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 12934 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 12935 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12936 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 12937 rx_fifo.mem_q.0.1_RDATA[0]
.sym 12942 spi_if_ins.state_if[1]
.sym 12944 spi_if_ins.state_if[0]
.sym 12945 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12948 rx_fifo.mem_q.0.1_RDATA[0]
.sym 12949 smi_ctrl_ins.int_cnt[3]
.sym 12950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 12951 rx_fifo.mem_q.0.1_RDATA[1]
.sym 12954 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 12955 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 12960 smi_ctrl_ins.int_cnt[4]
.sym 12963 smi_ctrl_ins.int_cnt[3]
.sym 12966 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12967 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 12968 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12969 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12978 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 12980 i_rst_b$SB_IO_IN
.sym 12981 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 12984 smi_ctrl_ins.int_cnt[4]
.sym 12985 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 12986 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 12987 smi_ctrl_ins.int_cnt[3]
.sym 12988 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 12989 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 12990 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 12991 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 12993 smi_ctrl_ins.int_cnt[3]
.sym 12994 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 12996 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 12998 w_debug_smi_test
.sym 13000 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13003 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 13004 io_pmod[0]$SB_IO_IN
.sym 13005 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 13006 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13007 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 13009 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13010 rx_fifo.wr_addr[9]
.sym 13011 smi_ctrl_ins.int_cnt[4]
.sym 13012 rx_fifo.wr_addr[8]
.sym 13013 rx_fifo.rd_addr[7]
.sym 13016 rx_fifo.mem_i.0.3_WDATA
.sym 13017 rx_fifo.mem_q.0.1_RDATA[1]
.sym 13018 w_debug_smi_test
.sym 13019 w_load
.sym 13021 w_rx_data[4]
.sym 13022 spi_if_ins.w_rx_data[1]
.sym 13023 w_rx_09_fifo_data[29]
.sym 13025 w_rx_data[3]
.sym 13026 spi_if_ins.w_rx_data[0]
.sym 13034 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 13039 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 13042 rx_fifo.mem_q.0.0_RDATA[0]
.sym 13043 smi_ctrl_ins.int_cnt[4]
.sym 13045 $PACKER_VCC_NET
.sym 13050 rx_fifo.mem_i.0.0_RDATA[0]
.sym 13051 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 13052 rx_fifo.mem_q.0.0_RDATA[1]
.sym 13055 rx_fifo.mem_i.0.0_RDATA[1]
.sym 13058 smi_ctrl_ins.int_cnt[3]
.sym 13059 io_pmod[1]$SB_IO_IN
.sym 13061 w_debug_fifo_pull
.sym 13071 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 13073 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 13074 smi_ctrl_ins.int_cnt[4]
.sym 13077 $PACKER_VCC_NET
.sym 13083 rx_fifo.mem_q.0.0_RDATA[0]
.sym 13084 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 13085 smi_ctrl_ins.int_cnt[3]
.sym 13086 rx_fifo.mem_q.0.0_RDATA[1]
.sym 13107 rx_fifo.mem_i.0.0_RDATA[1]
.sym 13108 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 13109 smi_ctrl_ins.int_cnt[3]
.sym 13110 rx_fifo.mem_i.0.0_RDATA[0]
.sym 13111 io_pmod[1]$SB_IO_IN
.sym 13112 r_counter_$glb_clk
.sym 13113 w_debug_fifo_pull
.sym 13114 w_rx_data[1]
.sym 13115 w_rx_data[4]
.sym 13116 w_rx_data[6]
.sym 13117 w_rx_data[3]
.sym 13118 w_rx_data[2]
.sym 13120 w_rx_data[0]
.sym 13121 w_rx_data[5]
.sym 13127 rx_fifo.wr_addr[7]
.sym 13128 rx_fifo.mem_q.0.0_RDATA[0]
.sym 13129 $PACKER_VCC_NET
.sym 13131 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 13132 rx_fifo.mem_i.0.1_WDATA
.sym 13133 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13134 $PACKER_VCC_NET
.sym 13139 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 13140 i_rst_b$SB_IO_IN
.sym 13144 lvds_rx_09_inst.o_fifo_data[31]
.sym 13147 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 13149 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 13155 channel
.sym 13156 w_rx_09_fifo_data[21]
.sym 13162 lvds_rx_09_inst.o_fifo_data[31]
.sym 13163 channel
.sym 13165 w_rx_24_fifo_data[30]
.sym 13166 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13168 w_rx_24_fifo_data[21]
.sym 13169 w_rx_24_fifo_data[28]
.sym 13171 w_rx_data[1]
.sym 13173 w_rx_24_fifo_data[31]
.sym 13175 w_rx_data[2]
.sym 13177 w_rx_09_fifo_data[30]
.sym 13181 w_rx_09_fifo_data[28]
.sym 13182 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13183 w_rx_09_fifo_data[29]
.sym 13184 w_rx_24_fifo_data[29]
.sym 13185 w_rx_data[0]
.sym 13188 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13189 channel
.sym 13190 w_rx_09_fifo_data[30]
.sym 13191 w_rx_24_fifo_data[30]
.sym 13195 w_rx_data[1]
.sym 13200 channel
.sym 13201 w_rx_09_fifo_data[28]
.sym 13202 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13203 w_rx_24_fifo_data[28]
.sym 13208 w_rx_data[0]
.sym 13212 w_rx_24_fifo_data[21]
.sym 13213 w_rx_09_fifo_data[21]
.sym 13214 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13215 channel
.sym 13218 w_rx_09_fifo_data[29]
.sym 13219 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13220 channel
.sym 13221 w_rx_24_fifo_data[29]
.sym 13224 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13225 lvds_rx_09_inst.o_fifo_data[31]
.sym 13226 w_rx_24_fifo_data[31]
.sym 13227 channel
.sym 13233 w_rx_data[2]
.sym 13234 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13239 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 13240 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 13242 i_button_SB_LUT4_I1_I2[1]
.sym 13243 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13245 channel
.sym 13249 rx_fifo.mem_i.0.3_WDATA_2
.sym 13250 $PACKER_VCC_NET
.sym 13251 rx_fifo.mem_i.0.3_WDATA_1
.sym 13252 spi_if_ins.w_rx_data[5]
.sym 13253 rx_fifo.wr_addr[5]
.sym 13254 rx_fifo.wr_addr[3]
.sym 13255 rx_fifo.mem_i.0.3_WDATA_3
.sym 13256 w_rx_data[1]
.sym 13257 rx_fifo.wr_addr[2]
.sym 13258 w_rx_data[4]
.sym 13259 rx_fifo.mem_i.0.1_WDATA_1
.sym 13260 w_rx_09_fifo_data[22]
.sym 13263 w_rx_data[3]
.sym 13265 w_rx_data[2]
.sym 13266 rx_fifo.mem_q.0.0_WDATA
.sym 13269 w_rx_data[0]
.sym 13282 w_rx_data[2]
.sym 13292 w_rx_data[0]
.sym 13296 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13323 w_rx_data[2]
.sym 13348 w_rx_data[0]
.sym 13357 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13358 r_counter_$glb_clk
.sym 13361 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 13362 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13363 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 13364 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13365 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13366 w_tx_data_io[2]
.sym 13367 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13373 sys_ctrl_ins.debug_smi_test_SB_DFFER_Q_E
.sym 13384 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 13386 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13388 w_rx_data[4]
.sym 13389 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13390 w_ioc[0]
.sym 13393 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 13394 w_rx_data[2]
.sym 13395 w_rx_data[6]
.sym 13401 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13408 w_rx_09_fifo_data[29]
.sym 13411 w_rx_09_fifo_data[2]
.sym 13412 w_rx_09_fifo_data[0]
.sym 13414 channel
.sym 13420 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13421 w_rx_24_fifo_data[3]
.sym 13423 w_rx_24_fifo_data[2]
.sym 13431 w_rx_09_fifo_data[3]
.sym 13434 w_rx_24_fifo_data[3]
.sym 13435 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13436 channel
.sym 13437 w_rx_09_fifo_data[3]
.sym 13446 w_rx_09_fifo_data[0]
.sym 13448 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13453 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 13454 w_rx_09_fifo_data[29]
.sym 13476 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 13477 channel
.sym 13478 w_rx_09_fifo_data[2]
.sym 13479 w_rx_24_fifo_data[2]
.sym 13480 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 13481 lvds_clock_$glb_clk
.sym 13482 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 13483 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13484 io_ctrl_ins.o_pmod[4]
.sym 13485 io_ctrl_ins.o_pmod[0]
.sym 13486 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 13489 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 13490 io_ctrl_ins.o_pmod[2]
.sym 13500 rx_fifo.wr_addr[0]
.sym 13501 io_pmod[0]$SB_IO_IN
.sym 13504 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 13509 w_rx_data[4]
.sym 13510 w_rx_data[3]
.sym 13513 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13514 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13517 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13526 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13534 w_rx_data[4]
.sym 13535 w_rx_data[3]
.sym 13537 w_rx_data[2]
.sym 13538 w_rx_data[1]
.sym 13539 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13541 w_rx_data[0]
.sym 13544 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 13557 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13559 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 13566 w_rx_data[3]
.sym 13570 w_rx_data[0]
.sym 13576 w_rx_data[2]
.sym 13584 w_rx_data[4]
.sym 13599 w_rx_data[1]
.sym 13603 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 13604 r_counter_$glb_clk
.sym 13605 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 13606 io_ctrl_ins.rf_pin_state[3]
.sym 13607 io_ctrl_ins.rf_pin_state[6]
.sym 13608 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 13609 io_ctrl_ins.rf_pin_state[0]
.sym 13610 io_ctrl_ins.rf_pin_state[7]
.sym 13611 io_ctrl_ins.rf_pin_state[4]
.sym 13612 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 13613 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 13618 rx_fifo.wr_addr[7]
.sym 13622 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13626 rx_fifo.mem_q.0.0_WDATA_1
.sym 13628 io_ctrl_ins.rf_mode[2]
.sym 13629 $PACKER_VCC_NET
.sym 13631 i_rst_b$SB_IO_IN
.sym 13635 io_ctrl_ins.rf_mode[2]
.sym 13639 i_rst_b$SB_IO_IN
.sym 13640 io_ctrl_ins.mixer_en_state
.sym 13641 o_shdn_tx_lna$SB_IO_OUT
.sym 13647 i_rst_b$SB_IO_IN
.sym 13650 w_rx_data[1]
.sym 13655 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 13656 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13657 io_ctrl_ins.debug_mode[0]
.sym 13658 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13659 io_ctrl_ins.rf_mode[2]
.sym 13662 io_ctrl_ins.debug_mode[1]
.sym 13666 w_rx_data[2]
.sym 13680 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13681 io_ctrl_ins.rf_mode[2]
.sym 13682 i_rst_b$SB_IO_IN
.sym 13683 io_ctrl_ins.debug_mode[0]
.sym 13686 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 13689 io_ctrl_ins.debug_mode[1]
.sym 13695 w_rx_data[1]
.sym 13710 io_ctrl_ins.debug_mode[0]
.sym 13711 io_ctrl_ins.debug_mode[1]
.sym 13724 w_rx_data[2]
.sym 13726 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13727 r_counter_$glb_clk
.sym 13729 o_tr_vc2$SB_IO_OUT
.sym 13731 o_tr_vc1$SB_IO_OUT
.sym 13732 io_ctrl_ins.mixer_en_state
.sym 13733 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13735 o_tr_vc1_b$SB_IO_OUT
.sym 13736 o_rx_h_tx_l$SB_IO_OUT
.sym 13744 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13762 i_rst_b$SB_IO_IN
.sym 13777 io_ctrl_ins.rf_pin_state[2]
.sym 13780 io_ctrl_ins.rf_pin_state[1]
.sym 13783 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13789 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13795 io_ctrl_ins.rf_mode[2]
.sym 13797 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13809 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13811 io_ctrl_ins.rf_pin_state[1]
.sym 13812 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13821 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 13822 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 13823 io_ctrl_ins.rf_pin_state[2]
.sym 13824 io_ctrl_ins.rf_mode[2]
.sym 13849 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13850 r_counter_$glb_clk
.sym 13864 io_pmod[0]$SB_IO_IN
.sym 13868 o_shdn_rx_lna$SB_IO_OUT
.sym 13871 o_tr_vc2$SB_IO_OUT
.sym 13880 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13883 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14004 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14123 i_rst_b$SB_IO_IN
.sym 14249 i_rst_b$SB_IO_IN
.sym 14344 i_rst_b$SB_IO_IN
.sym 14388 lvds_clock
.sym 14410 lvds_clock
.sym 14418 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a2$rename$0
.sym 14428 w_smi_data_output[3]
.sym 14433 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14436 i_smi_a2$rename$0
.sym 14448 smi_ctrl_ins.soe_and_reset
.sym 14466 lvds_rx_09_inst.o_fifo_data_SB_DFFESR_Q_R
.sym 14474 i_rst_b$SB_IO_IN
.sym 14496 smi_ctrl_ins.int_cnt[3]
.sym 14501 smi_ctrl_ins.int_cnt[4]
.sym 14504 i_rst_b$SB_IO_IN
.sym 14517 w_debug_smi_test
.sym 14543 w_debug_smi_test
.sym 14544 smi_ctrl_ins.int_cnt[3]
.sym 14545 smi_ctrl_ins.int_cnt[4]
.sym 14565 i_rst_b$SB_IO_IN
.sym 14566 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 14572 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14573 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14574 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14576 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14577 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 14578 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14579 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14583 w_rx_data[0]
.sym 14589 i_rst_b$SB_IO_IN
.sym 14593 smi_ctrl_ins.int_cnt[4]
.sym 14597 i_smi_soe_se$SB_IO_IN
.sym 14601 i_mosi$SB_IO_IN
.sym 14622 $io_pmod[1]$iobuf_i
.sym 14626 spi_if_ins.w_rx_data[1]
.sym 14627 i_mosi$SB_IO_IN
.sym 14628 spi_if_ins.w_rx_data[3]
.sym 14633 $io_pmod[4]$iobuf_i
.sym 14634 w_smi_data_output[4]
.sym 14650 io_pmod[4]$SB_IO_IN
.sym 14653 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14656 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 14661 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14665 smi_ctrl_ins.r_fifo_pull_1
.sym 14669 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14674 smi_ctrl_ins.r_fifo_pull
.sym 14675 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 14682 smi_ctrl_ins.r_fifo_pull
.sym 14688 smi_ctrl_ins.w_fifo_pull_trigger
.sym 14694 smi_ctrl_ins.r_fifo_pull
.sym 14695 io_pmod[4]$SB_IO_IN
.sym 14696 smi_ctrl_ins.r_fifo_pull_1
.sym 14724 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 14725 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 14726 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 14727 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 14729 r_counter_$glb_clk
.sym 14730 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 14731 spi_if_ins.spi.r_rx_byte[2]
.sym 14732 spi_if_ins.spi.r_rx_byte[6]
.sym 14733 spi_if_ins.spi.r_rx_byte[5]
.sym 14734 spi_if_ins.spi.r_rx_byte[3]
.sym 14735 spi_if_ins.spi.r_rx_byte[7]
.sym 14736 spi_if_ins.spi.r_rx_byte[0]
.sym 14737 spi_if_ins.spi.r_rx_byte[1]
.sym 14738 spi_if_ins.spi.r_rx_byte[4]
.sym 14741 w_rx_data[5]
.sym 14742 o_tr_vc1$SB_IO_OUT
.sym 14745 o_miso_$_TBUF__Y_E
.sym 14748 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14752 rx_fifo.rd_addr[4]
.sym 14756 i_rst_b$SB_IO_IN
.sym 14762 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 14764 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 14773 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 14774 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 14775 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 14777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 14779 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 14780 w_debug_smi_test
.sym 14782 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14783 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 14785 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 14787 w_debug_smi_test
.sym 14789 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 14791 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 14792 i_rst_b$SB_IO_IN
.sym 14794 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 14796 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 14797 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 14802 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 14803 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 14805 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 14806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 14807 w_debug_smi_test
.sym 14811 w_debug_smi_test
.sym 14812 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 14813 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 14814 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 14818 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14823 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14825 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 14826 i_rst_b$SB_IO_IN
.sym 14829 i_rst_b$SB_IO_IN
.sym 14831 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 14832 w_debug_smi_test
.sym 14835 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 14836 w_debug_smi_test
.sym 14837 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 14842 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 14843 w_debug_smi_test
.sym 14844 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 14848 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 14849 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 14850 w_debug_smi_test
.sym 14851 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 14852 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 14856 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 14857 w_smi_data_output[4]
.sym 14858 w_smi_data_output[5]
.sym 14860 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 14861 w_smi_data_output[2]
.sym 14868 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14870 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 14879 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 14881 rx_fifo.mem_i.0.1_RDATA[0]
.sym 14886 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 14895 spi_if_ins.spi.r_rx_byte[2]
.sym 14898 spi_if_ins.spi.r_rx_byte[3]
.sym 14899 spi_if_ins.state_if[1]
.sym 14900 spi_if_ins.state_if[0]
.sym 14901 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14902 spi_if_ins.spi.r_rx_byte[4]
.sym 14903 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14906 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14907 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 14908 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 14909 spi_if_ins.spi.r_rx_byte[1]
.sym 14914 smi_ctrl_ins.int_cnt[4]
.sym 14917 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 14918 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 14931 spi_if_ins.spi.r_rx_byte[1]
.sym 14936 spi_if_ins.spi.r_rx_byte[3]
.sym 14943 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 14946 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 14947 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 14948 smi_ctrl_ins.int_cnt[4]
.sym 14949 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 14952 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14953 spi_if_ins.state_if[0]
.sym 14954 spi_if_ins.state_if[1]
.sym 14955 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14958 spi_if_ins.spi.r_rx_byte[4]
.sym 14964 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 14965 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14966 spi_if_ins.state_if[1]
.sym 14967 spi_if_ins.state_if[0]
.sym 14971 spi_if_ins.spi.r_rx_byte[2]
.sym 14974 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14975 r_counter_$glb_clk
.sym 14977 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 14978 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 14979 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 14980 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 14981 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 14982 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 14983 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 14984 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 14989 spi_if_ins.w_rx_data[1]
.sym 14990 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 14991 spi_if_ins.w_rx_data[0]
.sym 14993 smi_ctrl_ins.r_smi_test_count[4]
.sym 14994 io_pmod[1]$SB_IO_IN
.sym 14998 w_debug_smi_test
.sym 14999 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 15001 w_rx_data[1]
.sym 15005 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 15008 spi_if_ins.w_rx_data[4]
.sym 15011 w_rx_data[7]
.sym 15012 spi_if_ins.w_rx_data[2]
.sym 15018 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 15020 smi_ctrl_ins.int_cnt[3]
.sym 15021 smi_ctrl_ins.int_cnt[4]
.sym 15024 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15025 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 15026 i_rst_b$SB_IO_IN
.sym 15028 smi_ctrl_ins.int_cnt[3]
.sym 15029 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 15033 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 15034 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15036 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15038 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 15039 spi_if_ins.state_if[0]
.sym 15040 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 15041 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 15042 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15043 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 15044 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15045 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15046 spi_if_ins.state_if[1]
.sym 15047 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 15049 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15051 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 15052 smi_ctrl_ins.int_cnt[4]
.sym 15053 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 15058 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 15063 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 15064 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15065 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15066 i_rst_b$SB_IO_IN
.sym 15069 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 15070 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 15071 smi_ctrl_ins.int_cnt[4]
.sym 15072 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 15081 spi_if_ins.state_if[1]
.sym 15083 spi_if_ins.state_if[0]
.sym 15084 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15087 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 15088 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15089 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 15090 smi_ctrl_ins.int_cnt[3]
.sym 15093 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15094 smi_ctrl_ins.int_cnt[3]
.sym 15095 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 15096 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 15097 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15098 r_counter_$glb_clk
.sym 15103 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15108 i_rst_b$SB_IO_IN
.sym 15111 i_rst_b$SB_IO_IN
.sym 15114 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 15115 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 15117 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 15118 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 15119 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 15120 rx_fifo.mem_i.0.3_RDATA[1]
.sym 15121 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 15122 i_rst_b$SB_IO_IN
.sym 15123 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15124 spi_if_ins.w_rx_data[1]
.sym 15125 w_rx_data[0]
.sym 15127 rx_fifo.mem_i.0.1_RDATA[1]
.sym 15128 spi_if_ins.w_rx_data[6]
.sym 15129 w_rx_data[1]
.sym 15130 w_ioc[0]
.sym 15133 w_rx_data[6]
.sym 15134 spi_if_ins.w_rx_data[3]
.sym 15135 w_rx_data[3]
.sym 15141 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 15142 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 15143 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15151 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15152 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 15159 smi_ctrl_ins.int_cnt[3]
.sym 15164 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 15165 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 15170 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 15172 w_debug_smi_test
.sym 15174 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15175 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 15176 smi_ctrl_ins.int_cnt[3]
.sym 15177 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 15188 smi_ctrl_ins.int_cnt[3]
.sym 15192 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 15193 smi_ctrl_ins.int_cnt[3]
.sym 15194 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 15195 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 15205 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 15217 w_debug_smi_test
.sym 15220 smi_ctrl_ins.int_cnt_SB_DFFNESS_Q_E
.sym 15221 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 15222 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 15223 w_ioc[1]
.sym 15224 w_ioc[0]
.sym 15225 $io_pmod[2]$iobuf_i
.sym 15226 w_ioc[4]
.sym 15227 w_ioc[3]
.sym 15228 w_fetch
.sym 15229 w_ioc[2]
.sym 15237 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 15239 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 15241 w_rx_24_fifo_data[20]
.sym 15245 io_pmod[1]$SB_IO_IN
.sym 15248 w_cs[1]
.sym 15249 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15251 w_rx_data[0]
.sym 15252 i_rst_b$SB_IO_IN
.sym 15253 $PACKER_VCC_NET
.sym 15254 i_button_SB_LUT4_I1_I2[3]
.sym 15255 w_rx_data[1]
.sym 15256 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 15258 w_ioc[0]
.sym 15267 spi_if_ins.w_rx_data[1]
.sym 15270 spi_if_ins.w_rx_data[5]
.sym 15271 spi_if_ins.w_rx_data[0]
.sym 15275 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15278 spi_if_ins.w_rx_data[4]
.sym 15282 spi_if_ins.w_rx_data[2]
.sym 15288 spi_if_ins.w_rx_data[6]
.sym 15294 spi_if_ins.w_rx_data[3]
.sym 15298 spi_if_ins.w_rx_data[1]
.sym 15305 spi_if_ins.w_rx_data[4]
.sym 15310 spi_if_ins.w_rx_data[6]
.sym 15317 spi_if_ins.w_rx_data[3]
.sym 15321 spi_if_ins.w_rx_data[2]
.sym 15336 spi_if_ins.w_rx_data[0]
.sym 15340 spi_if_ins.w_rx_data[5]
.sym 15343 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15344 r_counter_$glb_clk
.sym 15346 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15348 w_tx_data_smi[0]
.sym 15349 io_pmod_SB_DFFE_Q_E
.sym 15351 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 15352 w_tx_data_smi[1]
.sym 15353 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15356 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 15359 io_pmod[3]$SB_IO_IN
.sym 15361 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15364 w_rx_data[6]
.sym 15366 io_pmod[1]$SB_IO_IN
.sym 15367 w_ioc[0]
.sym 15368 rx_fifo.wr_addr[4]
.sym 15371 w_rx_data[6]
.sym 15373 w_rx_data[3]
.sym 15377 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 15381 w_rx_data[5]
.sym 15389 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 15392 w_fetch
.sym 15396 w_ioc[0]
.sym 15400 w_load
.sym 15401 w_cs[0]
.sym 15411 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15416 i_button_SB_LUT4_I1_I2[1]
.sym 15418 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15432 w_ioc[0]
.sym 15434 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15438 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15439 w_ioc[0]
.sym 15441 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15452 w_fetch
.sym 15453 w_load
.sym 15456 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 15458 i_button_SB_LUT4_I1_I2[1]
.sym 15459 w_cs[0]
.sym 15469 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 15470 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15472 w_tx_data_sys[0]
.sym 15473 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 15475 i_button_SB_LUT4_I1_O[0]
.sym 15476 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15481 rx_fifo.mem_i.0.3_WDATA
.sym 15482 w_tx_data_smi[1]
.sym 15489 w_cs[0]
.sym 15492 w_tx_data_smi[0]
.sym 15496 w_rx_data[7]
.sym 15498 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15499 w_rx_data[7]
.sym 15501 w_rx_data[1]
.sym 15502 w_ioc[0]
.sym 15503 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15504 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15510 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 15515 i_rst_b$SB_IO_IN
.sym 15516 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 15517 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 15518 w_cs[1]
.sym 15522 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 15523 i_button_SB_LUT4_I1_I2[1]
.sym 15528 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15529 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 15532 i_button_SB_LUT4_I1_O[0]
.sym 15533 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15536 io_ctrl_ins.debug_mode[0]
.sym 15537 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15539 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 15540 io_ctrl_ins.pmod_dir_state[0]
.sym 15541 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15549 io_ctrl_ins.debug_mode[0]
.sym 15550 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15551 io_ctrl_ins.pmod_dir_state[0]
.sym 15552 i_button_SB_LUT4_I1_O[0]
.sym 15556 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 15561 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15562 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15564 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 15568 w_cs[1]
.sym 15569 i_button_SB_LUT4_I1_I2[1]
.sym 15570 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15573 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 15576 i_button_SB_LUT4_I1_O[0]
.sym 15579 i_button_SB_LUT4_I1_O[0]
.sym 15580 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 15581 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 15585 i_rst_b$SB_IO_IN
.sym 15587 w_cs[1]
.sym 15588 i_button_SB_LUT4_I1_I2[1]
.sym 15589 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 15590 r_counter_$glb_clk
.sym 15591 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 15592 io_ctrl_ins.pmod_dir_state[5]
.sym 15593 i_button_SB_LUT4_I1_O[1]
.sym 15594 io_ctrl_ins.pmod_dir_state[1]
.sym 15595 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 15596 io_ctrl_ins.pmod_dir_state[6]
.sym 15597 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 15598 io_ctrl_ins.pmod_dir_state[3]
.sym 15599 io_ctrl_ins.pmod_dir_state[4]
.sym 15604 o_led0$SB_IO_OUT
.sym 15611 i_rst_b$SB_IO_IN
.sym 15613 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 15614 i_rst_b$SB_IO_IN
.sym 15617 w_rx_data[1]
.sym 15618 w_ioc[0]
.sym 15621 w_rx_data[6]
.sym 15624 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15625 w_tx_data_io[2]
.sym 15626 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 15627 w_rx_data[3]
.sym 15635 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15638 w_rx_data[2]
.sym 15640 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 15641 w_rx_data[4]
.sym 15642 w_rx_data[0]
.sym 15643 w_ioc[0]
.sym 15648 io_ctrl_ins.o_pmod[2]
.sym 15651 io_ctrl_ins.o_pmod[0]
.sym 15655 io_ctrl_ins.mixer_en_state
.sym 15662 w_ioc[0]
.sym 15663 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15664 o_shdn_tx_lna$SB_IO_OUT
.sym 15667 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15668 w_ioc[0]
.sym 15669 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 15674 w_rx_data[4]
.sym 15680 w_rx_data[0]
.sym 15684 w_ioc[0]
.sym 15685 io_ctrl_ins.mixer_en_state
.sym 15686 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15687 io_ctrl_ins.o_pmod[0]
.sym 15702 io_ctrl_ins.o_pmod[2]
.sym 15703 w_ioc[0]
.sym 15704 o_shdn_tx_lna$SB_IO_OUT
.sym 15705 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15710 w_rx_data[2]
.sym 15712 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15713 r_counter_$glb_clk
.sym 15715 io_ctrl_ins.o_pmod[7]
.sym 15716 io_ctrl_ins.o_pmod[1]
.sym 15717 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 15718 io_ctrl_ins.o_pmod[3]
.sym 15719 io_ctrl_ins.o_pmod[5]
.sym 15720 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 15721 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 15722 io_ctrl_ins.o_pmod[6]
.sym 15731 io_ctrl_ins.o_pmod[4]
.sym 15732 io_pmod[1]$SB_IO_IN
.sym 15733 rx_fifo.mem_q.0.0_WDATA
.sym 15735 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 15739 i_rst_b$SB_IO_IN
.sym 15741 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 15742 o_rx_h_tx_l$SB_IO_OUT
.sym 15745 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15750 w_ioc[0]
.sym 15758 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15762 w_rx_data[4]
.sym 15763 w_rx_data[3]
.sym 15766 w_rx_data[6]
.sym 15769 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15771 w_rx_data[7]
.sym 15775 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15776 w_rx_data[0]
.sym 15781 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15783 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15784 io_ctrl_ins.rf_mode[2]
.sym 15786 w_rx_data[5]
.sym 15790 w_rx_data[3]
.sym 15797 w_rx_data[6]
.sym 15801 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15802 io_ctrl_ins.rf_mode[2]
.sym 15808 w_rx_data[0]
.sym 15813 w_rx_data[7]
.sym 15820 w_rx_data[4]
.sym 15825 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15826 io_ctrl_ins.rf_mode[2]
.sym 15827 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15828 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 15833 w_rx_data[5]
.sym 15835 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15836 r_counter_$glb_clk
.sym 15839 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 15852 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15870 o_tr_vc2$SB_IO_OUT
.sym 15879 io_ctrl_ins.rf_pin_state[3]
.sym 15880 io_ctrl_ins.rf_pin_state[6]
.sym 15881 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15882 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15885 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 15888 io_ctrl_ins.rf_mode[2]
.sym 15890 io_ctrl_ins.rf_pin_state[0]
.sym 15891 io_ctrl_ins.rf_pin_state[7]
.sym 15892 io_ctrl_ins.rf_pin_state[4]
.sym 15894 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15900 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15906 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15912 io_ctrl_ins.rf_pin_state[3]
.sym 15913 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15914 io_ctrl_ins.rf_mode[2]
.sym 15915 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15924 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15925 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15926 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 15927 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15930 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15931 io_ctrl_ins.rf_mode[2]
.sym 15932 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15933 io_ctrl_ins.rf_pin_state[0]
.sym 15937 io_ctrl_ins.rf_pin_state[6]
.sym 15938 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 15939 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15948 io_ctrl_ins.rf_pin_state[4]
.sym 15949 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 15950 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 15951 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15954 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 15955 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 15956 io_ctrl_ins.rf_pin_state[7]
.sym 15958 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15959 r_counter_$glb_clk
.sym 15979 $io_pmod[0]$iobuf_i
.sym 15980 io_pmod[0]$SB_IO_IN
.sym 15990 i_button$SB_IO_IN
.sym 15995 i_config[3]$SB_IO_IN
.sym 16215 o_tr_vc1$SB_IO_OUT
.sym 16231 i_rst_b$SB_IO_IN
.sym 16345 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16478 i_button$SB_IO_IN
.sym 16482 i_config[3]$SB_IO_IN
.sym 16490 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16497 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16508 w_lvds_rx_09_d0_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16555 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16558 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16560 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16585 i_smi_soe_se$SB_IO_IN
.sym 16587 i_mosi$SB_IO_IN
.sym 16588 w_smi_data_output[4]
.sym 16604 i_smi_soe_se$SB_IO_IN
.sym 16609 i_rst_b$SB_IO_IN
.sym 16652 i_smi_soe_se$SB_IO_IN
.sym 16655 i_rst_b$SB_IO_IN
.sym 16681 spi_if_ins.spi.r3_rx_done
.sym 16682 o_miso_$_TBUF__Y_E
.sym 16683 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16684 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 16685 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16700 i_sck$SB_IO_IN
.sym 16710 i_ss$SB_IO_IN
.sym 16730 w_smi_data_output[5]
.sym 16742 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 16747 o_miso_$_TBUF__Y_E
.sym 16758 i_mosi$SB_IO_IN
.sym 16760 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16765 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16767 i_sck$SB_IO_IN
.sym 16774 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16776 o_miso_$_TBUF__Y_E
.sym 16783 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16786 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16788 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16793 i_mosi$SB_IO_IN
.sym 16799 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16805 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16818 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16824 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16827 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16833 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16837 o_miso_$_TBUF__Y_E
.sym 16838 i_sck$SB_IO_IN
.sym 16841 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 16842 spi_if_ins.spi.SCKr[2]
.sym 16843 spi_if_ins.spi.SCKr[0]
.sym 16845 spi_if_ins.spi.SCKr[1]
.sym 16846 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16853 i_sck$SB_IO_IN
.sym 16866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 16870 i_rst_b$SB_IO_IN
.sym 16875 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 16881 i_sck$SB_IO_IN
.sym 16882 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16883 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16885 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16886 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16887 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16888 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16889 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16891 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16894 i_mosi$SB_IO_IN
.sym 16916 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16922 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16927 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16934 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16939 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16947 i_mosi$SB_IO_IN
.sym 16953 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16959 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16960 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16961 i_sck$SB_IO_IN
.sym 16963 spi_if_ins.w_rx_data[6]
.sym 16964 spi_if_ins.w_rx_data[0]
.sym 16965 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 16967 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 16968 spi_if_ins.w_rx_data[5]
.sym 16970 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 16976 spi_if_ins.spi.r2_rx_done
.sym 16979 $io_pmod[1]$iobuf_i
.sym 16985 i_sck$SB_IO_IN
.sym 16988 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 16989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 16990 rx_fifo.rd_addr[0]
.sym 16991 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 16992 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 16993 $PACKER_VCC_NET
.sym 16994 rx_fifo.rd_addr[7]
.sym 16995 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 16996 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 16997 rx_fifo.rd_addr[7]
.sym 17004 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 17006 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 17009 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 17010 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 17011 smi_ctrl_ins.r_smi_test_count[4]
.sym 17014 w_debug_smi_test
.sym 17015 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 17016 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17017 i_rst_b$SB_IO_IN
.sym 17020 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 17024 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17025 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17026 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 17028 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17031 sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[0]
.sym 17032 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17050 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17051 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17052 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17055 smi_ctrl_ins.r_smi_test_count[4]
.sym 17056 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 17057 w_debug_smi_test
.sym 17058 sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[0]
.sym 17062 w_debug_smi_test
.sym 17063 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 17064 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 17073 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 17074 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 17075 i_rst_b$SB_IO_IN
.sym 17076 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 17080 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 17081 w_debug_smi_test
.sym 17082 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 17083 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 17084 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 17087 $PACKER_VCC_NET
.sym 17088 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17089 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 17090 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 17091 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17092 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 17093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17099 $io_pmod[4]$iobuf_i
.sym 17105 spi_if_ins.w_rx_data[6]
.sym 17112 w_ioc[0]
.sym 17115 w_smi_data_output[5]
.sym 17121 $PACKER_VCC_NET
.sym 17127 rx_fifo.mem_i.0.3_RDATA[0]
.sym 17130 i_rst_b$SB_IO_IN
.sym 17131 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17133 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 17134 rx_fifo.mem_i.0.1_RDATA[0]
.sym 17137 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 17138 rx_fifo.mem_i.0.3_RDATA[1]
.sym 17139 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 17141 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 17145 smi_ctrl_ins.int_cnt[3]
.sym 17147 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17148 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 17149 smi_ctrl_ins.int_cnt[4]
.sym 17150 w_debug_smi_test
.sym 17151 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17153 smi_ctrl_ins.int_cnt[3]
.sym 17155 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 17156 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 17157 smi_ctrl_ins.int_cnt[4]
.sym 17158 rx_fifo.mem_i.0.1_RDATA[1]
.sym 17160 smi_ctrl_ins.int_cnt[3]
.sym 17161 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 17162 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 17163 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 17166 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 17167 rx_fifo.mem_i.0.1_RDATA[1]
.sym 17168 rx_fifo.mem_i.0.1_RDATA[0]
.sym 17169 smi_ctrl_ins.int_cnt[3]
.sym 17172 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17173 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 17174 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 17178 w_debug_smi_test
.sym 17180 i_rst_b$SB_IO_IN
.sym 17184 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 17185 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 17186 smi_ctrl_ins.int_cnt[4]
.sym 17187 smi_ctrl_ins.int_cnt[3]
.sym 17190 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 17192 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 17193 smi_ctrl_ins.int_cnt[4]
.sym 17196 rx_fifo.mem_i.0.3_RDATA[0]
.sym 17198 rx_fifo.mem_i.0.3_RDATA[1]
.sym 17199 smi_ctrl_ins.int_cnt[4]
.sym 17205 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 17209 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17210 rx_fifo.mem_i.0.1_WDATA_2
.sym 17211 w_fetch
.sym 17212 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17213 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17214 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17215 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17216 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17221 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17223 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 17230 $PACKER_VCC_NET
.sym 17231 rx_fifo.mem_i.0.3_RDATA[0]
.sym 17234 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 17236 spi_if_ins.w_rx_data[0]
.sym 17238 rx_fifo.rd_addr[0]
.sym 17240 w_ioc[0]
.sym 17243 io_pmod[4]$SB_IO_IN
.sym 17268 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17302 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17332 spi_if_ins.spi.r_tx_byte[7]
.sym 17333 spi_if_ins.spi.r_tx_byte[3]
.sym 17334 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 17335 spi_if_ins.spi.r_tx_byte[1]
.sym 17336 spi_if_ins.spi.r_tx_byte[5]
.sym 17337 spi_if_ins.spi.r_tx_byte[6]
.sym 17338 spi_if_ins.spi.r_tx_byte[2]
.sym 17339 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17344 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 17345 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17346 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17348 rx_fifo.mem_i.0.1_RDATA[0]
.sym 17355 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 17356 w_fetch
.sym 17357 channel
.sym 17359 rx_fifo.wr_addr[4]
.sym 17360 rx_fifo.wr_addr[8]
.sym 17361 i_rst_b$SB_IO_IN
.sym 17364 w_ioc[1]
.sym 17366 w_ioc[0]
.sym 17375 w_fetch
.sym 17377 spi_if_ins.w_rx_data[1]
.sym 17379 spi_if_ins.w_rx_data[3]
.sym 17383 spi_if_ins.w_rx_data[2]
.sym 17384 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17387 spi_if_ins.w_rx_data[4]
.sym 17395 w_debug_smi_test
.sym 17396 spi_if_ins.w_rx_data[0]
.sym 17403 io_pmod[4]$SB_IO_IN
.sym 17406 spi_if_ins.w_rx_data[1]
.sym 17412 spi_if_ins.w_rx_data[0]
.sym 17418 w_debug_smi_test
.sym 17421 io_pmod[4]$SB_IO_IN
.sym 17426 spi_if_ins.w_rx_data[4]
.sym 17432 spi_if_ins.w_rx_data[3]
.sym 17439 w_fetch
.sym 17443 spi_if_ins.w_rx_data[2]
.sym 17452 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 17453 r_counter_$glb_clk
.sym 17458 $io_pmod[6]$iobuf_i
.sym 17459 i_button_SB_LUT4_I1_I2[0]
.sym 17462 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17468 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17469 rx_fifo.wr_addr[6]
.sym 17470 spi_if_ins.r_tx_byte[1]
.sym 17471 w_ioc[0]
.sym 17472 spi_if_ins.r_tx_byte[3]
.sym 17473 $io_pmod[2]$iobuf_i
.sym 17474 spi_if_ins.r_tx_byte[2]
.sym 17478 spi_if_ins.r_tx_byte[4]
.sym 17479 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 17480 w_cs[0]
.sym 17481 $PACKER_VCC_NET
.sym 17482 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 17483 rx_fifo.rd_addr[0]
.sym 17484 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 17485 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17488 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17489 rx_fifo.rd_addr[7]
.sym 17497 i_rst_b$SB_IO_IN
.sym 17498 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17499 i_button_SB_LUT4_I1_I2[3]
.sym 17500 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17502 w_ioc[2]
.sym 17504 w_ioc[1]
.sym 17505 i_rst_b$SB_IO_IN
.sym 17507 w_ioc[4]
.sym 17508 w_ioc[3]
.sym 17509 i_button_SB_LUT4_I1_I2[1]
.sym 17510 w_ioc[2]
.sym 17515 io_pmod[4]$SB_IO_IN
.sym 17516 w_fetch
.sym 17517 channel
.sym 17524 i_button_SB_LUT4_I1_I2[0]
.sym 17527 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17529 w_ioc[4]
.sym 17530 w_ioc[2]
.sym 17532 w_ioc[3]
.sym 17544 io_pmod[4]$SB_IO_IN
.sym 17547 i_button_SB_LUT4_I1_I2[0]
.sym 17548 i_button_SB_LUT4_I1_I2[1]
.sym 17549 i_button_SB_LUT4_I1_I2[3]
.sym 17550 i_rst_b$SB_IO_IN
.sym 17559 i_rst_b$SB_IO_IN
.sym 17560 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17561 i_button_SB_LUT4_I1_I2[3]
.sym 17562 w_fetch
.sym 17568 channel
.sym 17571 w_ioc[3]
.sym 17572 w_ioc[2]
.sym 17573 w_ioc[1]
.sym 17574 w_ioc[4]
.sym 17575 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17577 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17578 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17579 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17580 o_led1$SB_IO_OUT
.sym 17581 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17582 o_led0$SB_IO_OUT
.sym 17584 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17590 w_rx_data[0]
.sym 17592 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 17593 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 17594 rx_fifo.mem_i.0.1_RDATA[1]
.sym 17596 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17599 i_glob_clock$SB_IO_IN
.sym 17600 w_tx_data_io[2]
.sym 17601 rx_fifo.rd_addr[8]
.sym 17602 $PACKER_VCC_NET
.sym 17604 w_rx_data[4]
.sym 17606 i_button_SB_LUT4_I1_I2[0]
.sym 17609 w_rx_data[5]
.sym 17612 w_ioc[0]
.sym 17613 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17619 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17621 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 17625 i_button_SB_LUT4_I1_O[0]
.sym 17626 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17628 w_fetch
.sym 17629 w_ioc[0]
.sym 17631 i_button_SB_LUT4_I1_I2[0]
.sym 17634 w_cs[1]
.sym 17636 w_ioc[1]
.sym 17638 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 17640 w_cs[0]
.sym 17641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17648 i_button_SB_LUT4_I1_I2[1]
.sym 17652 w_cs[1]
.sym 17654 i_button_SB_LUT4_I1_I2[1]
.sym 17655 i_button_SB_LUT4_I1_I2[0]
.sym 17658 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 17660 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 17661 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17673 i_button_SB_LUT4_I1_O[0]
.sym 17676 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17678 w_fetch
.sym 17679 w_cs[0]
.sym 17689 w_ioc[1]
.sym 17690 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17691 w_ioc[0]
.sym 17694 w_ioc[0]
.sym 17695 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17696 w_ioc[1]
.sym 17698 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 17699 r_counter_$glb_clk
.sym 17700 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 17701 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 17702 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 17703 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17704 w_tx_data_io[0]
.sym 17705 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 17706 w_tx_data_io[4]
.sym 17707 w_tx_data_io[1]
.sym 17708 w_tx_data_io[3]
.sym 17714 i_button_SB_LUT4_I1_I2[3]
.sym 17717 sys_ctrl_ins.o_data_out_SB_DFFER_Q_E
.sym 17718 w_rx_data[1]
.sym 17720 w_rx_data[0]
.sym 17721 w_tx_data_sys[0]
.sym 17722 w_cs[1]
.sym 17728 w_ioc[0]
.sym 17730 o_tr_vc1_b$SB_IO_OUT
.sym 17734 i_button_SB_LUT4_I1_O[0]
.sym 17742 w_rx_data[6]
.sym 17744 w_rx_data[3]
.sym 17746 w_rx_data[1]
.sym 17748 i_button_SB_LUT4_I1_O[0]
.sym 17749 w_rx_data[7]
.sym 17752 w_rx_data[5]
.sym 17756 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 17757 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17760 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17764 w_rx_data[4]
.sym 17766 io_ctrl_ins.pmod_dir_state[5]
.sym 17768 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17772 io_ctrl_ins.pmod_dir_state[3]
.sym 17776 w_rx_data[5]
.sym 17783 w_rx_data[7]
.sym 17789 w_rx_data[1]
.sym 17793 io_ctrl_ins.pmod_dir_state[5]
.sym 17795 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 17796 i_button_SB_LUT4_I1_O[0]
.sym 17799 w_rx_data[6]
.sym 17805 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 17806 i_button_SB_LUT4_I1_O[0]
.sym 17807 io_ctrl_ins.pmod_dir_state[3]
.sym 17808 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 17813 w_rx_data[3]
.sym 17818 w_rx_data[4]
.sym 17821 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 17822 r_counter_$glb_clk
.sym 17825 w_tx_data_io[5]
.sym 17826 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 17827 w_tx_data_io[7]
.sym 17828 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 17830 i_button_SB_LUT4_I1_O[2]
.sym 17831 w_tx_data_io[6]
.sym 17839 w_tx_data_io[0]
.sym 17844 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 17853 i_rst_b$SB_IO_IN
.sym 17866 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17867 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17868 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17870 w_rx_data[1]
.sym 17871 w_ioc[0]
.sym 17872 w_rx_data[3]
.sym 17874 w_rx_data[6]
.sym 17877 io_ctrl_ins.pmod_dir_state[6]
.sym 17879 w_rx_data[5]
.sym 17880 w_rx_data[7]
.sym 17885 io_ctrl_ins.o_pmod[5]
.sym 17889 io_ctrl_ins.o_pmod[7]
.sym 17891 o_tr_vc1$SB_IO_OUT
.sym 17894 i_button_SB_LUT4_I1_O[0]
.sym 17896 o_rx_h_tx_l$SB_IO_OUT
.sym 17898 w_rx_data[7]
.sym 17904 w_rx_data[1]
.sym 17910 o_rx_h_tx_l$SB_IO_OUT
.sym 17911 io_ctrl_ins.o_pmod[7]
.sym 17912 w_ioc[0]
.sym 17913 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17916 w_rx_data[3]
.sym 17923 w_rx_data[5]
.sym 17928 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 17930 io_ctrl_ins.pmod_dir_state[6]
.sym 17931 i_button_SB_LUT4_I1_O[0]
.sym 17934 io_ctrl_ins.o_pmod[5]
.sym 17935 o_tr_vc1$SB_IO_OUT
.sym 17936 w_ioc[0]
.sym 17937 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17943 w_rx_data[6]
.sym 17944 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17945 r_counter_$glb_clk
.sym 17961 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17962 i_config[3]$SB_IO_IN
.sym 17965 i_button$SB_IO_IN
.sym 17966 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17968 w_tx_data_io[5]
.sym 17994 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17995 w_ioc[0]
.sym 18000 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18003 io_ctrl_ins.o_pmod[6]
.sym 18027 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18028 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 18029 w_ioc[0]
.sym 18030 io_ctrl_ins.o_pmod[6]
.sym 18087 io_pmod[0]$SB_IO_IN
.sym 18209 o_rx_h_tx_l$SB_IO_OUT
.sym 18339 o_tr_vc2$SB_IO_OUT
.sym 18340 i_rst_b$SB_IO_IN
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a2$rename$0
.sym 18653 i_smi_a2$rename$0
.sym 18660 w_smi_data_output[4]
.sym 18677 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18678 spi_if_ins.w_rx_data[5]
.sym 18683 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 18693 i_smi_a2$rename$0
.sym 18694 w_smi_data_output[5]
.sym 18695 i_ss$SB_IO_IN
.sym 18703 i_sck$SB_IO_IN
.sym 18716 i_ss$SB_IO_IN
.sym 18724 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18726 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18729 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18735 $nextpnr_ICESTORM_LC_5$O
.sym 18737 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18741 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18744 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18749 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18751 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18766 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18778 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18780 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18783 i_sck$SB_IO_IN
.sym 18784 i_ss$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18840 spi_if_ins.spi.r2_rx_done
.sym 18844 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18851 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 18868 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18873 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18874 i_ss$SB_IO_IN
.sym 18879 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18886 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18894 spi_if_ins.spi.r2_rx_done
.sym 18902 spi_if_ins.spi.r2_rx_done
.sym 18905 i_ss$SB_IO_IN
.sym 18913 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18914 i_ss$SB_IO_IN
.sym 18917 i_ss$SB_IO_IN
.sym 18918 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18919 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18920 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18923 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18924 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18925 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18946 r_counter_$glb_clk
.sym 18970 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18974 spi_if_ins.spi.SCKr[1]
.sym 18977 spi_if_ins.w_rx_data[6]
.sym 18982 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 18989 spi_if_ins.spi.r3_rx_done
.sym 18994 spi_if_ins.spi.SCKr[1]
.sym 19001 spi_if_ins.spi.r2_rx_done
.sym 19002 i_sck$SB_IO_IN
.sym 19008 spi_if_ins.spi.SCKr[0]
.sym 19011 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19031 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19037 spi_if_ins.spi.SCKr[1]
.sym 19041 i_sck$SB_IO_IN
.sym 19054 spi_if_ins.spi.SCKr[0]
.sym 19060 spi_if_ins.spi.r3_rx_done
.sym 19061 spi_if_ins.spi.r2_rx_done
.sym 19069 r_counter_$glb_clk
.sym 19095 rx_fifo.wr_addr[7]
.sym 19096 spi_if_ins.spi.SCKr[2]
.sym 19099 rx_fifo.wr_addr[0]
.sym 19102 $PACKER_VCC_NET
.sym 19105 w_rx_24_fifo_data[22]
.sym 19113 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19114 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 19119 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19122 i_rst_b$SB_IO_IN
.sym 19128 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 19130 spi_if_ins.spi.r_rx_byte[5]
.sym 19137 spi_if_ins.spi.r_rx_byte[6]
.sym 19139 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19140 spi_if_ins.spi.r_rx_byte[7]
.sym 19141 spi_if_ins.spi.r_rx_byte[0]
.sym 19145 spi_if_ins.spi.r_rx_byte[6]
.sym 19152 spi_if_ins.spi.r_rx_byte[0]
.sym 19160 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19170 spi_if_ins.spi.r_rx_byte[7]
.sym 19178 spi_if_ins.spi.r_rx_byte[5]
.sym 19187 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 19188 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 19189 i_rst_b$SB_IO_IN
.sym 19190 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 19191 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19192 r_counter_$glb_clk
.sym 19195 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 19199 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 19206 io_pmod[1]$SB_IO_IN
.sym 19210 spi_if_ins.w_rx_data[0]
.sym 19213 io_pmod[4]$SB_IO_IN
.sym 19223 channel
.sym 19225 spi_if_ins.w_rx_data[5]
.sym 19226 w_rx_09_fifo_data[22]
.sym 19227 rx_fifo.mem_i.0.1_WDATA_1
.sym 19228 $PACKER_VCC_NET
.sym 19229 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 19236 $PACKER_VCC_NET
.sym 19237 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19239 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19244 $PACKER_VCC_NET
.sym 19246 spi_if_ins.spi.SCKr[1]
.sym 19248 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19253 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19256 spi_if_ins.spi.SCKr[2]
.sym 19264 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19265 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19267 $nextpnr_ICESTORM_LC_6$O
.sym 19269 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19273 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19276 $PACKER_VCC_NET
.sym 19280 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19282 $PACKER_VCC_NET
.sym 19283 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19286 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19287 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19288 spi_if_ins.spi.SCKr[2]
.sym 19289 spi_if_ins.spi.SCKr[1]
.sym 19292 $PACKER_VCC_NET
.sym 19293 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19294 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19299 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19305 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19311 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19312 spi_if_ins.spi.SCKr[2]
.sym 19313 spi_if_ins.spi.SCKr[1]
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter_$glb_clk
.sym 19316 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19318 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 19322 rx_fifo.mem_i.0.1_RDATA[0]
.sym 19328 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 19331 rx_fifo.wr_addr[5]
.sym 19333 $PACKER_VCC_NET
.sym 19334 rx_fifo.wr_addr[8]
.sym 19336 rx_fifo.wr_addr[4]
.sym 19337 $io_pmod[3]$iobuf_i
.sym 19338 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 19340 rx_fifo.wr_addr[6]
.sym 19341 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19342 rx_fifo.wr_addr[0]
.sym 19350 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 19352 rx_fifo.rd_addr[4]
.sym 19359 spi_if_ins.spi.r_tx_byte[3]
.sym 19360 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19361 spi_if_ins.spi.r_tx_byte[1]
.sym 19362 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19363 spi_if_ins.spi.r_tx_byte[6]
.sym 19364 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19365 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19366 spi_if_ins.spi.r_tx_byte[7]
.sym 19368 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19369 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19370 spi_if_ins.spi.r_tx_byte[5]
.sym 19371 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19372 spi_if_ins.spi.r_tx_byte[2]
.sym 19373 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19374 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19376 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 19377 w_rx_24_fifo_data[22]
.sym 19378 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19379 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19381 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19382 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19383 channel
.sym 19386 w_rx_09_fifo_data[22]
.sym 19388 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 19391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19392 spi_if_ins.spi.r_tx_byte[6]
.sym 19393 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19394 spi_if_ins.spi.r_tx_byte[2]
.sym 19397 w_rx_24_fifo_data[22]
.sym 19398 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 19399 w_rx_09_fifo_data[22]
.sym 19400 channel
.sym 19404 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 19409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19410 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 19412 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19415 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19416 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 19417 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19418 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19421 spi_if_ins.spi.r_tx_byte[1]
.sym 19422 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19423 spi_if_ins.spi.r_tx_byte[5]
.sym 19424 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19427 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 19428 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19429 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 19430 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19433 spi_if_ins.spi.r_tx_byte[7]
.sym 19434 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19435 spi_if_ins.spi.r_tx_byte[3]
.sym 19436 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19437 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 19438 r_counter_$glb_clk
.sym 19439 spi_if_ins.o_load_cmd_SB_DFFESR_Q_R
.sym 19441 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 19445 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 19453 $PACKER_VCC_NET
.sym 19455 w_rx_09_fifo_data[20]
.sym 19456 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 19458 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19459 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 19460 rx_fifo.rd_addr[7]
.sym 19461 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 19462 rx_fifo.rd_addr[0]
.sym 19464 rx_fifo.rd_addr[7]
.sym 19465 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19467 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 19468 rx_fifo.wr_addr[9]
.sym 19469 spi_if_ins.w_rx_data[6]
.sym 19470 rx_fifo.wr_addr[8]
.sym 19475 rx_fifo.wr_addr[9]
.sym 19481 spi_if_ins.r_tx_byte[6]
.sym 19482 spi_if_ins.r_tx_byte[0]
.sym 19483 spi_if_ins.r_tx_byte[7]
.sym 19484 spi_if_ins.r_tx_byte[5]
.sym 19485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19487 spi_if_ins.r_tx_byte[1]
.sym 19489 spi_if_ins.r_tx_byte[2]
.sym 19492 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19493 spi_if_ins.r_tx_byte[4]
.sym 19495 spi_if_ins.r_tx_byte[3]
.sym 19514 spi_if_ins.r_tx_byte[7]
.sym 19520 spi_if_ins.r_tx_byte[3]
.sym 19527 spi_if_ins.r_tx_byte[0]
.sym 19533 spi_if_ins.r_tx_byte[1]
.sym 19539 spi_if_ins.r_tx_byte[5]
.sym 19545 spi_if_ins.r_tx_byte[6]
.sym 19553 spi_if_ins.r_tx_byte[2]
.sym 19556 spi_if_ins.r_tx_byte[4]
.sym 19560 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19562 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 19564 rx_fifo.mem_i.0.3_RDATA[1]
.sym 19568 rx_fifo.mem_i.0.1_RDATA[1]
.sym 19574 i_config[2]$SB_IO_IN
.sym 19576 channel
.sym 19578 spi_if_ins.r_tx_byte[5]
.sym 19579 spi_if_ins.r_tx_byte[7]
.sym 19580 rx_fifo.wr_addr[7]
.sym 19585 spi_if_ins.r_tx_byte[6]
.sym 19586 spi_if_ins.r_tx_byte[0]
.sym 19587 i_button_SB_LUT4_I1_I2[0]
.sym 19592 $PACKER_VCC_NET
.sym 19594 rx_fifo.wr_addr[7]
.sym 19595 $PACKER_VCC_NET
.sym 19596 o_led1$SB_IO_OUT
.sym 19598 rx_fifo.mem_q.0.0_RDATA[0]
.sym 19609 w_rx_data[0]
.sym 19612 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19615 io_pmod_SB_DFFE_Q_E
.sym 19620 w_ioc[1]
.sym 19629 w_ioc[0]
.sym 19655 w_rx_data[0]
.sym 19661 w_ioc[1]
.sym 19663 w_ioc[0]
.sym 19664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19681 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19682 w_ioc[1]
.sym 19683 io_pmod_SB_DFFE_Q_E
.sym 19684 r_counter_$glb_clk
.sym 19687 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 19691 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 19698 io_pmod[1]$SB_IO_IN
.sym 19700 rx_fifo.rd_addr[0]
.sym 19706 $io_pmod[6]$iobuf_i
.sym 19712 rx_fifo.mem_i.0.3_WDATA_1
.sym 19713 rx_fifo.wr_addr[5]
.sym 19715 i_button_SB_LUT4_I1_I2[0]
.sym 19716 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 19717 rx_fifo.wr_addr[2]
.sym 19728 w_fetch
.sym 19730 w_ioc[0]
.sym 19733 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 19735 w_rx_data[0]
.sym 19736 w_ioc[1]
.sym 19737 w_cs[1]
.sym 19738 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 19741 w_rx_data[1]
.sym 19746 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 19750 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19751 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19756 i_rst_b$SB_IO_IN
.sym 19758 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19760 w_ioc[1]
.sym 19761 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19763 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19766 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 19767 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19768 w_ioc[0]
.sym 19769 w_ioc[1]
.sym 19773 w_rx_data[1]
.sym 19778 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19779 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 19780 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 19785 w_rx_data[0]
.sym 19796 i_rst_b$SB_IO_IN
.sym 19797 w_fetch
.sym 19799 w_cs[1]
.sym 19806 io_ctrl_ins.led1_state_SB_DFFER_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19808 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 19810 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 19814 rx_fifo.mem_q.0.0_RDATA[0]
.sym 19818 spi_if_ins.w_rx_data[5]
.sym 19820 i_config[1]$SB_IO_IN
.sym 19821 channel
.sym 19823 rx_fifo.wr_addr[6]
.sym 19824 rx_fifo.mem_q.0.0_WDATA_2
.sym 19828 rx_fifo.wr_addr[8]
.sym 19829 rx_fifo.mem_q.0.0_WDATA_3
.sym 19831 rx_fifo.wr_addr[4]
.sym 19835 w_tx_data_io[4]
.sym 19836 w_tx_data_io[6]
.sym 19837 w_tx_data_io[1]
.sym 19839 w_tx_data_io[3]
.sym 19840 io_pmod[0]$SB_IO_IN
.sym 19842 o_shdn_rx_lna$SB_IO_OUT
.sym 19843 o_tr_vc2$SB_IO_OUT
.sym 19844 w_tx_data_io[7]
.sym 19850 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 19851 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 19852 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 19853 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 19854 o_led0$SB_IO_OUT
.sym 19855 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 19856 w_ioc[0]
.sym 19857 io_ctrl_ins.pmod_dir_state[4]
.sym 19858 i_button_SB_LUT4_I1_I2[0]
.sym 19859 i_button_SB_LUT4_I1_I2[0]
.sym 19860 io_ctrl_ins.pmod_dir_state[1]
.sym 19861 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 19862 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 19864 io_ctrl_ins.debug_mode[1]
.sym 19865 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19866 o_led1$SB_IO_OUT
.sym 19868 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 19870 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 19871 io_ctrl_ins.rf_mode[2]
.sym 19872 i_button_SB_LUT4_I1_O[0]
.sym 19873 i_config[1]$SB_IO_IN
.sym 19874 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 19875 i_config[0]$SB_IO_IN
.sym 19876 io_ctrl_ins.o_pmod[4]
.sym 19878 o_tr_vc1_b$SB_IO_OUT
.sym 19880 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 19881 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 19883 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 19884 i_config[1]$SB_IO_IN
.sym 19885 i_button_SB_LUT4_I1_I2[0]
.sym 19886 io_ctrl_ins.rf_mode[2]
.sym 19889 io_ctrl_ins.pmod_dir_state[1]
.sym 19890 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 19891 io_ctrl_ins.debug_mode[1]
.sym 19892 i_button_SB_LUT4_I1_O[0]
.sym 19895 w_ioc[0]
.sym 19896 o_tr_vc1_b$SB_IO_OUT
.sym 19897 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19898 io_ctrl_ins.o_pmod[4]
.sym 19901 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 19902 i_button_SB_LUT4_I1_I2[0]
.sym 19903 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 19904 o_led0$SB_IO_OUT
.sym 19907 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 19909 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 19913 io_ctrl_ins.pmod_dir_state[4]
.sym 19914 i_button_SB_LUT4_I1_O[0]
.sym 19915 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 19916 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 19919 i_button_SB_LUT4_I1_I2[0]
.sym 19920 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 19921 o_led1$SB_IO_OUT
.sym 19922 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 19925 i_button_SB_LUT4_I1_I2[0]
.sym 19926 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 19927 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 19928 i_config[0]$SB_IO_IN
.sym 19929 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 19930 r_counter_$glb_clk
.sym 19931 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 19944 w_cs[0]
.sym 19947 rx_fifo.rd_addr[7]
.sym 19948 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 19950 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 19951 rx_fifo.rd_addr[0]
.sym 19952 io_ctrl_ins.debug_mode[1]
.sym 19953 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 19954 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 19955 $PACKER_VCC_NET
.sym 19961 i_config[0]$SB_IO_IN
.sym 19973 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 19974 io_ctrl_ins.o_pmod[1]
.sym 19975 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 19978 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 19979 i_config[3]$SB_IO_IN
.sym 19980 w_ioc[0]
.sym 19982 i_button$SB_IO_IN
.sym 19983 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 19984 io_ctrl_ins.o_pmod[3]
.sym 19985 i_button_SB_LUT4_I1_I2[0]
.sym 19986 i_button_SB_LUT4_I1_O[0]
.sym 19987 i_button_SB_LUT4_I1_O[2]
.sym 19990 i_button_SB_LUT4_I1_O[1]
.sym 19993 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 19997 i_config[2]$SB_IO_IN
.sym 20000 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20002 o_shdn_rx_lna$SB_IO_OUT
.sym 20003 o_tr_vc2$SB_IO_OUT
.sym 20012 i_config[2]$SB_IO_IN
.sym 20014 i_button_SB_LUT4_I1_I2[0]
.sym 20015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20019 w_ioc[0]
.sym 20020 io_ctrl_ins.o_pmod[3]
.sym 20021 o_tr_vc2$SB_IO_OUT
.sym 20024 i_button_SB_LUT4_I1_O[2]
.sym 20025 i_button_SB_LUT4_I1_O[0]
.sym 20026 i_button_SB_LUT4_I1_O[1]
.sym 20030 o_shdn_rx_lna$SB_IO_OUT
.sym 20031 io_ctrl_ins.o_pmod[1]
.sym 20032 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 20033 w_ioc[0]
.sym 20042 i_button$SB_IO_IN
.sym 20043 i_button_SB_LUT4_I1_I2[0]
.sym 20045 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 20048 i_button_SB_LUT4_I1_I2[0]
.sym 20049 i_config[3]$SB_IO_IN
.sym 20050 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 20053 r_counter_$glb_clk
.sym 20054 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 20089 o_led1$SB_IO_OUT
.sym 20190 o_tr_vc1_b$SB_IO_OUT
.sym 20453 i_config[0]$SB_IO_IN
.sym 20574 o_led1$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a2$rename$0
.sym 20758 i_smi_a2$rename$0
.sym 20759 w_smi_data_output[5]
.sym 20844 i_mosi$SB_IO_IN
.sym 20853 spi_if_ins.spi.r_rx_done
.sym 20909 o_miso_$_TBUF__Y_E
.sym 20986 spi_if_ins.spi.r2_rx_done
.sym 21027 io_pmod[4]$SB_IO_IN
.sym 21029 rx_fifo.wr_addr[0]
.sym 21034 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 21043 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 21047 i_rst_b$SB_IO_IN
.sym 21049 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 21086 spi_if_ins.r_tx_data_valid
.sym 21087 rx_fifo.wr_addr[3]
.sym 21088 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 21089 rx_fifo.wr_addr[2]
.sym 21092 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 21139 spi_if_ins.spi.r2_rx_done
.sym 21141 rx_fifo.rd_addr[4]
.sym 21149 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21188 int_miso
.sym 21190 rx_fifo.rd_addr[8]
.sym 21230 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 21238 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 21242 channel
.sym 21245 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21249 io_pmod[1]$SB_IO_IN
.sym 21253 spi_if_ins.r_tx_byte[7]
.sym 21258 rx_fifo.wr_addr[4]
.sym 21259 rx_fifo.wr_addr[3]
.sym 21260 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 21262 rx_fifo.wr_addr[6]
.sym 21263 rx_fifo.wr_addr[9]
.sym 21264 rx_fifo.wr_addr[8]
.sym 21265 rx_fifo.wr_addr[5]
.sym 21266 rx_fifo.wr_addr[0]
.sym 21269 rx_fifo.wr_addr[2]
.sym 21270 rx_fifo.wr_addr[7]
.sym 21271 $PACKER_VCC_NET
.sym 21280 rx_fifo.mem_i.0.1_WDATA_3
.sym 21283 rx_fifo.mem_i.0.1_WDATA_2
.sym 21285 io_pmod[0]$SB_IO_IN
.sym 21292 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 21293 w_rx_24_fifo_data[22]
.sym 21296 rx_fifo.mem_i.0.1_WDATA_3
.sym 21306 rx_fifo.wr_addr[2]
.sym 21307 rx_fifo.wr_addr[3]
.sym 21309 rx_fifo.wr_addr[4]
.sym 21310 rx_fifo.wr_addr[5]
.sym 21311 rx_fifo.wr_addr[6]
.sym 21312 rx_fifo.wr_addr[7]
.sym 21313 rx_fifo.wr_addr[8]
.sym 21314 rx_fifo.wr_addr[9]
.sym 21315 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 21316 rx_fifo.wr_addr[0]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 io_pmod[0]$SB_IO_IN
.sym 21320 rx_fifo.mem_i.0.1_WDATA_3
.sym 21324 rx_fifo.mem_i.0.1_WDATA_2
.sym 21327 $PACKER_VCC_NET
.sym 21333 io_pmod[0]$SB_IO_IN
.sym 21339 rx_fifo.wr_addr[9]
.sym 21344 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 21351 io_pmod[0]$SB_IO_IN
.sym 21360 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 21361 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21362 rx_fifo.rd_addr[8]
.sym 21363 rx_fifo.rd_addr[7]
.sym 21364 $PACKER_VCC_NET
.sym 21365 rx_fifo.rd_addr[0]
.sym 21367 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21373 rx_fifo.mem_i.0.1_WDATA_1
.sym 21375 rx_fifo.mem_i.0.1_WDATA
.sym 21376 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21378 rx_fifo.rd_addr[4]
.sym 21383 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21387 io_pmod[1]$SB_IO_IN
.sym 21391 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21392 spi_if_ins.r_tx_byte[6]
.sym 21393 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21395 spi_if_ins.r_tx_byte[3]
.sym 21396 spi_if_ins.r_tx_byte[2]
.sym 21397 spi_if_ins.r_tx_byte[7]
.sym 21398 spi_if_ins.r_tx_byte[4]
.sym 21399 spi_if_ins.r_tx_byte[1]
.sym 21408 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21409 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21411 rx_fifo.rd_addr[4]
.sym 21412 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21413 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 21414 rx_fifo.rd_addr[7]
.sym 21415 rx_fifo.rd_addr[8]
.sym 21416 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21417 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21418 rx_fifo.rd_addr[0]
.sym 21419 r_counter_$glb_clk
.sym 21420 io_pmod[1]$SB_IO_IN
.sym 21421 $PACKER_VCC_NET
.sym 21425 rx_fifo.mem_i.0.1_WDATA
.sym 21429 rx_fifo.mem_i.0.1_WDATA_1
.sym 21437 w_rx_24_fifo_data[22]
.sym 21443 rx_fifo.mem_i.0.1_WDATA
.sym 21447 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 21448 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 21449 i_rst_b$SB_IO_IN
.sym 21450 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21451 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 21453 rx_fifo.mem_i.0.3_RDATA[1]
.sym 21456 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 21457 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 21462 rx_fifo.mem_i.0.3_WDATA_3
.sym 21464 rx_fifo.wr_addr[2]
.sym 21465 rx_fifo.wr_addr[3]
.sym 21467 rx_fifo.wr_addr[0]
.sym 21472 rx_fifo.wr_addr[5]
.sym 21473 rx_fifo.mem_i.0.3_WDATA_2
.sym 21475 $PACKER_VCC_NET
.sym 21476 rx_fifo.wr_addr[7]
.sym 21477 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 21480 rx_fifo.wr_addr[6]
.sym 21488 rx_fifo.wr_addr[9]
.sym 21489 io_pmod[0]$SB_IO_IN
.sym 21491 rx_fifo.wr_addr[4]
.sym 21493 rx_fifo.wr_addr[8]
.sym 21494 r_tx_data[6]
.sym 21496 r_tx_data[2]
.sym 21497 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 21498 r_tx_data[7]
.sym 21499 r_tx_data[4]
.sym 21500 r_tx_data[1]
.sym 21501 r_tx_data[3]
.sym 21510 rx_fifo.wr_addr[2]
.sym 21511 rx_fifo.wr_addr[3]
.sym 21513 rx_fifo.wr_addr[4]
.sym 21514 rx_fifo.wr_addr[5]
.sym 21515 rx_fifo.wr_addr[6]
.sym 21516 rx_fifo.wr_addr[7]
.sym 21517 rx_fifo.wr_addr[8]
.sym 21518 rx_fifo.wr_addr[9]
.sym 21519 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 21520 rx_fifo.wr_addr[0]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 io_pmod[0]$SB_IO_IN
.sym 21524 rx_fifo.mem_i.0.3_WDATA_3
.sym 21528 rx_fifo.mem_i.0.3_WDATA_2
.sym 21531 $PACKER_VCC_NET
.sym 21536 rx_fifo.mem_i.0.3_WDATA_3
.sym 21538 rx_fifo.wr_addr[5]
.sym 21539 rx_fifo.wr_addr[3]
.sym 21540 rx_fifo.wr_addr[2]
.sym 21541 rx_fifo.mem_i.0.3_WDATA_2
.sym 21542 channel
.sym 21543 $PACKER_VCC_NET
.sym 21544 spi_if_ins.w_rx_data[5]
.sym 21550 rx_fifo.rd_addr[4]
.sym 21551 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21557 w_cs[0]
.sym 21559 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21564 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 21566 rx_fifo.rd_addr[4]
.sym 21569 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21571 rx_fifo.rd_addr[0]
.sym 21573 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21574 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21576 rx_fifo.rd_addr[7]
.sym 21582 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21584 $PACKER_VCC_NET
.sym 21586 rx_fifo.mem_i.0.3_WDATA_1
.sym 21588 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21589 rx_fifo.rd_addr[8]
.sym 21591 io_pmod[1]$SB_IO_IN
.sym 21593 rx_fifo.mem_i.0.3_WDATA
.sym 21598 i_button_SB_LUT4_I1_I2[3]
.sym 21599 i_rst_b_SB_LUT4_I3_O
.sym 21600 r_tx_data_SB_DFFE_Q_E
.sym 21601 w_cs[1]
.sym 21602 w_cs[3]
.sym 21603 spi_if_ins.o_cs_SB_LUT4_I3_O[0]
.sym 21612 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21613 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21615 rx_fifo.rd_addr[4]
.sym 21616 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21617 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 21618 rx_fifo.rd_addr[7]
.sym 21619 rx_fifo.rd_addr[8]
.sym 21620 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21621 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21622 rx_fifo.rd_addr[0]
.sym 21623 r_counter_$glb_clk
.sym 21624 io_pmod[1]$SB_IO_IN
.sym 21625 $PACKER_VCC_NET
.sym 21629 rx_fifo.mem_i.0.3_WDATA
.sym 21633 rx_fifo.mem_i.0.3_WDATA_1
.sym 21640 w_tx_data_io[7]
.sym 21642 w_tx_data_io[6]
.sym 21643 w_tx_data_io[4]
.sym 21644 i_glob_clock$SB_IO_IN
.sym 21645 w_tx_data_io[1]
.sym 21647 w_tx_data_io[3]
.sym 21654 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21657 io_pmod[1]$SB_IO_IN
.sym 21659 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21666 rx_fifo.wr_addr[8]
.sym 21668 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 21669 rx_fifo.wr_addr[7]
.sym 21670 $PACKER_VCC_NET
.sym 21671 rx_fifo.wr_addr[9]
.sym 21672 rx_fifo.mem_q.0.0_WDATA_2
.sym 21676 rx_fifo.wr_addr[3]
.sym 21677 rx_fifo.mem_q.0.0_WDATA_3
.sym 21679 rx_fifo.wr_addr[4]
.sym 21680 rx_fifo.wr_addr[0]
.sym 21681 rx_fifo.wr_addr[6]
.sym 21688 rx_fifo.wr_addr[2]
.sym 21692 rx_fifo.wr_addr[5]
.sym 21693 io_pmod[0]$SB_IO_IN
.sym 21702 w_cs[0]
.sym 21714 rx_fifo.wr_addr[2]
.sym 21715 rx_fifo.wr_addr[3]
.sym 21717 rx_fifo.wr_addr[4]
.sym 21718 rx_fifo.wr_addr[5]
.sym 21719 rx_fifo.wr_addr[6]
.sym 21720 rx_fifo.wr_addr[7]
.sym 21721 rx_fifo.wr_addr[8]
.sym 21722 rx_fifo.wr_addr[9]
.sym 21723 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 21724 rx_fifo.wr_addr[0]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 io_pmod[0]$SB_IO_IN
.sym 21728 rx_fifo.mem_q.0.0_WDATA_3
.sym 21732 rx_fifo.mem_q.0.0_WDATA_2
.sym 21735 $PACKER_VCC_NET
.sym 21741 io_pmod[0]$SB_IO_IN
.sym 21742 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 21746 spi_if_ins.w_rx_data[6]
.sym 21748 rx_fifo.wr_addr[0]
.sym 21753 w_cs[0]
.sym 21763 io_pmod[0]$SB_IO_IN
.sym 21769 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21770 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 21772 $PACKER_VCC_NET
.sym 21773 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21776 rx_fifo.rd_addr[0]
.sym 21777 rx_fifo.mem_q.0.0_WDATA_1
.sym 21778 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21779 rx_fifo.rd_addr[4]
.sym 21781 rx_fifo.rd_addr[8]
.sym 21782 rx_fifo.rd_addr[7]
.sym 21783 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21786 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21793 rx_fifo.mem_q.0.0_WDATA
.sym 21795 io_pmod[1]$SB_IO_IN
.sym 21816 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 21817 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 21819 rx_fifo.rd_addr[4]
.sym 21820 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 21822 rx_fifo.rd_addr[7]
.sym 21823 rx_fifo.rd_addr[8]
.sym 21824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 21825 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21826 rx_fifo.rd_addr[0]
.sym 21827 r_counter_$glb_clk
.sym 21828 io_pmod[1]$SB_IO_IN
.sym 21829 $PACKER_VCC_NET
.sym 21833 rx_fifo.mem_q.0.0_WDATA
.sym 21837 rx_fifo.mem_q.0.0_WDATA_1
.sym 21853 rx_fifo.mem_q.0.0_WDATA_1
.sym 21858 o_led0$SB_IO_OUT
.sym 21860 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 22046 io_pmod[0]$SB_IO_IN
.sym 22266 o_led0$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22511 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22526 int_miso
.sym 22527 o_miso_$_TBUF__Y_E
.sym 22543 i_sck$SB_IO_IN
.sym 22547 i_ss$SB_IO_IN
.sym 22572 int_miso
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22681 r_tx_data_SB_DFFE_Q_E
.sym 22694 i_sck$SB_IO_IN
.sym 22702 i_sck$SB_IO_IN
.sym 22720 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22756 i_sck$SB_IO_IN
.sym 22758 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22760 i_ss$SB_IO_IN
.sym 22771 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22824 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22826 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22827 i_sck$SB_IO_IN
.sym 22828 i_ss$SB_IO_IN
.sym 22854 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 22885 spi_if_ins.spi.r_rx_done
.sym 22917 spi_if_ins.spi.r_rx_done
.sym 22950 r_counter_$glb_clk
.sym 22976 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22980 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 22993 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 22997 rx_fifo.wr_addr[2]
.sym 22998 i_rst_b$SB_IO_IN
.sym 23002 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23006 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23007 rx_fifo.wr_addr[3]
.sym 23008 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23010 i_ss$SB_IO_IN
.sym 23011 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23017 spi_if_ins.r_tx_data_valid
.sym 23028 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23032 rx_fifo.wr_addr[3]
.sym 23038 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23039 i_rst_b$SB_IO_IN
.sym 23040 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23047 rx_fifo.wr_addr[2]
.sym 23063 i_ss$SB_IO_IN
.sym 23065 spi_if_ins.r_tx_data_valid
.sym 23072 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 23073 r_counter_$glb_clk
.sym 23074 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 23087 io_pmod[1]$SB_IO_IN
.sym 23097 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23102 $io_pmod[1]$iobuf_i
.sym 23108 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23118 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23125 rx_fifo.rd_addr[8]
.sym 23130 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23134 spi_if_ins.r_tx_byte[7]
.sym 23136 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23149 spi_if_ins.r_tx_byte[7]
.sym 23150 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 23151 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 23161 rx_fifo.rd_addr[8]
.sym 23195 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 23196 r_counter_$glb_clk
.sym 23232 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 23233 spi_if_ins.w_rx_data[6]
.sym 23239 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 23243 channel
.sym 23251 w_rx_24_fifo_data[20]
.sym 23258 w_rx_09_fifo_data[20]
.sym 23259 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23262 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23264 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23270 i_rst_b$SB_IO_IN
.sym 23284 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 23285 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 23286 i_rst_b$SB_IO_IN
.sym 23292 w_rx_24_fifo_data[20]
.sym 23293 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 23308 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 23309 w_rx_24_fifo_data[20]
.sym 23310 channel
.sym 23311 w_rx_09_fifo_data[20]
.sym 23318 w_lvds_rx_24_d1_SB_LUT4_I2_O_SB_LUT4_I1_O_$glb_ce
.sym 23319 lvds_clock_$glb_clk
.sym 23320 lvds_rx_24_inst.o_fifo_data_SB_DFFESR_Q_R_$glb_sr
.sym 23321 $io_pmod[5]$iobuf_i
.sym 23327 spi_if_ins.r_tx_byte[0]
.sym 23328 spi_if_ins.r_tx_byte[5]
.sym 23333 io_pmod[1]$SB_IO_IN
.sym 23339 w_rx_24_fifo_data[20]
.sym 23346 w_tx_data_sys[0]
.sym 23351 $PACKER_VCC_NET
.sym 23362 r_tx_data[6]
.sym 23364 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 23372 r_tx_data[2]
.sym 23373 spi_if_ins.w_rx_data[5]
.sym 23374 r_tx_data[7]
.sym 23375 r_tx_data[4]
.sym 23376 r_tx_data[1]
.sym 23377 r_tx_data[3]
.sym 23393 spi_if_ins.w_rx_data[6]
.sym 23397 r_tx_data[6]
.sym 23402 spi_if_ins.w_rx_data[6]
.sym 23404 spi_if_ins.w_rx_data[5]
.sym 23416 r_tx_data[3]
.sym 23420 r_tx_data[2]
.sym 23425 r_tx_data[7]
.sym 23431 r_tx_data[4]
.sym 23439 r_tx_data[1]
.sym 23441 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 23442 r_counter_$glb_clk
.sym 23444 i_glob_clock$SB_IO_IN
.sym 23445 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 23446 r_tx_data_SB_DFFE_Q_E
.sym 23448 r_tx_data[0]
.sym 23457 channel
.sym 23460 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23463 io_pmod[3]$SB_IO_IN
.sym 23472 r_tx_data[5]
.sym 23478 w_tx_data_io[0]
.sym 23485 w_tx_data_io[1]
.sym 23487 i_button_SB_LUT4_I1_I2[3]
.sym 23488 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 23490 w_cs[1]
.sym 23491 w_cs[3]
.sym 23492 w_tx_data_io[6]
.sym 23494 i_glob_clock$SB_IO_IN
.sym 23495 w_tx_data_io[3]
.sym 23497 w_tx_data_smi[1]
.sym 23498 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23499 w_tx_data_io[4]
.sym 23500 w_tx_data_io[7]
.sym 23503 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23504 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23506 w_tx_data_io[2]
.sym 23509 w_cs[0]
.sym 23512 r_tx_data_SB_DFFE_Q_E
.sym 23520 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23521 w_tx_data_io[6]
.sym 23531 w_tx_data_io[2]
.sym 23532 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23533 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23536 w_cs[0]
.sym 23537 w_cs[3]
.sym 23538 w_cs[1]
.sym 23539 i_button_SB_LUT4_I1_I2[3]
.sym 23542 w_tx_data_io[7]
.sym 23544 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23545 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23548 w_tx_data_io[4]
.sym 23549 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23554 w_tx_data_io[1]
.sym 23555 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 23556 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23557 w_tx_data_smi[1]
.sym 23561 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23562 w_tx_data_io[3]
.sym 23564 r_tx_data_SB_DFFE_Q_E
.sym 23565 i_glob_clock$SB_IO_IN
.sym 23566 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23567 r_tx_data[5]
.sym 23568 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23569 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 23570 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 23579 w_tx_data_smi[0]
.sym 23585 w_tx_data_smi[1]
.sym 23594 $io_pmod[1]$iobuf_i
.sym 23597 w_tx_data_io[5]
.sym 23599 $io_pmod[2]$iobuf_i
.sym 23609 spi_if_ins.w_rx_data[6]
.sym 23610 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23613 spi_if_ins.w_rx_data[5]
.sym 23615 spi_if_ins.o_cs_SB_LUT4_I3_O[0]
.sym 23616 i_rst_b$SB_IO_IN
.sym 23617 spi_if_ins.w_rx_data[6]
.sym 23620 w_cs[0]
.sym 23621 w_cs[1]
.sym 23630 w_cs[3]
.sym 23634 i_button_SB_LUT4_I1_I2[3]
.sym 23637 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23654 spi_if_ins.w_rx_data[5]
.sym 23655 spi_if_ins.w_rx_data[6]
.sym 23659 i_rst_b$SB_IO_IN
.sym 23666 i_rst_b$SB_IO_IN
.sym 23668 spi_if_ins.o_cs_SB_LUT4_I3_O[0]
.sym 23671 spi_if_ins.w_rx_data[5]
.sym 23673 spi_if_ins.w_rx_data[6]
.sym 23678 spi_if_ins.w_rx_data[6]
.sym 23680 spi_if_ins.w_rx_data[5]
.sym 23683 w_cs[0]
.sym 23684 w_cs[1]
.sym 23685 i_button_SB_LUT4_I1_I2[3]
.sym 23686 w_cs[3]
.sym 23687 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23688 r_counter_$glb_clk
.sym 23689 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23690 r_counter
.sym 23694 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23698 r_tx_data_SB_DFFE_Q_E
.sym 23704 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23710 i_rst_b_SB_LUT4_I3_O
.sym 23711 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 23712 i_rst_b$SB_IO_IN
.sym 23715 i_glob_clock$SB_IO_IN
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23723 r_counter
.sym 23744 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23749 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23790 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23810 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 23811 r_counter_$glb_clk
.sym 23825 io_pmod[1]$SB_IO_IN
.sym 23939 $PACKER_GND_NET
.sym 23949 io_pmod[1]$SB_IO_IN
.sym 24078 io_pmod[0]$SB_IO_IN
.sym 24080 $io_pmod[0]$iobuf_i
.sym 24449 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24618 o_led0$SB_IO_OUT
.sym 24687 i_ss$SB_IO_IN
.sym 24689 i_sck$SB_IO_IN
.sym 24727 i_sck$SB_IO_IN
.sym 24751 i_ss$SB_IO_IN
.sym 24949 i_sck$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25098 o_smi_read_req$SB_IO_OUT
.sym 25258 $io_pmod[4]$iobuf_i
.sym 25399 i_smi_a2$rename$0
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25556 channel
.sym 25631 r_tx_data[0]
.sym 25634 $io_pmod[5]$iobuf_i
.sym 25643 r_tx_data[5]
.sym 25645 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 25661 $io_pmod[5]$iobuf_i
.sym 25698 r_tx_data[0]
.sym 25703 r_tx_data[5]
.sym 25706 spi_if_ins.r_tx_byte_SB_DFFE_Q_E
.sym 25707 r_counter_$glb_clk
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25783 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 25785 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 25787 w_tx_data_sys[0]
.sym 25791 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 25792 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 25793 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 25795 w_tx_data_smi[0]
.sym 25798 i_glob_clock$SB_IO_IN
.sym 25800 r_tx_data_SB_DFFE_Q_E
.sym 25802 r_tx_data_SB_DFFE_Q_E
.sym 25804 i_glob_clock$SB_IO_IN
.sym 25809 w_tx_data_io[0]
.sym 25815 i_glob_clock$SB_IO_IN
.sym 25821 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 25822 w_tx_data_smi[0]
.sym 25823 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 25824 w_tx_data_io[0]
.sym 25829 r_tx_data_SB_DFFE_Q_E
.sym 25839 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 25840 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 25841 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 25842 w_tx_data_sys[0]
.sym 25861 r_tx_data_SB_DFFE_Q_E
.sym 25862 i_glob_clock$SB_IO_IN
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25882 r_counter
.sym 25939 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 25941 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 25947 i_button_SB_LUT4_I1_I2[3]
.sym 25948 r_tx_data_SB_DFFE_Q_E
.sym 25950 w_cs[1]
.sym 25951 w_cs[3]
.sym 25956 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 25957 w_cs[0]
.sym 25960 w_tx_data_io[5]
.sym 25962 i_glob_clock$SB_IO_IN
.sym 25970 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 25971 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 25973 w_tx_data_io[5]
.sym 25976 w_cs[3]
.sym 25977 w_cs[0]
.sym 25978 i_button_SB_LUT4_I1_I2[3]
.sym 25979 w_cs[1]
.sym 25982 w_cs[0]
.sym 25983 i_button_SB_LUT4_I1_I2[3]
.sym 25984 w_cs[1]
.sym 25985 w_cs[3]
.sym 25988 w_cs[3]
.sym 25989 w_cs[1]
.sym 25990 i_button_SB_LUT4_I1_I2[3]
.sym 25991 w_cs[0]
.sym 26016 r_tx_data_SB_DFFE_Q_E
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26018 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 26036 $PACKER_VCC_NET
.sym 26092 r_counter
.sym 26101 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 26108 i_glob_clock$SB_IO_IN
.sym 26127 r_counter
.sym 26149 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 26172 i_glob_clock$SB_IO_IN
.sym 26173 i_rst_b_SB_LUT4_I3_O_$glb_sr
.sym 26174 o_smi_read_req$SB_IO_OUT
.sym 26176 io_pmod[1]$SB_IO_IN
.sym 26329 io_pmod[0]$SB_IO_IN
.sym 26342 $io_pmod[2]$iobuf_i
.sym 26347 $io_pmod[1]$iobuf_i
.sym 26492 io_pmod[0]$SB_IO_IN
.sym 26649 o_rx_h_tx_l$SB_IO_OUT
.sym 26813 o_tr_vc2$SB_IO_OUT
.sym 27275 io_pmod[4]$SB_IO_IN
.sym 27283 o_smi_read_req$SB_IO_OUT
.sym 27290 o_smi_read_req$SB_IO_OUT
.sym 27305 o_smi_read_req$SB_IO_OUT
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27323 $io_pmod[4]$iobuf_i
.sym 27335 i_smi_a2$rename$0
.sym 27337 io_pmod[1]$SB_IO_IN
.sym 27338 $io_pmod[6]$iobuf_i
.sym 27365 io_pmod[0]$SB_IO_IN
.sym 27367 channel
.sym 27368 $io_pmod[3]$iobuf_i
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27379 $io_pmod[5]$iobuf_i
.sym 27397 io_pmod[1]$SB_IO_IN
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27416 $io_pmod[6]$iobuf_i
.sym 27420 $io_pmod[3]$iobuf_i
.sym 27425 o_smi_read_req$SB_IO_OUT
.sym 27429 r_counter
.sym 27447 r_counter
.sym 27457 io_pmod[1]$SB_IO_IN
.sym 27459 i_rst_b_SB_LUT4_I3_O
.sym 27460 $PACKER_VCC_NET
.sym 27472 i_rst_b_SB_LUT4_I3_O
.sym 27484 $PACKER_VCC_NET
.sym 27485 io_pmod[0]$SB_IO_IN
.sym 27516 io_pmod[1]$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27522 $io_pmod[1]$iobuf_i
.sym 27536 $io_pmod[1]$iobuf_i
.sym 27539 $io_pmod[2]$iobuf_i
.sym 27549 $io_pmod[0]$iobuf_i
.sym 27552 $PACKER_GND_NET
.sym 27560 $io_pmod[0]$iobuf_i
.sym 27561 $PACKER_GND_NET
.sym 27576 o_tr_vc1_b$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27598 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27625 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27642 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27654 o_tr_vc1_b$SB_IO_OUT
.sym 27682 rx_fifo.rd_addr_gray_wr[1]
.sym 27724 rx_fifo.wr_addr[0]
.sym 27725 rx_fifo.rd_addr_gray_wr_r[0]
.sym 27728 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 27729 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 27733 rx_fifo.wr_addr[0]
.sym 27735 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 27736 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27737 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 27747 rx_fifo.wr_addr[0]
.sym 27752 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 27753 rx_fifo.wr_addr[0]
.sym 27756 rx_fifo.wr_addr[2]
.sym 27757 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 27760 rx_fifo.wr_addr[3]
.sym 27761 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 27764 rx_fifo.wr_addr[4]
.sym 27765 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 27768 rx_fifo.wr_addr[5]
.sym 27769 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 27772 rx_fifo.wr_addr[6]
.sym 27773 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 27776 rx_fifo.wr_addr[7]
.sym 27777 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 27780 rx_fifo.wr_addr[8]
.sym 27781 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[8]
.sym 27784 rx_fifo.wr_addr[9]
.sym 27785 rx_fifo.wr_addr_gray_SB_LUT4_I2_I3[9]
.sym 27786 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 27790 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27794 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 27798 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27802 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 27803 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 27804 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[2]
.sym 27805 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 27810 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 27811 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 27812 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 27813 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 27815 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 27816 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 27817 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 27820 rx_fifo.rd_addr_gray_wr_r[8]
.sym 27821 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 27824 rx_fifo.wr_addr[2]
.sym 27825 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 27827 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 27828 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 27829 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 27830 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 27831 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 27832 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 27833 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 27834 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 27835 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 27836 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 27837 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 27838 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 27839 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 27840 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 27841 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 27843 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 27848 rx_fifo.wr_addr[2]
.sym 27852 rx_fifo.wr_addr[3]
.sym 27853 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[2]
.sym 27856 rx_fifo.wr_addr[4]
.sym 27857 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[3]
.sym 27860 rx_fifo.wr_addr[5]
.sym 27861 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[4]
.sym 27864 rx_fifo.wr_addr[6]
.sym 27865 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[5]
.sym 27868 rx_fifo.wr_addr[7]
.sym 27869 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[6]
.sym 27872 rx_fifo.wr_addr[8]
.sym 27873 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[7]
.sym 27876 rx_fifo.wr_addr[9]
.sym 27877 rx_fifo.wr_addr_gray_SB_LUT4_I2_1_I3[8]
.sym 27878 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 27882 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 27888 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 27889 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 27898 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 27904 io_pmod[0]$SB_IO_IN
.sym 27905 i_rst_b$SB_IO_IN
.sym 27914 rx_fifo.wr_addr_gray[7]
.sym 27929 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27940 w_lvds_rx_09_d1
.sym 27941 w_lvds_rx_09_d0
.sym 27954 w_lvds_rx_09_d1
.sym 27959 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 27960 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 27961 w_lvds_rx_09_d0
.sym 27970 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 27971 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 27972 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 27973 i_rst_b$SB_IO_IN
.sym 27985 w_lvds_rx_09_d0
.sym 27988 w_lvds_rx_09_d0
.sym 27989 w_lvds_rx_09_d1
.sym 27994 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 28000 w_lvds_rx_24_d0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 28001 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28010 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28011 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28012 w_lvds_rx_24_d1_SB_LUT4_I2_O[1]
.sym 28013 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28023 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28024 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28025 w_lvds_rx_24_d0
.sym 28031 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28032 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28033 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28048 w_lvds_rx_24_d1
.sym 28049 w_lvds_rx_24_d0
.sym 28054 w_lvds_rx_24_d0_SB_LUT4_I2_O[2]
.sym 28055 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28056 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28057 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28065 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28092 w_lvds_rx_24_d0
.sym 28093 w_lvds_rx_24_d1
.sym 28194 rx_fifo.rd_addr_gray_wr[0]
.sym 28198 rx_fifo.rd_addr_gray[5]
.sym 28202 rx_fifo.rd_addr_gray[4]
.sym 28210 rx_fifo.rd_addr_gray[3]
.sym 28218 rx_fifo.rd_addr_gray[0]
.sym 28222 rx_fifo.rd_addr_gray[1]
.sym 28228 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28229 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28230 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 28236 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28237 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 28240 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28241 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28242 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28246 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28250 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28256 rx_fifo.wr_addr[0]
.sym 28257 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 28259 rx_fifo.rd_addr_gray_wr_r[0]
.sym 28260 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[1]
.sym 28261 rx_fifo.wr_addr_gray_SB_DFFESR_Q_9_D[2]
.sym 28264 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28265 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28266 rx_fifo.rd_addr_gray_wr[5]
.sym 28270 rx_fifo.rd_addr_gray[2]
.sym 28274 rx_fifo.rd_addr_gray_wr_r[4]
.sym 28275 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 28276 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 28277 rx_fifo.wr_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 28282 rx_fifo.rd_addr_gray_wr[4]
.sym 28288 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 28289 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 28290 rx_fifo.rd_addr_gray_wr[2]
.sym 28295 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28296 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 28297 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 28298 rx_fifo.rd_addr_gray_wr[6]
.sym 28302 rx_fifo.rd_addr_gray[6]
.sym 28306 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[0]
.sym 28307 rx_fifo.rd_addr_gray_wr_r[6]
.sym 28308 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D_SB_LUT4_O_I0[2]
.sym 28309 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 28310 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28311 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 28312 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 28313 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 28314 rx_fifo.rd_addr_gray_wr[3]
.sym 28318 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[0]
.sym 28319 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[1]
.sym 28320 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[2]
.sym 28321 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O[3]
.sym 28323 rx_fifo.rd_addr_gray_wr_r[6]
.sym 28324 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 28325 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 28326 io_pmod[0]$SB_IO_IN
.sym 28327 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 28328 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 28329 io_pmod[3]$SB_IO_IN
.sym 28330 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 28335 rx_fifo.rd_addr_gray_wr_r[4]
.sym 28336 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 28337 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 28338 rx_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[1]
.sym 28344 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[9]
.sym 28345 rx_fifo.wr_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 28346 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28352 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 28353 rx_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28354 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 28355 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 28356 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 28357 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 28358 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 28359 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 28360 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 28361 io_pmod[0]$SB_IO_IN
.sym 28362 rx_fifo.wr_addr_gray_rd[2]
.sym 28366 rx_fifo.wr_addr_gray[2]
.sym 28371 rx_fifo.rd_addr_gray_wr_r[7]
.sym 28372 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[6]
.sym 28373 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 28375 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 28376 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28377 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 28378 rx_fifo.wr_addr_gray[8]
.sym 28385 rx_fifo.wr_addr[3]
.sym 28386 rx_fifo.rd_addr_gray_wr[8]
.sym 28390 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 28397 rx_fifo.wr_addr_SB_DFFESR_Q_E
.sym 28398 rx_fifo.rd_addr_gray[8]
.sym 28402 rx_fifo.rd_addr_gray_wr[9]
.sym 28412 rx_fifo.rd_addr_gray_wr_r[8]
.sym 28413 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I2[7]
.sym 28430 rx_fifo.wr_addr_gray_rd[7]
.sym 28441 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28442 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 28443 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28444 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28445 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28451 lvds_rx_09_inst.r_phase_count[0]
.sym 28455 lvds_rx_09_inst.r_phase_count[1]
.sym 28456 $PACKER_VCC_NET
.sym 28457 lvds_rx_09_inst.r_phase_count[0]
.sym 28458 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 28460 $PACKER_VCC_NET
.sym 28461 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 28462 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28463 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28464 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 28465 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28469 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28470 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28471 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28472 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 28473 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28474 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28475 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 28476 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28477 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28478 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28479 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28480 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28481 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28486 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28487 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28488 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28489 i_rst_b$SB_IO_IN
.sym 28492 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28493 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28503 io_pmod[3]$SB_IO_IN
.sym 28504 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28505 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28506 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28507 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 28508 w_lvds_rx_09_d0_SB_LUT4_I2_O[1]
.sym 28509 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28520 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28521 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28523 io_pmod[3]$SB_IO_IN
.sym 28524 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28525 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28529 io_pmod[1]$SB_IO_IN
.sym 28543 w_rx_24_fifo_push
.sym 28544 w_rx_09_fifo_push
.sym 28545 channel
.sym 28547 lvds_rx_24_inst.r_phase_count[0]
.sym 28551 lvds_rx_24_inst.r_phase_count[1]
.sym 28552 $PACKER_VCC_NET
.sym 28553 lvds_rx_24_inst.r_phase_count[0]
.sym 28554 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 28556 $PACKER_VCC_NET
.sym 28557 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q_SB_LUT4_O_I3[2]
.sym 28558 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28559 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28560 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[2]
.sym 28561 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28562 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28563 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28564 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28565 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28569 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28570 w_lvds_rx_24_d0_SB_LUT4_I2_O[0]
.sym 28571 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_O[1]
.sym 28572 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[1]
.sym 28573 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28574 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3
.sym 28575 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_LUT4_I0_I1[1]
.sym 28576 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28577 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_1_I3_SB_DFFER_Q_E_SB_DFFER_E_1_Q[0]
.sym 28714 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28720 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 28721 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 28722 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 28728 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 28729 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 28732 rx_fifo.rd_addr[0]
.sym 28733 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28738 rx_fifo.wr_addr_gray[5]
.sym 28742 rx_fifo.wr_addr_gray_rd[0]
.sym 28746 rx_fifo.wr_addr_gray[6]
.sym 28754 rx_fifo.wr_addr_gray_rd[4]
.sym 28758 rx_fifo.wr_addr_gray_rd[5]
.sym 28762 rx_fifo.wr_addr_gray[4]
.sym 28766 rx_fifo.wr_addr_gray[0]
.sym 28771 rx_fifo.rd_addr[0]
.sym 28772 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 28773 rx_fifo.wr_addr_gray_rd_r[0]
.sym 28774 rx_fifo.wr_addr_gray_rd[1]
.sym 28779 rx_fifo.rd_addr[0]
.sym 28780 rx_fifo.wr_addr_gray_rd_r[0]
.sym 28781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 28782 rx_fifo.wr_addr_gray[3]
.sym 28788 rx_fifo.wr_addr_gray_rd_r[3]
.sym 28789 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 28792 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 28793 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28794 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 28795 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 28796 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 28797 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 28798 rx_fifo.wr_addr_gray[1]
.sym 28804 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 28805 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28806 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[0]
.sym 28807 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 28808 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28809 io_pmod[1]$SB_IO_IN
.sym 28812 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 28813 rx_fifo.rd_addr[7]
.sym 28814 rx_fifo.wr_addr_gray_rd[3]
.sym 28818 rx_fifo.wr_addr[9]
.sym 28822 rx_fifo.wr_addr_gray_rd[8]
.sym 28826 rx_fifo.wr_addr_gray_rd[9]
.sym 28832 io_pmod[1]$SB_IO_IN
.sym 28833 i_rst_b$SB_IO_IN
.sym 28834 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28842 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 28854 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28858 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[2]
.sym 28864 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 28865 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 28872 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28873 w_rx_24_fifo_data[16]
.sym 28876 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28877 w_rx_24_fifo_data[23]
.sym 28880 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28881 w_rx_24_fifo_data[14]
.sym 28882 w_rx_09_fifo_data[24]
.sym 28883 w_rx_24_fifo_data[24]
.sym 28884 channel
.sym 28885 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28886 w_rx_09_fifo_data[27]
.sym 28887 w_rx_24_fifo_data[27]
.sym 28888 channel
.sym 28889 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28892 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 28893 w_rx_24_fifo_data[18]
.sym 28894 w_rx_09_fifo_data[25]
.sym 28895 w_rx_24_fifo_data[25]
.sym 28896 channel
.sym 28897 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28900 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28901 w_rx_09_fifo_data[24]
.sym 28902 w_rx_09_fifo_data[16]
.sym 28903 w_rx_24_fifo_data[16]
.sym 28904 channel
.sym 28905 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28906 w_rx_09_fifo_data[26]
.sym 28907 w_rx_24_fifo_data[26]
.sym 28908 channel
.sym 28909 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28912 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28913 w_rx_09_fifo_data[28]
.sym 28914 w_rx_09_fifo_data[17]
.sym 28915 w_rx_24_fifo_data[17]
.sym 28916 channel
.sym 28917 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28920 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28921 w_rx_09_fifo_data[26]
.sym 28924 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28925 w_rx_09_fifo_data[22]
.sym 28928 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28929 w_rx_09_fifo_data[20]
.sym 28932 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28933 w_rx_09_fifo_data[25]
.sym 28936 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28937 w_rx_09_fifo_data[23]
.sym 28938 w_rx_09_fifo_data[18]
.sym 28939 w_rx_24_fifo_data[18]
.sym 28940 channel
.sym 28941 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28942 w_rx_09_fifo_data[15]
.sym 28943 w_rx_24_fifo_data[15]
.sym 28944 channel
.sym 28945 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28948 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28949 w_rx_09_fifo_data[21]
.sym 28952 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28953 w_rx_09_fifo_data[15]
.sym 28954 w_rx_09_fifo_data[14]
.sym 28955 w_rx_24_fifo_data[14]
.sym 28956 channel
.sym 28957 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28960 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28961 w_rx_09_fifo_data[27]
.sym 28962 w_rx_09_fifo_data[4]
.sym 28963 w_rx_24_fifo_data[4]
.sym 28964 channel
.sym 28965 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28968 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28969 w_rx_09_fifo_data[19]
.sym 28970 w_rx_09_fifo_data[13]
.sym 28971 w_rx_24_fifo_data[13]
.sym 28972 channel
.sym 28973 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 28976 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28977 w_rx_09_fifo_data[1]
.sym 28980 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28981 w_rx_09_fifo_data[17]
.sym 28984 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28985 w_rx_09_fifo_data[3]
.sym 28988 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28989 w_rx_09_fifo_data[14]
.sym 28992 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 28993 w_rx_09_fifo_data[16]
.sym 28994 w_rx_09_fifo_data[5]
.sym 28995 w_rx_24_fifo_data[5]
.sym 28996 channel
.sym 28997 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29000 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29001 w_rx_09_fifo_data[18]
.sym 29002 w_rx_09_fifo_data[7]
.sym 29003 w_rx_24_fifo_data[7]
.sym 29004 channel
.sym 29005 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29008 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29009 w_rx_09_fifo_data[10]
.sym 29012 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29013 w_rx_09_fifo_data[5]
.sym 29016 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29017 w_rx_09_fifo_data[12]
.sym 29020 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29021 w_rx_09_fifo_data[13]
.sym 29024 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29025 w_rx_09_fifo_data[4]
.sym 29026 w_rx_09_fifo_data[10]
.sym 29027 w_rx_24_fifo_data[10]
.sym 29028 channel
.sym 29029 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29032 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29033 w_rx_09_fifo_data[9]
.sym 29034 w_rx_09_fifo_data[11]
.sym 29035 w_rx_24_fifo_data[11]
.sym 29036 channel
.sym 29037 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29038 w_rx_09_fifo_data[9]
.sym 29039 w_rx_24_fifo_data[9]
.sym 29040 channel
.sym 29041 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29044 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29045 w_rx_09_fifo_data[11]
.sym 29048 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29049 w_rx_09_fifo_data[7]
.sym 29050 w_rx_09_fifo_data[8]
.sym 29051 w_rx_24_fifo_data[8]
.sym 29052 channel
.sym 29053 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29056 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29057 w_rx_09_fifo_data[8]
.sym 29061 w_lvds_rx_24_d1
.sym 29218 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29219 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29220 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 29221 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29222 rx_fifo.wr_addr_gray_rd[6]
.sym 29236 rx_fifo.rd_addr_gray_SB_DFFESR_Q_3_D[1]
.sym 29237 rx_fifo.rd_addr[7]
.sym 29247 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 29248 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29249 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29250 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29257 rx_fifo.rd_addr[0]
.sym 29258 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3]
.sym 29262 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29266 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29271 rx_fifo.wr_addr_gray_rd_r[0]
.sym 29272 rx_fifo.rd_addr[0]
.sym 29273 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29274 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 29280 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[2]
.sym 29281 rx_fifo.rd_addr[4]
.sym 29283 rx_fifo.rd_addr[0]
.sym 29288 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29289 rx_fifo.rd_addr[0]
.sym 29292 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29293 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29296 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29297 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29300 rx_fifo.rd_addr[4]
.sym 29301 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29304 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29305 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29308 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 29309 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29312 rx_fifo.rd_addr[7]
.sym 29313 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29316 rx_fifo.rd_addr[8]
.sym 29317 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[8]
.sym 29320 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 29321 rx_fifo.rd_addr_gray_SB_LUT4_I2_I3[9]
.sym 29322 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]
.sym 29323 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29324 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29325 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29326 rx_fifo.rd_addr_gray[7]
.sym 29331 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 29332 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29333 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 29334 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 29335 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 29336 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 29337 rx_fifo.rd_addr_gray_SB_DFFESR_Q_4_D[3]
.sym 29340 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29341 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29343 rx_fifo.wr_addr_gray_rd_r[3]
.sym 29344 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 29345 rx_fifo.rd_addr[4]
.sym 29351 rx_fifo.mem_i.0.2_RDATA[0]
.sym 29352 rx_fifo.mem_i.0.2_RDATA[1]
.sym 29353 smi_ctrl_ins.int_cnt[4]
.sym 29362 rx_fifo.rd_addr_gray_wr[7]
.sym 29366 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29367 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 29368 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[9]
.sym 29369 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[8]
.sym 29374 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 29375 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[1]
.sym 29376 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2]
.sym 29377 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[3]
.sym 29379 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]
.sym 29380 rx_fifo.rd_addr[8]
.sym 29381 io_pmod[4]$SB_IO_IN
.sym 29384 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29385 w_rx_24_fifo_data[24]
.sym 29388 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29389 w_rx_24_fifo_data[29]
.sym 29392 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29393 w_rx_24_fifo_data[22]
.sym 29400 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29401 w_rx_24_fifo_data[27]
.sym 29404 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29405 w_rx_24_fifo_data[25]
.sym 29412 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29413 w_rx_24_fifo_data[12]
.sym 29416 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29417 w_rx_24_fifo_data[17]
.sym 29420 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29421 w_rx_24_fifo_data[28]
.sym 29424 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29425 w_rx_24_fifo_data[15]
.sym 29428 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29429 w_rx_24_fifo_data[21]
.sym 29432 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29433 w_rx_24_fifo_data[19]
.sym 29436 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29437 w_rx_24_fifo_data[26]
.sym 29438 w_rx_09_fifo_data[19]
.sym 29439 w_rx_24_fifo_data[19]
.sym 29440 channel
.sym 29441 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29446 w_rx_09_fifo_data[23]
.sym 29447 w_rx_24_fifo_data[23]
.sym 29448 channel
.sym 29449 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29456 w_debug_fifo_push
.sym 29457 io_pmod[0]$SB_IO_IN
.sym 29459 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 29460 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29461 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 29462 w_rx_09_fifo_data[12]
.sym 29463 w_rx_24_fifo_data[12]
.sym 29464 channel
.sym 29465 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29467 w_lvds_rx_09_d0_SB_LUT4_I2_O[0]
.sym 29468 w_lvds_rx_09_d1_SB_LUT4_I2_O[1]
.sym 29469 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29478 w_rx_09_fifo_data[1]
.sym 29479 w_rx_24_fifo_data[1]
.sym 29480 channel
.sym 29481 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29486 w_rx_09_fifo_data[6]
.sym 29487 w_rx_24_fifo_data[6]
.sym 29488 channel
.sym 29489 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29492 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29493 w_rx_24_fifo_data[11]
.sym 29494 w_rx_09_fifo_data[0]
.sym 29495 w_rx_24_fifo_data[0]
.sym 29496 channel
.sym 29497 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29500 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29501 w_rx_24_fifo_data[13]
.sym 29508 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29509 w_rx_24_fifo_data[9]
.sym 29512 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29513 w_rx_24_fifo_data[2]
.sym 29516 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29517 w_rx_24_fifo_data[7]
.sym 29520 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29521 w_rx_24_fifo_data[5]
.sym 29524 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29525 w_rx_24_fifo_data[1]
.sym 29528 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29529 w_rx_24_fifo_data[3]
.sym 29532 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29533 w_rx_24_fifo_data[0]
.sym 29536 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29537 w_rx_24_fifo_data[4]
.sym 29552 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29553 w_rx_09_fifo_data[6]
.sym 29560 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29561 w_rx_09_fifo_data[2]
.sym 29588 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29589 w_rx_24_fifo_data[6]
.sym 29592 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29593 w_rx_24_fifo_data[10]
.sym 29596 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 29597 w_rx_24_fifo_data[8]
.sym 29730 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 29736 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29737 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 29740 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29741 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 29744 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29745 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 29748 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 29749 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 29750 smi_ctrl_ins.r_smi_test_count[4]
.sym 29754 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29760 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 29761 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 29762 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29768 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 29769 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 29774 smi_ctrl_ins.r_smi_test_count[4]
.sym 29775 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 29776 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 29777 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 29784 w_debug_smi_test
.sym 29785 i_rst_b$SB_IO_IN
.sym 29786 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 29787 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 29788 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 29789 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 29795 rx_fifo.mem_i.0.0_RDATA_1[0]
.sym 29796 rx_fifo.mem_i.0.0_RDATA_1[1]
.sym 29797 smi_ctrl_ins.int_cnt[4]
.sym 29802 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29803 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[1]
.sym 29804 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[2]
.sym 29805 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D[3]
.sym 29806 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 29812 rx_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29813 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 29814 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[0]
.sym 29815 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]
.sym 29816 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 29817 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 29820 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 29821 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[3]
.sym 29822 rx_fifo.rd_addr_gray_SB_DFFESR_Q_8_D_SB_LUT4_O_I0[2]
.sym 29826 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29830 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[0]
.sym 29831 rx_fifo.mem_i.0.2_RDATA_SB_LUT4_I1_O[1]
.sym 29832 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29833 smi_ctrl_ins.int_cnt[3]
.sym 29836 spi_if_ins.state_if[0]
.sym 29837 spi_if_ins.state_if[1]
.sym 29839 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 29840 rx_fifo.mem_q.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 29841 smi_ctrl_ins.int_cnt[4]
.sym 29843 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29844 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29845 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 29847 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 29848 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 29849 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29850 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29851 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29852 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]
.sym 29853 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29855 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[0]
.sym 29856 rx_fifo.mem_i.0.1_RDATA_SB_LUT4_I0_O[1]
.sym 29857 smi_ctrl_ins.int_cnt[4]
.sym 29859 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29860 spi_if_ins.state_if[0]
.sym 29861 spi_if_ins.state_if[1]
.sym 29862 rx_fifo.mem_q.0.1_RDATA[0]
.sym 29863 rx_fifo.mem_q.0.1_RDATA[1]
.sym 29864 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29865 smi_ctrl_ins.int_cnt[3]
.sym 29868 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29869 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29872 smi_ctrl_ins.int_cnt[4]
.sym 29873 smi_ctrl_ins.int_cnt[3]
.sym 29874 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29875 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29876 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29877 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29883 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 29884 i_rst_b$SB_IO_IN
.sym 29885 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29886 rx_fifo.mem_i.0.0_RDATA_3[0]
.sym 29887 rx_fifo.mem_i.0.0_RDATA_3[1]
.sym 29888 smi_ctrl_ins.int_cnt[4]
.sym 29889 smi_ctrl_ins.int_cnt[3]
.sym 29895 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[0]
.sym 29896 rx_fifo.mem_i.0.0_RDATA_SB_LUT4_I0_O[1]
.sym 29897 smi_ctrl_ins.int_cnt[4]
.sym 29898 $PACKER_VCC_NET
.sym 29902 rx_fifo.mem_q.0.0_RDATA[0]
.sym 29903 rx_fifo.mem_q.0.0_RDATA[1]
.sym 29904 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29905 smi_ctrl_ins.int_cnt[3]
.sym 29918 rx_fifo.mem_i.0.0_RDATA[0]
.sym 29919 rx_fifo.mem_i.0.0_RDATA[1]
.sym 29920 smi_ctrl_ins.int_cnt[3]
.sym 29921 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 29922 w_rx_09_fifo_data[30]
.sym 29923 w_rx_24_fifo_data[30]
.sym 29924 channel
.sym 29925 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29926 w_rx_data[1]
.sym 29930 w_rx_09_fifo_data[28]
.sym 29931 w_rx_24_fifo_data[28]
.sym 29932 channel
.sym 29933 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29934 w_rx_data[0]
.sym 29938 w_rx_09_fifo_data[21]
.sym 29939 w_rx_24_fifo_data[21]
.sym 29940 channel
.sym 29941 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29942 w_rx_09_fifo_data[29]
.sym 29943 w_rx_24_fifo_data[29]
.sym 29944 channel
.sym 29945 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29946 lvds_rx_09_inst.o_fifo_data[31]
.sym 29947 w_rx_24_fifo_data[31]
.sym 29948 channel
.sym 29949 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29950 w_rx_data[2]
.sym 29962 w_rx_data[2]
.sym 29978 w_rx_data[0]
.sym 29986 w_rx_09_fifo_data[3]
.sym 29987 w_rx_24_fifo_data[3]
.sym 29988 channel
.sym 29989 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 29996 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 29997 w_rx_09_fifo_data[0]
.sym 30000 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30001 w_rx_09_fifo_data[29]
.sym 30014 w_rx_09_fifo_data[2]
.sym 30015 w_rx_24_fifo_data[2]
.sym 30016 channel
.sym 30017 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 30020 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 30021 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30022 w_rx_data[3]
.sym 30026 w_rx_data[0]
.sym 30030 w_rx_data[2]
.sym 30034 w_rx_data[4]
.sym 30046 w_rx_data[1]
.sym 30050 io_ctrl_ins.debug_mode[0]
.sym 30051 io_ctrl_ins.rf_mode[2]
.sym 30052 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30053 i_rst_b$SB_IO_IN
.sym 30056 io_ctrl_ins.debug_mode[1]
.sym 30057 io_ctrl_ins.debug_mode_SB_LUT4_I0_O[1]
.sym 30058 w_rx_data[1]
.sym 30072 io_ctrl_ins.debug_mode[0]
.sym 30073 io_ctrl_ins.debug_mode[1]
.sym 30078 w_rx_data[2]
.sym 30087 io_ctrl_ins.rf_pin_state[1]
.sym 30088 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30089 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30094 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30095 io_ctrl_ins.rf_mode[2]
.sym 30096 io_ctrl_ins.rf_pin_state[2]
.sym 30097 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30259 w_debug_smi_test
.sym 30260 smi_ctrl_ins.int_cnt[4]
.sym 30261 smi_ctrl_ins.int_cnt[3]
.sym 30274 smi_ctrl_ins.r_fifo_pull
.sym 30278 smi_ctrl_ins.w_fifo_pull_trigger
.sym 30283 io_pmod[4]$SB_IO_IN
.sym 30284 smi_ctrl_ins.r_fifo_pull_1
.sym 30285 smi_ctrl_ins.r_fifo_pull
.sym 30302 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 30303 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30304 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 30305 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 30307 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[0]
.sym 30308 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I2[1]
.sym 30309 w_debug_smi_test
.sym 30310 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 30311 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30312 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 30313 w_debug_smi_test
.sym 30317 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30319 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30320 spi_if_ins.state_if_SB_DFFESR_Q_E[1]
.sym 30321 i_rst_b$SB_IO_IN
.sym 30323 w_debug_smi_test
.sym 30324 smi_ctrl_ins.r_smi_test_count_SB_DFFNESS_Q_D_SB_LUT4_O_I2[0]
.sym 30325 i_rst_b$SB_IO_IN
.sym 30327 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[0]
.sym 30328 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I2[1]
.sym 30329 w_debug_smi_test
.sym 30331 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[0]
.sym 30332 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I1[1]
.sym 30333 w_debug_smi_test
.sym 30335 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[0]
.sym 30336 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I2[1]
.sym 30337 w_debug_smi_test
.sym 30338 spi_if_ins.spi.r_rx_byte[1]
.sym 30342 spi_if_ins.spi.r_rx_byte[3]
.sym 30349 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_E
.sym 30350 rx_fifo.mem_q.0.0_RDATA_2[0]
.sym 30351 rx_fifo.mem_q.0.0_RDATA_2[1]
.sym 30352 smi_ctrl_ins.int_cnt[4]
.sym 30353 rx_fifo.mem_q.0.0_RDATA_2[3]
.sym 30354 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30355 spi_if_ins.state_if[1]
.sym 30356 spi_if_ins.state_if[0]
.sym 30357 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30358 spi_if_ins.spi.r_rx_byte[4]
.sym 30362 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30363 spi_if_ins.state_if[0]
.sym 30364 spi_if_ins.state_if[1]
.sym 30365 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30366 spi_if_ins.spi.r_rx_byte[2]
.sym 30371 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 30372 rx_fifo.mem_q.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 30373 smi_ctrl_ins.int_cnt[4]
.sym 30374 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30378 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30379 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30380 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30381 i_rst_b$SB_IO_IN
.sym 30382 rx_fifo.mem_q.0.1_RDATA_2[0]
.sym 30383 rx_fifo.mem_q.0.1_RDATA_2[1]
.sym 30384 smi_ctrl_ins.int_cnt[4]
.sym 30385 rx_fifo.mem_q.0.1_RDATA_2[3]
.sym 30391 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30392 spi_if_ins.state_if[0]
.sym 30393 spi_if_ins.state_if[1]
.sym 30394 rx_fifo.mem_q.0.1_RDATA_1[0]
.sym 30395 rx_fifo.mem_q.0.1_RDATA_1[1]
.sym 30396 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30397 smi_ctrl_ins.int_cnt[3]
.sym 30398 rx_fifo.mem_i.0.1_RDATA_2[0]
.sym 30399 rx_fifo.mem_i.0.1_RDATA_2[1]
.sym 30400 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30401 smi_ctrl_ins.int_cnt[3]
.sym 30402 rx_fifo.mem_i.0.0_RDATA_2[0]
.sym 30403 rx_fifo.mem_i.0.0_RDATA_2[1]
.sym 30404 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30405 smi_ctrl_ins.int_cnt[3]
.sym 30413 smi_ctrl_ins.int_cnt[3]
.sym 30414 rx_fifo.mem_q.0.0_RDATA_1[0]
.sym 30415 rx_fifo.mem_q.0.0_RDATA_1[1]
.sym 30416 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30417 smi_ctrl_ins.int_cnt[3]
.sym 30425 w_lvds_rx_09_d0_SB_LUT4_I2_O[2]
.sym 30433 w_debug_smi_test
.sym 30434 spi_if_ins.w_rx_data[1]
.sym 30438 spi_if_ins.w_rx_data[4]
.sym 30442 spi_if_ins.w_rx_data[6]
.sym 30446 spi_if_ins.w_rx_data[3]
.sym 30450 spi_if_ins.w_rx_data[2]
.sym 30458 spi_if_ins.w_rx_data[0]
.sym 30462 spi_if_ins.w_rx_data[5]
.sym 30476 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30477 w_ioc[0]
.sym 30479 w_ioc[0]
.sym 30480 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30481 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30488 w_fetch
.sym 30489 w_load
.sym 30491 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[0]
.sym 30492 i_button_SB_LUT4_I1_I2[1]
.sym 30493 w_cs[0]
.sym 30502 i_button_SB_LUT4_I1_O[0]
.sym 30503 io_ctrl_ins.pmod_dir_state[0]
.sym 30504 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30505 io_ctrl_ins.debug_mode[0]
.sym 30509 io_ctrl_ins.rf_mode_SB_DFFER_Q_E
.sym 30511 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 30512 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30513 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[2]
.sym 30515 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 30516 i_button_SB_LUT4_I1_I2[1]
.sym 30517 w_cs[1]
.sym 30520 i_button_SB_LUT4_I1_O[0]
.sym 30521 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 30523 i_button_SB_LUT4_I1_O[0]
.sym 30524 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[1]
.sym 30525 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O_SB_LUT4_I3_O[2]
.sym 30527 i_button_SB_LUT4_I1_I2[1]
.sym 30528 i_rst_b$SB_IO_IN
.sym 30529 w_cs[1]
.sym 30531 w_ioc[0]
.sym 30532 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30533 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 30534 w_rx_data[4]
.sym 30538 w_rx_data[0]
.sym 30542 io_ctrl_ins.o_pmod[0]
.sym 30543 io_ctrl_ins.mixer_en_state
.sym 30544 w_ioc[0]
.sym 30545 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30554 io_ctrl_ins.o_pmod[2]
.sym 30555 o_shdn_tx_lna$SB_IO_OUT
.sym 30556 w_ioc[0]
.sym 30557 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30558 w_rx_data[2]
.sym 30562 w_rx_data[3]
.sym 30566 w_rx_data[6]
.sym 30572 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 30573 io_ctrl_ins.rf_mode[2]
.sym 30574 w_rx_data[0]
.sym 30578 w_rx_data[7]
.sym 30582 w_rx_data[4]
.sym 30586 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30587 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30588 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[0]
.sym 30589 io_ctrl_ins.rf_mode[2]
.sym 30590 w_rx_data[5]
.sym 30594 io_ctrl_ins.rf_pin_state[3]
.sym 30595 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30596 io_ctrl_ins.rf_mode[2]
.sym 30597 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30602 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30603 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30604 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 30605 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30606 io_ctrl_ins.rf_pin_state[0]
.sym 30607 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30608 io_ctrl_ins.rf_mode[2]
.sym 30609 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30611 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30612 io_ctrl_ins.rf_pin_state[6]
.sym 30613 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30618 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 30619 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30620 io_ctrl_ins.rf_pin_state[4]
.sym 30621 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30623 io_ctrl_ins.rf_pin_state[7]
.sym 30624 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30625 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 30772 i_rst_b$SB_IO_IN
.sym 30773 i_smi_soe_se$SB_IO_IN
.sym 30786 i_mosi$SB_IO_IN
.sym 30790 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30794 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30802 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30806 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30810 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30814 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30818 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30822 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30826 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30830 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30834 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30838 i_mosi$SB_IO_IN
.sym 30842 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30846 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30859 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30860 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30861 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30862 sys_ctrl_ins.debug_fifo_pull_SB_DFFESR_R_Q[0]
.sym 30863 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30864 smi_ctrl_ins.r_smi_test_count[4]
.sym 30865 w_debug_smi_test
.sym 30867 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[0]
.sym 30868 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I1[1]
.sym 30869 w_debug_smi_test
.sym 30874 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 30875 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 30876 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[2]
.sym 30877 i_rst_b$SB_IO_IN
.sym 30879 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[0]
.sym 30880 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_5_D_SB_LUT4_O_I2[1]
.sym 30881 w_debug_smi_test
.sym 30882 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[0]
.sym 30883 rx_fifo.mem_i.0.3_RDATA_SB_LUT4_I1_O[1]
.sym 30884 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30885 smi_ctrl_ins.int_cnt[3]
.sym 30886 rx_fifo.mem_i.0.1_RDATA[0]
.sym 30887 rx_fifo.mem_i.0.1_RDATA[1]
.sym 30888 smi_ctrl_ins.int_cnt[3]
.sym 30889 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 30891 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[0]
.sym 30892 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 30893 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30896 i_rst_b$SB_IO_IN
.sym 30897 w_debug_smi_test
.sym 30898 rx_fifo.mem_i.0.1_RDATA_3[0]
.sym 30899 rx_fifo.mem_i.0.1_RDATA_3[1]
.sym 30900 smi_ctrl_ins.int_cnt[4]
.sym 30901 smi_ctrl_ins.int_cnt[3]
.sym 30903 rx_fifo.mem_i.0.1_RDATA_1[0]
.sym 30904 rx_fifo.mem_i.0.1_RDATA_1[1]
.sym 30905 smi_ctrl_ins.int_cnt[4]
.sym 30907 rx_fifo.mem_i.0.3_RDATA[0]
.sym 30908 rx_fifo.mem_i.0.3_RDATA[1]
.sym 30909 smi_ctrl_ins.int_cnt[4]
.sym 30913 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[2]
.sym 30929 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 30946 spi_if_ins.w_rx_data[1]
.sym 30950 spi_if_ins.w_rx_data[0]
.sym 30956 w_debug_smi_test
.sym 30957 io_pmod[4]$SB_IO_IN
.sym 30958 spi_if_ins.w_rx_data[4]
.sym 30962 spi_if_ins.w_rx_data[3]
.sym 30969 w_fetch
.sym 30970 spi_if_ins.w_rx_data[2]
.sym 30979 w_ioc[2]
.sym 30980 w_ioc[4]
.sym 30981 w_ioc[3]
.sym 30986 io_pmod[4]$SB_IO_IN
.sym 30990 i_button_SB_LUT4_I1_I2[0]
.sym 30991 i_button_SB_LUT4_I1_I2[1]
.sym 30992 i_rst_b$SB_IO_IN
.sym 30993 i_button_SB_LUT4_I1_I2[3]
.sym 30998 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 30999 i_rst_b$SB_IO_IN
.sym 31000 i_button_SB_LUT4_I1_I2[3]
.sym 31001 w_fetch
.sym 31002 channel
.sym 31006 w_ioc[1]
.sym 31007 w_ioc[4]
.sym 31008 w_ioc[3]
.sym 31009 w_ioc[2]
.sym 31011 i_button_SB_LUT4_I1_I2[0]
.sym 31012 i_button_SB_LUT4_I1_I2[1]
.sym 31013 w_cs[1]
.sym 31015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R[0]
.sym 31016 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 31017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 31022 i_button_SB_LUT4_I1_O[0]
.sym 31027 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31028 w_cs[0]
.sym 31029 w_fetch
.sym 31035 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31036 w_ioc[1]
.sym 31037 w_ioc[0]
.sym 31039 w_ioc[1]
.sym 31040 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31041 w_ioc[0]
.sym 31042 w_rx_data[5]
.sym 31046 w_rx_data[7]
.sym 31050 w_rx_data[1]
.sym 31055 io_ctrl_ins.pmod_dir_state[5]
.sym 31056 i_button_SB_LUT4_I1_O[0]
.sym 31057 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 31058 w_rx_data[6]
.sym 31062 i_button_SB_LUT4_I1_O[0]
.sym 31063 io_ctrl_ins.pmod_dir_state[3]
.sym 31064 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31065 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31066 w_rx_data[3]
.sym 31070 w_rx_data[4]
.sym 31074 w_rx_data[7]
.sym 31078 w_rx_data[1]
.sym 31082 io_ctrl_ins.o_pmod[7]
.sym 31083 o_rx_h_tx_l$SB_IO_OUT
.sym 31084 w_ioc[0]
.sym 31085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31086 w_rx_data[3]
.sym 31090 w_rx_data[5]
.sym 31095 io_ctrl_ins.pmod_dir_state[6]
.sym 31096 i_button_SB_LUT4_I1_O[0]
.sym 31097 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[2]
.sym 31098 io_ctrl_ins.o_pmod[5]
.sym 31099 o_tr_vc1$SB_IO_OUT
.sym 31100 w_ioc[0]
.sym 31101 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31102 w_rx_data[6]
.sym 31110 io_ctrl_ins.o_pmod[6]
.sym 31111 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31112 w_ioc[0]
.sym 31113 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31267 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31272 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31276 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31277 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31289 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31296 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31297 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31298 spi_if_ins.spi.r2_rx_done
.sym 31305 i_ss$SB_IO_IN
.sym 31308 i_ss$SB_IO_IN
.sym 31309 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31310 i_ss$SB_IO_IN
.sym 31311 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31312 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31313 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31315 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31316 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31317 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31334 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31338 spi_if_ins.spi.SCKr[1]
.sym 31342 i_sck$SB_IO_IN
.sym 31350 spi_if_ins.spi.SCKr[0]
.sym 31356 spi_if_ins.spi.r3_rx_done
.sym 31357 spi_if_ins.spi.r2_rx_done
.sym 31362 spi_if_ins.spi.r_rx_byte[6]
.sym 31366 spi_if_ins.spi.r_rx_byte[0]
.sym 31373 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 31378 spi_if_ins.spi.r_rx_byte[7]
.sym 31382 spi_if_ins.spi.r_rx_byte[5]
.sym 31390 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 31391 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 31392 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31393 i_rst_b$SB_IO_IN
.sym 31395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31399 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31400 $PACKER_VCC_NET
.sym 31403 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31404 $PACKER_VCC_NET
.sym 31405 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31406 spi_if_ins.spi.SCKr[2]
.sym 31407 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31408 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31409 spi_if_ins.spi.SCKr[1]
.sym 31411 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31412 $PACKER_VCC_NET
.sym 31413 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31417 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31421 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31423 spi_if_ins.spi.SCKr[2]
.sym 31424 spi_if_ins.spi.SCKr[1]
.sym 31425 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31426 spi_if_ins.spi.r_tx_byte[2]
.sym 31427 spi_if_ins.spi.r_tx_byte[6]
.sym 31428 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31429 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31430 w_rx_09_fifo_data[22]
.sym 31431 w_rx_24_fifo_data[22]
.sym 31432 channel
.sym 31433 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 31434 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_D[1]
.sym 31439 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31440 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 31441 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31442 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 31443 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31444 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31445 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31446 spi_if_ins.spi.r_tx_byte[1]
.sym 31447 spi_if_ins.spi.r_tx_byte[5]
.sym 31448 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31449 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31450 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31451 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31452 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 31453 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 31454 spi_if_ins.spi.r_tx_byte[3]
.sym 31455 spi_if_ins.spi.r_tx_byte[7]
.sym 31456 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31457 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31458 spi_if_ins.r_tx_byte[7]
.sym 31462 spi_if_ins.r_tx_byte[3]
.sym 31466 spi_if_ins.r_tx_byte[0]
.sym 31470 spi_if_ins.r_tx_byte[1]
.sym 31474 spi_if_ins.r_tx_byte[5]
.sym 31478 spi_if_ins.r_tx_byte[6]
.sym 31482 spi_if_ins.r_tx_byte[2]
.sym 31486 spi_if_ins.r_tx_byte[4]
.sym 31502 w_rx_data[0]
.sym 31507 w_ioc[0]
.sym 31508 w_ioc[1]
.sym 31509 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31520 w_ioc[1]
.sym 31521 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31523 w_ioc[1]
.sym 31524 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31525 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31526 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31527 w_ioc[1]
.sym 31528 w_ioc[0]
.sym 31529 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 31530 w_rx_data[1]
.sym 31535 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 31536 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31537 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 31538 w_rx_data[0]
.sym 31547 i_rst_b$SB_IO_IN
.sym 31548 w_cs[1]
.sym 31549 w_fetch
.sym 31554 i_button_SB_LUT4_I1_I2[0]
.sym 31555 i_config[1]$SB_IO_IN
.sym 31556 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31557 io_ctrl_ins.rf_mode[2]
.sym 31558 i_button_SB_LUT4_I1_O[0]
.sym 31559 io_ctrl_ins.pmod_dir_state[1]
.sym 31560 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31561 io_ctrl_ins.debug_mode[1]
.sym 31562 io_ctrl_ins.o_pmod[4]
.sym 31563 o_tr_vc1_b$SB_IO_OUT
.sym 31564 w_ioc[0]
.sym 31565 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31566 o_led0$SB_IO_OUT
.sym 31567 i_button_SB_LUT4_I1_I2[0]
.sym 31568 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[2]
.sym 31569 io_ctrl_ins.mixer_en_state_SB_LUT4_I1_O[3]
.sym 31572 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31573 io_ctrl_ins.lna_tx_shutdown_state_SB_LUT4_I1_O[1]
.sym 31574 io_ctrl_ins.pmod_dir_state[4]
.sym 31575 i_button_SB_LUT4_I1_O[0]
.sym 31576 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31577 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31578 o_led1$SB_IO_OUT
.sym 31579 i_button_SB_LUT4_I1_I2[0]
.sym 31580 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 31581 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 31582 i_config[0]$SB_IO_IN
.sym 31583 i_button_SB_LUT4_I1_I2[0]
.sym 31584 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31585 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31591 i_button_SB_LUT4_I1_I2[0]
.sym 31592 i_config[2]$SB_IO_IN
.sym 31593 io_ctrl_ins.o_data_out_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 31594 io_ctrl_ins.o_pmod[3]
.sym 31595 o_tr_vc2$SB_IO_OUT
.sym 31596 w_ioc[0]
.sym 31597 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31599 i_button_SB_LUT4_I1_O[0]
.sym 31600 i_button_SB_LUT4_I1_O[1]
.sym 31601 i_button_SB_LUT4_I1_O[2]
.sym 31602 io_ctrl_ins.o_pmod[1]
.sym 31603 o_shdn_rx_lna$SB_IO_OUT
.sym 31604 w_ioc[0]
.sym 31605 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 31611 i_button$SB_IO_IN
.sym 31612 i_button_SB_LUT4_I1_I2[0]
.sym 31613 io_ctrl_ins.rx_h_state_SB_LUT4_I1_O[2]
.sym 31615 i_button_SB_LUT4_I1_I2[0]
.sym 31616 i_config[3]$SB_IO_IN
.sym 31617 io_ctrl_ins.o_data_out_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 31838 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31850 spi_if_ins.spi.r_rx_done
.sym 31874 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31881 rx_fifo.wr_addr[3]
.sym 31883 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31884 i_rst_b$SB_IO_IN
.sym 31885 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I0_O[2]
.sym 31889 rx_fifo.wr_addr[2]
.sym 31900 i_ss$SB_IO_IN
.sym 31901 spi_if_ins.r_tx_data_valid
.sym 31907 spi_if_ins.r_tx_byte[7]
.sym 31908 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31909 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31917 rx_fifo.rd_addr[8]
.sym 31947 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]
.sym 31948 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[0]
.sym 31949 i_rst_b$SB_IO_IN
.sym 31952 w_lvds_rx_24_d0_SB_LUT4_I2_O[1]
.sym 31953 w_rx_24_fifo_data[20]
.sym 31962 w_rx_09_fifo_data[20]
.sym 31963 w_rx_24_fifo_data[20]
.sym 31964 channel
.sym 31965 sys_ctrl_ins.debug_fifo_push_SB_LUT4_I2_O[3]
.sym 31970 r_tx_data[6]
.sym 31976 spi_if_ins.w_rx_data[6]
.sym 31977 spi_if_ins.w_rx_data[5]
.sym 31982 r_tx_data[3]
.sym 31986 r_tx_data[2]
.sym 31990 r_tx_data[7]
.sym 31994 r_tx_data[4]
.sym 31998 r_tx_data[1]
.sym 32004 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32005 w_tx_data_io[6]
.sym 32011 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32012 w_tx_data_io[2]
.sym 32013 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 32014 w_cs[0]
.sym 32015 w_cs[1]
.sym 32016 w_cs[3]
.sym 32017 i_button_SB_LUT4_I1_I2[3]
.sym 32019 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32020 w_tx_data_io[7]
.sym 32021 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 32024 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32025 w_tx_data_io[4]
.sym 32026 w_tx_data_smi[1]
.sym 32027 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 32028 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32029 w_tx_data_io[1]
.sym 32032 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32033 w_tx_data_io[3]
.sym 32044 spi_if_ins.w_rx_data[5]
.sym 32045 spi_if_ins.w_rx_data[6]
.sym 32049 i_rst_b$SB_IO_IN
.sym 32052 spi_if_ins.o_cs_SB_LUT4_I3_O[0]
.sym 32053 i_rst_b$SB_IO_IN
.sym 32056 spi_if_ins.w_rx_data[6]
.sym 32057 spi_if_ins.w_rx_data[5]
.sym 32060 spi_if_ins.w_rx_data[6]
.sym 32061 spi_if_ins.w_rx_data[5]
.sym 32062 w_cs[0]
.sym 32063 w_cs[1]
.sym 32064 i_button_SB_LUT4_I1_I2[3]
.sym 32065 w_cs[3]
.sym 32082 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 32297 i_sck$SB_IO_IN
.sym 32313 i_ss$SB_IO_IN
.sym 32485 $io_pmod[5]$iobuf_i
.sym 32506 r_tx_data[0]
.sym 32510 r_tx_data[5]
.sym 32517 i_glob_clock$SB_IO_IN
.sym 32518 w_tx_data_smi[0]
.sym 32519 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 32520 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32521 w_tx_data_io[0]
.sym 32525 r_tx_data_SB_DFFE_Q_E
.sym 32530 w_tx_data_sys[0]
.sym 32531 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 32532 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 32533 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 32547 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 32548 w_tx_data_io[5]
.sym 32549 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 32550 w_cs[1]
.sym 32551 i_button_SB_LUT4_I1_I2[3]
.sym 32552 w_cs[3]
.sym 32553 w_cs[0]
.sym 32554 w_cs[0]
.sym 32555 i_button_SB_LUT4_I1_I2[3]
.sym 32556 w_cs[3]
.sym 32557 w_cs[1]
.sym 32558 w_cs[0]
.sym 32559 w_cs[1]
.sym 32560 i_button_SB_LUT4_I1_I2[3]
.sym 32561 w_cs[3]
.sym 32581 r_counter
.sym 32597 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
