|top_level
clk50MHz => simon_top:U_SIMON_top.clk
rst => ~NO_FANOUT~
switch[0] => simon_top:U_SIMON_top.rst
switch[1] => simon_top:U_SIMON_top.go
switch[2] => ~NO_FANOUT~
switch[3] => ~NO_FANOUT~
switch[4] => ~NO_FANOUT~
switch[5] => ~NO_FANOUT~
switch[6] => ~NO_FANOUT~
switch[7] => ~NO_FANOUT~
switch[8] => ~NO_FANOUT~
switch[9] => ~NO_FANOUT~
button[0] => ~NO_FANOUT~
button[1] => ~NO_FANOUT~
led0[0] <= decoder7seg:U_LED0.output[0]
led0[1] <= decoder7seg:U_LED0.output[1]
led0[2] <= decoder7seg:U_LED0.output[2]
led0[3] <= decoder7seg:U_LED0.output[3]
led0[4] <= decoder7seg:U_LED0.output[4]
led0[5] <= decoder7seg:U_LED0.output[5]
led0[6] <= decoder7seg:U_LED0.output[6]
led0_dp <= <VCC>
led1[0] <= decoder7seg:U_LED1.output[0]
led1[1] <= decoder7seg:U_LED1.output[1]
led1[2] <= decoder7seg:U_LED1.output[2]
led1[3] <= decoder7seg:U_LED1.output[3]
led1[4] <= decoder7seg:U_LED1.output[4]
led1[5] <= decoder7seg:U_LED1.output[5]
led1[6] <= decoder7seg:U_LED1.output[6]
led1_dp <= <VCC>
led2[0] <= decoder7seg:U_LED2.output[0]
led2[1] <= decoder7seg:U_LED2.output[1]
led2[2] <= decoder7seg:U_LED2.output[2]
led2[3] <= decoder7seg:U_LED2.output[3]
led2[4] <= decoder7seg:U_LED2.output[4]
led2[5] <= decoder7seg:U_LED2.output[5]
led2[6] <= decoder7seg:U_LED2.output[6]
led2_dp <= <VCC>
led3[0] <= decoder7seg:U_LED3.output[0]
led3[1] <= decoder7seg:U_LED3.output[1]
led3[2] <= decoder7seg:U_LED3.output[2]
led3[3] <= decoder7seg:U_LED3.output[3]
led3[4] <= decoder7seg:U_LED3.output[4]
led3[5] <= decoder7seg:U_LED3.output[5]
led3[6] <= decoder7seg:U_LED3.output[6]
led3_dp <= <VCC>
led4[0] <= decoder7seg:U_LED4.output[0]
led4[1] <= decoder7seg:U_LED4.output[1]
led4[2] <= decoder7seg:U_LED4.output[2]
led4[3] <= decoder7seg:U_LED4.output[3]
led4[4] <= decoder7seg:U_LED4.output[4]
led4[5] <= decoder7seg:U_LED4.output[5]
led4[6] <= decoder7seg:U_LED4.output[6]
led4_dp <= <VCC>
led5[0] <= decoder7seg:U_LED5.output[0]
led5[1] <= decoder7seg:U_LED5.output[1]
led5[2] <= decoder7seg:U_LED5.output[2]
led5[3] <= decoder7seg:U_LED5.output[3]
led5[4] <= decoder7seg:U_LED5.output[4]
led5[5] <= decoder7seg:U_LED5.output[5]
led5[6] <= decoder7seg:U_LED5.output[6]
led5_dp <= <VCC>


|top_level|simon_top:U_SIMON_top
clk => simon:U_SIMON.clk
clk => controller:U_CONTL.clk
clk => keyrom:U_ROM.clock
clk => inram:U_IN_RAM.clock
clk => outram:U_OUT_RAM.clock
clk => countere:U_inaddr_gen.Clk
rst => simon:U_SIMON.rst
rst => controller:U_CONTL.rst
rst => countere:U_inaddr_gen.Reset
go => controller:U_CONTL.go
valid <= controller:U_CONTL.valid
done <= controller:U_CONTL.done
global.bp.work.constants.sp_simon_out_31_ <> simon_out[31]
global.bp.work.constants.sp_simon_out_30_ <> simon_out[30]
global.bp.work.constants.sp_simon_out_29_ <> simon_out[29]
global.bp.work.constants.sp_simon_out_28_ <> simon_out[28]
global.bp.work.constants.sp_simon_out_27_ <> simon_out[27]
global.bp.work.constants.sp_simon_out_26_ <> simon_out[26]
global.bp.work.constants.sp_simon_out_25_ <> simon_out[25]
global.bp.work.constants.sp_simon_out_24_ <> simon_out[24]
global.bp.work.constants.sp_simon_out_23_ <> simon_out[23]
global.bp.work.constants.sp_simon_out_22_ <> simon_out[22]
global.bp.work.constants.sp_simon_out_21_ <> simon_out[21]
global.bp.work.constants.sp_simon_out_20_ <> simon_out[20]
global.bp.work.constants.sp_simon_out_19_ <> simon_out[19]
global.bp.work.constants.sp_simon_out_18_ <> simon_out[18]
global.bp.work.constants.sp_simon_out_17_ <> simon_out[17]
global.bp.work.constants.sp_simon_out_16_ <> simon_out[16]
global.bp.work.constants.sp_simon_out_15_ <> simon_out[15]
global.bp.work.constants.sp_simon_out_14_ <> simon_out[14]
global.bp.work.constants.sp_simon_out_13_ <> simon_out[13]
global.bp.work.constants.sp_simon_out_12_ <> simon_out[12]
global.bp.work.constants.sp_simon_out_11_ <> simon_out[11]
global.bp.work.constants.sp_simon_out_10_ <> simon_out[10]
global.bp.work.constants.sp_simon_out_9_ <> simon_out[9]
global.bp.work.constants.sp_simon_out_8_ <> simon_out[8]
global.bp.work.constants.sp_simon_out_7_ <> simon_out[7]
global.bp.work.constants.sp_simon_out_6_ <> simon_out[6]
global.bp.work.constants.sp_simon_out_5_ <> simon_out[5]
global.bp.work.constants.sp_simon_out_4_ <> simon_out[4]
global.bp.work.constants.sp_simon_out_3_ <> simon_out[3]
global.bp.work.constants.sp_simon_out_2_ <> simon_out[2]
global.bp.work.constants.sp_simon_out_1_ <> simon_out[1]
global.bp.work.constants.sp_simon_out_0_ <> simon_out[0]


|top_level|simon_top:U_SIMON_top|simon:U_SIMON
clk => reg:U_REG_regx.clk
clk => reg:U_REG_regy.clk
clk => reg:U_REG_regk.clk
rst => reg:U_REG_regx.rst
rst => reg:U_REG_regy.rst
rst => reg:U_REG_regk.rst
key_in[0] => Mux15.IN8
key_in[0] => reg:U_REG_regk.input[0]
key_in[0] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[0]
key_in[1] => Mux14.IN8
key_in[1] => reg:U_REG_regk.input[1]
key_in[1] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[1]
key_in[2] => Mux13.IN8
key_in[2] => reg:U_REG_regk.input[2]
key_in[2] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[2]
key_in[3] => Mux12.IN8
key_in[3] => reg:U_REG_regk.input[3]
key_in[3] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[3]
key_in[4] => Mux11.IN8
key_in[4] => reg:U_REG_regk.input[4]
key_in[4] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[4]
key_in[5] => Mux10.IN8
key_in[5] => reg:U_REG_regk.input[5]
key_in[5] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[5]
key_in[6] => Mux9.IN8
key_in[6] => reg:U_REG_regk.input[6]
key_in[6] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[6]
key_in[7] => Mux8.IN8
key_in[7] => reg:U_REG_regk.input[7]
key_in[7] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[7]
key_in[8] => Mux7.IN8
key_in[8] => reg:U_REG_regk.input[8]
key_in[8] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[8]
key_in[9] => Mux6.IN8
key_in[9] => reg:U_REG_regk.input[9]
key_in[9] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[9]
key_in[10] => Mux5.IN8
key_in[10] => reg:U_REG_regk.input[10]
key_in[10] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[10]
key_in[11] => Mux4.IN8
key_in[11] => reg:U_REG_regk.input[11]
key_in[11] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[11]
key_in[12] => Mux3.IN8
key_in[12] => reg:U_REG_regk.input[12]
key_in[12] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[12]
key_in[13] => Mux2.IN8
key_in[13] => reg:U_REG_regk.input[13]
key_in[13] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[13]
key_in[14] => Mux1.IN8
key_in[14] => reg:U_REG_regk.input[14]
key_in[14] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[14]
key_in[15] => Mux0.IN8
key_in[15] => reg:U_REG_regk.input[15]
key_in[15] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[15]
key_in[16] => Mux15.IN9
key_in[16] => reg:U_REG_regk.input[16]
key_in[16] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[16]
key_in[16] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[0]
key_in[17] => Mux14.IN9
key_in[17] => reg:U_REG_regk.input[17]
key_in[17] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[17]
key_in[17] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[1]
key_in[18] => Mux13.IN9
key_in[18] => reg:U_REG_regk.input[18]
key_in[18] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[18]
key_in[18] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[2]
key_in[19] => Mux12.IN9
key_in[19] => reg:U_REG_regk.input[19]
key_in[19] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[19]
key_in[19] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[3]
key_in[20] => Mux11.IN9
key_in[20] => reg:U_REG_regk.input[20]
key_in[20] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[20]
key_in[20] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[4]
key_in[21] => Mux10.IN9
key_in[21] => reg:U_REG_regk.input[21]
key_in[21] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[21]
key_in[21] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[5]
key_in[22] => Mux9.IN9
key_in[22] => reg:U_REG_regk.input[22]
key_in[22] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[22]
key_in[22] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[6]
key_in[23] => Mux8.IN9
key_in[23] => reg:U_REG_regk.input[23]
key_in[23] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[23]
key_in[23] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[7]
key_in[24] => Mux7.IN9
key_in[24] => reg:U_REG_regk.input[24]
key_in[24] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[24]
key_in[24] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[8]
key_in[25] => Mux6.IN9
key_in[25] => reg:U_REG_regk.input[25]
key_in[25] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[25]
key_in[25] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[9]
key_in[26] => Mux5.IN9
key_in[26] => reg:U_REG_regk.input[26]
key_in[26] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[26]
key_in[26] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[10]
key_in[27] => Mux4.IN9
key_in[27] => reg:U_REG_regk.input[27]
key_in[27] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[27]
key_in[27] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[11]
key_in[28] => Mux3.IN9
key_in[28] => reg:U_REG_regk.input[28]
key_in[28] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[28]
key_in[28] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[12]
key_in[29] => Mux2.IN9
key_in[29] => reg:U_REG_regk.input[29]
key_in[29] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[29]
key_in[29] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[13]
key_in[30] => Mux1.IN9
key_in[30] => reg:U_REG_regk.input[30]
key_in[30] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[30]
key_in[30] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[14]
key_in[31] => Mux0.IN9
key_in[31] => reg:U_REG_regk.input[31]
key_in[31] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[31]
key_in[31] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[15]
key_in[32] => Mux15.IN10
key_in[32] => reg:U_REG_regk.input[32]
key_in[32] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[32]
key_in[32] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[16]
key_in[32] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[0]
key_in[33] => Mux14.IN10
key_in[33] => reg:U_REG_regk.input[33]
key_in[33] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[33]
key_in[33] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[17]
key_in[33] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[1]
key_in[34] => Mux13.IN10
key_in[34] => reg:U_REG_regk.input[34]
key_in[34] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[34]
key_in[34] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[18]
key_in[34] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[2]
key_in[35] => Mux12.IN10
key_in[35] => reg:U_REG_regk.input[35]
key_in[35] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[35]
key_in[35] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[19]
key_in[35] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[3]
key_in[36] => Mux11.IN10
key_in[36] => reg:U_REG_regk.input[36]
key_in[36] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[36]
key_in[36] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[20]
key_in[36] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[4]
key_in[37] => Mux10.IN10
key_in[37] => reg:U_REG_regk.input[37]
key_in[37] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[37]
key_in[37] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[21]
key_in[37] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[5]
key_in[38] => Mux9.IN10
key_in[38] => reg:U_REG_regk.input[38]
key_in[38] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[38]
key_in[38] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[22]
key_in[38] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[6]
key_in[39] => Mux8.IN10
key_in[39] => reg:U_REG_regk.input[39]
key_in[39] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[39]
key_in[39] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[23]
key_in[39] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[7]
key_in[40] => Mux7.IN10
key_in[40] => reg:U_REG_regk.input[40]
key_in[40] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[40]
key_in[40] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[24]
key_in[40] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[8]
key_in[41] => Mux6.IN10
key_in[41] => reg:U_REG_regk.input[41]
key_in[41] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[41]
key_in[41] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[25]
key_in[41] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[9]
key_in[42] => Mux5.IN10
key_in[42] => reg:U_REG_regk.input[42]
key_in[42] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[42]
key_in[42] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[26]
key_in[42] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[10]
key_in[43] => Mux4.IN10
key_in[43] => reg:U_REG_regk.input[43]
key_in[43] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[43]
key_in[43] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[27]
key_in[43] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[11]
key_in[44] => Mux3.IN10
key_in[44] => reg:U_REG_regk.input[44]
key_in[44] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[44]
key_in[44] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[28]
key_in[44] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[12]
key_in[45] => Mux2.IN10
key_in[45] => reg:U_REG_regk.input[45]
key_in[45] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[45]
key_in[45] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[29]
key_in[45] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[13]
key_in[46] => Mux1.IN10
key_in[46] => reg:U_REG_regk.input[46]
key_in[46] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[46]
key_in[46] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[30]
key_in[46] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[14]
key_in[47] => Mux0.IN10
key_in[47] => reg:U_REG_regk.input[47]
key_in[47] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[47]
key_in[47] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[31]
key_in[47] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[15]
key_in[48] => Mux15.IN11
key_in[48] => reg:U_REG_regk.input[48]
key_in[48] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[48]
key_in[48] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[32]
key_in[48] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[16]
key_in[48] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[0]
key_in[49] => Mux14.IN11
key_in[49] => reg:U_REG_regk.input[49]
key_in[49] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[49]
key_in[49] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[33]
key_in[49] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[17]
key_in[49] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[1]
key_in[50] => Mux13.IN11
key_in[50] => reg:U_REG_regk.input[50]
key_in[50] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[50]
key_in[50] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[34]
key_in[50] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[18]
key_in[50] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[2]
key_in[51] => Mux12.IN11
key_in[51] => reg:U_REG_regk.input[51]
key_in[51] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[51]
key_in[51] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[35]
key_in[51] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[19]
key_in[51] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[3]
key_in[52] => Mux11.IN11
key_in[52] => reg:U_REG_regk.input[52]
key_in[52] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[52]
key_in[52] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[36]
key_in[52] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[20]
key_in[52] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[4]
key_in[53] => Mux10.IN11
key_in[53] => reg:U_REG_regk.input[53]
key_in[53] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[53]
key_in[53] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[37]
key_in[53] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[21]
key_in[53] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[5]
key_in[54] => Mux9.IN11
key_in[54] => reg:U_REG_regk.input[54]
key_in[54] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[54]
key_in[54] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[38]
key_in[54] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[22]
key_in[54] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[6]
key_in[55] => Mux8.IN11
key_in[55] => reg:U_REG_regk.input[55]
key_in[55] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[55]
key_in[55] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[39]
key_in[55] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[23]
key_in[55] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[7]
key_in[56] => Mux7.IN11
key_in[56] => reg:U_REG_regk.input[56]
key_in[56] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[56]
key_in[56] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[40]
key_in[56] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[24]
key_in[56] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[8]
key_in[57] => Mux6.IN11
key_in[57] => reg:U_REG_regk.input[57]
key_in[57] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[57]
key_in[57] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[41]
key_in[57] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[25]
key_in[57] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[9]
key_in[58] => Mux5.IN11
key_in[58] => reg:U_REG_regk.input[58]
key_in[58] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[58]
key_in[58] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[42]
key_in[58] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[26]
key_in[58] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[10]
key_in[59] => Mux4.IN11
key_in[59] => reg:U_REG_regk.input[59]
key_in[59] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[59]
key_in[59] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[43]
key_in[59] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[27]
key_in[59] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[11]
key_in[60] => Mux3.IN11
key_in[60] => reg:U_REG_regk.input[60]
key_in[60] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[60]
key_in[60] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[44]
key_in[60] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[28]
key_in[60] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[12]
key_in[61] => Mux2.IN11
key_in[61] => reg:U_REG_regk.input[61]
key_in[61] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[61]
key_in[61] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[45]
key_in[61] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[29]
key_in[61] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[13]
key_in[62] => Mux1.IN11
key_in[62] => reg:U_REG_regk.input[62]
key_in[62] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[62]
key_in[62] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[46]
key_in[62] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[30]
key_in[62] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[14]
key_in[63] => Mux0.IN11
key_in[63] => reg:U_REG_regk.input[63]
key_in[63] => key_expansion:GEN_ROUND_KEYS:4:U_REG_keyexpand.key_in[63]
key_in[63] => key_expansion:GEN_ROUND_KEYS:5:U_REG_keyexpand.key_in[47]
key_in[63] => key_expansion:GEN_ROUND_KEYS:6:U_REG_keyexpand.key_in[31]
key_in[63] => key_expansion:GEN_ROUND_KEYS:7:U_REG_keyexpand.key_in[15]
input[0] => mux4to1:U_MUX_x.w2[0]
input[0] => mux4to1:U_MUX_y.w2[0]
input[1] => mux4to1:U_MUX_x.w2[1]
input[1] => mux4to1:U_MUX_y.w2[1]
input[2] => mux4to1:U_MUX_x.w2[2]
input[2] => mux4to1:U_MUX_y.w2[2]
input[3] => mux4to1:U_MUX_x.w2[3]
input[3] => mux4to1:U_MUX_y.w2[3]
input[4] => mux4to1:U_MUX_x.w2[4]
input[4] => mux4to1:U_MUX_y.w2[4]
input[5] => mux4to1:U_MUX_x.w2[5]
input[5] => mux4to1:U_MUX_y.w2[5]
input[6] => mux4to1:U_MUX_x.w2[6]
input[6] => mux4to1:U_MUX_y.w2[6]
input[7] => mux4to1:U_MUX_x.w2[7]
input[7] => mux4to1:U_MUX_y.w2[7]
input[8] => mux4to1:U_MUX_x.w2[8]
input[8] => mux4to1:U_MUX_y.w2[8]
input[9] => mux4to1:U_MUX_x.w2[9]
input[9] => mux4to1:U_MUX_y.w2[9]
input[10] => mux4to1:U_MUX_x.w2[10]
input[10] => mux4to1:U_MUX_y.w2[10]
input[11] => mux4to1:U_MUX_x.w2[11]
input[11] => mux4to1:U_MUX_y.w2[11]
input[12] => mux4to1:U_MUX_x.w2[12]
input[12] => mux4to1:U_MUX_y.w2[12]
input[13] => mux4to1:U_MUX_x.w2[13]
input[13] => mux4to1:U_MUX_y.w2[13]
input[14] => mux4to1:U_MUX_x.w2[14]
input[14] => mux4to1:U_MUX_y.w2[14]
input[15] => mux4to1:U_MUX_x.w2[15]
input[15] => mux4to1:U_MUX_y.w2[15]
input[16] => mux4to1:U_MUX_x.w3[0]
input[16] => mux4to1:U_MUX_y.w3[0]
input[17] => mux4to1:U_MUX_x.w3[1]
input[17] => mux4to1:U_MUX_y.w3[1]
input[18] => mux4to1:U_MUX_x.w3[2]
input[18] => mux4to1:U_MUX_y.w3[2]
input[19] => mux4to1:U_MUX_x.w3[3]
input[19] => mux4to1:U_MUX_y.w3[3]
input[20] => mux4to1:U_MUX_x.w3[4]
input[20] => mux4to1:U_MUX_y.w3[4]
input[21] => mux4to1:U_MUX_x.w3[5]
input[21] => mux4to1:U_MUX_y.w3[5]
input[22] => mux4to1:U_MUX_x.w3[6]
input[22] => mux4to1:U_MUX_y.w3[6]
input[23] => mux4to1:U_MUX_x.w3[7]
input[23] => mux4to1:U_MUX_y.w3[7]
input[24] => mux4to1:U_MUX_x.w3[8]
input[24] => mux4to1:U_MUX_y.w3[8]
input[25] => mux4to1:U_MUX_x.w3[9]
input[25] => mux4to1:U_MUX_y.w3[9]
input[26] => mux4to1:U_MUX_x.w3[10]
input[26] => mux4to1:U_MUX_y.w3[10]
input[27] => mux4to1:U_MUX_x.w3[11]
input[27] => mux4to1:U_MUX_y.w3[11]
input[28] => mux4to1:U_MUX_x.w3[12]
input[28] => mux4to1:U_MUX_y.w3[12]
input[29] => mux4to1:U_MUX_x.w3[13]
input[29] => mux4to1:U_MUX_y.w3[13]
input[30] => mux4to1:U_MUX_x.w3[14]
input[30] => mux4to1:U_MUX_y.w3[14]
input[31] => mux4to1:U_MUX_x.w3[15]
input[31] => mux4to1:U_MUX_y.w3[15]
round_count[0] => Mux0.IN7
round_count[0] => Mux1.IN7
round_count[0] => Mux2.IN7
round_count[0] => Mux3.IN7
round_count[0] => Mux4.IN7
round_count[0] => Mux5.IN7
round_count[0] => Mux6.IN7
round_count[0] => Mux7.IN7
round_count[0] => Mux8.IN7
round_count[0] => Mux9.IN7
round_count[0] => Mux10.IN7
round_count[0] => Mux11.IN7
round_count[0] => Mux12.IN7
round_count[0] => Mux13.IN7
round_count[0] => Mux14.IN7
round_count[0] => Mux15.IN7
round_count[1] => Mux0.IN6
round_count[1] => Mux1.IN6
round_count[1] => Mux2.IN6
round_count[1] => Mux3.IN6
round_count[1] => Mux4.IN6
round_count[1] => Mux5.IN6
round_count[1] => Mux6.IN6
round_count[1] => Mux7.IN6
round_count[1] => Mux8.IN6
round_count[1] => Mux9.IN6
round_count[1] => Mux10.IN6
round_count[1] => Mux11.IN6
round_count[1] => Mux12.IN6
round_count[1] => Mux13.IN6
round_count[1] => Mux14.IN6
round_count[1] => Mux15.IN6
round_count[2] => Mux0.IN5
round_count[2] => Mux1.IN5
round_count[2] => Mux2.IN5
round_count[2] => Mux3.IN5
round_count[2] => Mux4.IN5
round_count[2] => Mux5.IN5
round_count[2] => Mux6.IN5
round_count[2] => Mux7.IN5
round_count[2] => Mux8.IN5
round_count[2] => Mux9.IN5
round_count[2] => Mux10.IN5
round_count[2] => Mux11.IN5
round_count[2] => Mux12.IN5
round_count[2] => Mux13.IN5
round_count[2] => Mux14.IN5
round_count[2] => Mux15.IN5
round_count[3] => Mux0.IN4
round_count[3] => Mux1.IN4
round_count[3] => Mux2.IN4
round_count[3] => Mux3.IN4
round_count[3] => Mux4.IN4
round_count[3] => Mux5.IN4
round_count[3] => Mux6.IN4
round_count[3] => Mux7.IN4
round_count[3] => Mux8.IN4
round_count[3] => Mux9.IN4
round_count[3] => Mux10.IN4
round_count[3] => Mux11.IN4
round_count[3] => Mux12.IN4
round_count[3] => Mux13.IN4
round_count[3] => Mux14.IN4
round_count[3] => Mux15.IN4
round_count[4] => ~NO_FANOUT~
mux_x_sel[0] => mux4to1:U_MUX_x.s[0]
mux_x_sel[1] => mux4to1:U_MUX_x.s[1]
mux_y_sel[0] => mux4to1:U_MUX_y.s[0]
mux_y_sel[1] => mux4to1:U_MUX_y.s[1]
ff_key_en => reg:U_REG_regk.load
ff_x_en => reg:U_REG_regx.load
ff_y_en => reg:U_REG_regy.load
output[0] <= reg:U_REG_regy.output[0]
output[1] <= reg:U_REG_regy.output[1]
output[2] <= reg:U_REG_regy.output[2]
output[3] <= reg:U_REG_regy.output[3]
output[4] <= reg:U_REG_regy.output[4]
output[5] <= reg:U_REG_regy.output[5]
output[6] <= reg:U_REG_regy.output[6]
output[7] <= reg:U_REG_regy.output[7]
output[8] <= reg:U_REG_regy.output[8]
output[9] <= reg:U_REG_regy.output[9]
output[10] <= reg:U_REG_regy.output[10]
output[11] <= reg:U_REG_regy.output[11]
output[12] <= reg:U_REG_regy.output[12]
output[13] <= reg:U_REG_regy.output[13]
output[14] <= reg:U_REG_regy.output[14]
output[15] <= reg:U_REG_regy.output[15]
output[16] <= reg:U_REG_regx.output[0]
output[17] <= reg:U_REG_regx.output[1]
output[18] <= reg:U_REG_regx.output[2]
output[19] <= reg:U_REG_regx.output[3]
output[20] <= reg:U_REG_regx.output[4]
output[21] <= reg:U_REG_regx.output[5]
output[22] <= reg:U_REG_regx.output[6]
output[23] <= reg:U_REG_regx.output[7]
output[24] <= reg:U_REG_regx.output[8]
output[25] <= reg:U_REG_regx.output[9]
output[26] <= reg:U_REG_regx.output[10]
output[27] <= reg:U_REG_regx.output[11]
output[28] <= reg:U_REG_regx.output[12]
output[29] <= reg:U_REG_regx.output[13]
output[30] <= reg:U_REG_regx.output[14]
output[31] <= reg:U_REG_regx.output[15]


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:4:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:5:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:6:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:7:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:8:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:9:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:10:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|key_expansion:\GEN_ROUND_KEYS:11:U_REG_keyexpand
key_in[0] => temp.IN1
key_in[1] => temp.IN1
key_in[2] => temp.IN1
key_in[3] => temp.IN1
key_in[4] => temp.IN1
key_in[5] => temp.IN1
key_in[6] => temp.IN1
key_in[7] => temp.IN1
key_in[8] => temp.IN1
key_in[9] => temp.IN1
key_in[10] => temp.IN1
key_in[11] => temp.IN1
key_in[12] => temp.IN1
key_in[13] => temp.IN1
key_in[14] => temp.IN1
key_in[15] => temp.IN1
key_in[16] => rotright1[15].IN0
key_in[17] => rotright1[0].IN0
key_in[18] => rotright1[1].IN0
key_in[19] => rotright1[2].IN0
key_in[20] => rotright1[3].IN0
key_in[21] => rotright1[4].IN0
key_in[22] => rotright1[5].IN0
key_in[23] => rotright1[6].IN0
key_in[24] => rotright1[7].IN0
key_in[25] => rotright1[8].IN0
key_in[26] => rotright1[9].IN0
key_in[27] => rotright1[10].IN0
key_in[28] => rotright1[11].IN0
key_in[29] => rotright1[12].IN0
key_in[30] => rotright1[13].IN0
key_in[31] => rotright1[14].IN0
key_in[32] => ~NO_FANOUT~
key_in[33] => ~NO_FANOUT~
key_in[34] => ~NO_FANOUT~
key_in[35] => ~NO_FANOUT~
key_in[36] => ~NO_FANOUT~
key_in[37] => ~NO_FANOUT~
key_in[38] => ~NO_FANOUT~
key_in[39] => ~NO_FANOUT~
key_in[40] => ~NO_FANOUT~
key_in[41] => ~NO_FANOUT~
key_in[42] => ~NO_FANOUT~
key_in[43] => ~NO_FANOUT~
key_in[44] => ~NO_FANOUT~
key_in[45] => ~NO_FANOUT~
key_in[46] => ~NO_FANOUT~
key_in[47] => ~NO_FANOUT~
key_in[48] => rotright1[12].IN1
key_in[49] => rotright1[13].IN1
key_in[50] => rotright1[14].IN1
key_in[51] => rotright1[15].IN1
key_in[52] => rotright1[0].IN1
key_in[53] => rotright1[1].IN1
key_in[54] => rotright1[2].IN1
key_in[55] => rotright1[3].IN1
key_in[56] => rotright1[4].IN1
key_in[57] => rotright1[5].IN1
key_in[58] => rotright1[6].IN1
key_in[59] => rotright1[7].IN1
key_in[60] => rotright1[8].IN1
key_in[61] => rotright1[9].IN1
key_in[62] => rotright1[10].IN1
key_in[63] => rotright1[11].IN1
round_count[0] => Mod0.IN10
round_count[1] => Mod0.IN9
round_count[2] => Add0.IN6
round_count[3] => Add0.IN5
round_count[4] => Add0.IN4
key_out[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
key_out[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_x
w0[0] => Mux15.IN0
w0[1] => Mux14.IN0
w0[2] => Mux13.IN0
w0[3] => Mux12.IN0
w0[4] => Mux11.IN0
w0[5] => Mux10.IN0
w0[6] => Mux9.IN0
w0[7] => Mux8.IN0
w0[8] => Mux7.IN0
w0[9] => Mux6.IN0
w0[10] => Mux5.IN0
w0[11] => Mux4.IN0
w0[12] => Mux3.IN0
w0[13] => Mux2.IN0
w0[14] => Mux1.IN0
w0[15] => Mux0.IN0
w1[0] => Mux15.IN1
w1[1] => Mux14.IN1
w1[2] => Mux13.IN1
w1[3] => Mux12.IN1
w1[4] => Mux11.IN1
w1[5] => Mux10.IN1
w1[6] => Mux9.IN1
w1[7] => Mux8.IN1
w1[8] => Mux7.IN1
w1[9] => Mux6.IN1
w1[10] => Mux5.IN1
w1[11] => Mux4.IN1
w1[12] => Mux3.IN1
w1[13] => Mux2.IN1
w1[14] => Mux1.IN1
w1[15] => Mux0.IN1
w2[0] => Mux15.IN2
w2[1] => Mux14.IN2
w2[2] => Mux13.IN2
w2[3] => Mux12.IN2
w2[4] => Mux11.IN2
w2[5] => Mux10.IN2
w2[6] => Mux9.IN2
w2[7] => Mux8.IN2
w2[8] => Mux7.IN2
w2[9] => Mux6.IN2
w2[10] => Mux5.IN2
w2[11] => Mux4.IN2
w2[12] => Mux3.IN2
w2[13] => Mux2.IN2
w2[14] => Mux1.IN2
w2[15] => Mux0.IN2
w3[0] => Mux15.IN3
w3[1] => Mux14.IN3
w3[2] => Mux13.IN3
w3[3] => Mux12.IN3
w3[4] => Mux11.IN3
w3[5] => Mux10.IN3
w3[6] => Mux9.IN3
w3[7] => Mux8.IN3
w3[8] => Mux7.IN3
w3[9] => Mux6.IN3
w3[10] => Mux5.IN3
w3[11] => Mux4.IN3
w3[12] => Mux3.IN3
w3[13] => Mux2.IN3
w3[14] => Mux1.IN3
w3[15] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|mux4to1:U_MUX_y
w0[0] => Mux15.IN0
w0[1] => Mux14.IN0
w0[2] => Mux13.IN0
w0[3] => Mux12.IN0
w0[4] => Mux11.IN0
w0[5] => Mux10.IN0
w0[6] => Mux9.IN0
w0[7] => Mux8.IN0
w0[8] => Mux7.IN0
w0[9] => Mux6.IN0
w0[10] => Mux5.IN0
w0[11] => Mux4.IN0
w0[12] => Mux3.IN0
w0[13] => Mux2.IN0
w0[14] => Mux1.IN0
w0[15] => Mux0.IN0
w1[0] => Mux15.IN1
w1[1] => Mux14.IN1
w1[2] => Mux13.IN1
w1[3] => Mux12.IN1
w1[4] => Mux11.IN1
w1[5] => Mux10.IN1
w1[6] => Mux9.IN1
w1[7] => Mux8.IN1
w1[8] => Mux7.IN1
w1[9] => Mux6.IN1
w1[10] => Mux5.IN1
w1[11] => Mux4.IN1
w1[12] => Mux3.IN1
w1[13] => Mux2.IN1
w1[14] => Mux1.IN1
w1[15] => Mux0.IN1
w2[0] => Mux15.IN2
w2[1] => Mux14.IN2
w2[2] => Mux13.IN2
w2[3] => Mux12.IN2
w2[4] => Mux11.IN2
w2[5] => Mux10.IN2
w2[6] => Mux9.IN2
w2[7] => Mux8.IN2
w2[8] => Mux7.IN2
w2[9] => Mux6.IN2
w2[10] => Mux5.IN2
w2[11] => Mux4.IN2
w2[12] => Mux3.IN2
w2[13] => Mux2.IN2
w2[14] => Mux1.IN2
w2[15] => Mux0.IN2
w3[0] => Mux15.IN3
w3[1] => Mux14.IN3
w3[2] => Mux13.IN3
w3[3] => Mux12.IN3
w3[4] => Mux11.IN3
w3[5] => Mux10.IN3
w3[6] => Mux9.IN3
w3[7] => Mux8.IN3
w3[8] => Mux7.IN3
w3[9] => Mux6.IN3
w3[10] => Mux5.IN3
w3[11] => Mux4.IN3
w3[12] => Mux3.IN3
w3[13] => Mux2.IN3
w3[14] => Mux1.IN3
w3[15] => Mux0.IN3
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[0] => Mux4.IN5
s[0] => Mux5.IN5
s[0] => Mux6.IN5
s[0] => Mux7.IN5
s[0] => Mux8.IN5
s[0] => Mux9.IN5
s[0] => Mux10.IN5
s[0] => Mux11.IN5
s[0] => Mux12.IN5
s[0] => Mux13.IN5
s[0] => Mux14.IN5
s[0] => Mux15.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4
s[1] => Mux4.IN4
s[1] => Mux5.IN4
s[1] => Mux6.IN4
s[1] => Mux7.IN4
s[1] => Mux8.IN4
s[1] => Mux9.IN4
s[1] => Mux10.IN4
s[1] => Mux11.IN4
s[1] => Mux12.IN4
s[1] => Mux13.IN4
s[1] => Mux14.IN4
s[1] => Mux15.IN4
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regx
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
rst => output[8]~reg0.ACLR
rst => output[9]~reg0.ACLR
rst => output[10]~reg0.ACLR
rst => output[11]~reg0.ACLR
rst => output[12]~reg0.ACLR
rst => output[13]~reg0.ACLR
rst => output[14]~reg0.ACLR
rst => output[15]~reg0.ACLR
load => output[15]~reg0.ENA
load => output[14]~reg0.ENA
load => output[13]~reg0.ENA
load => output[12]~reg0.ENA
load => output[11]~reg0.ENA
load => output[10]~reg0.ENA
load => output[9]~reg0.ENA
load => output[8]~reg0.ENA
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regy
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
rst => output[8]~reg0.ACLR
rst => output[9]~reg0.ACLR
rst => output[10]~reg0.ACLR
rst => output[11]~reg0.ACLR
rst => output[12]~reg0.ACLR
rst => output[13]~reg0.ACLR
rst => output[14]~reg0.ACLR
rst => output[15]~reg0.ACLR
load => output[15]~reg0.ENA
load => output[14]~reg0.ENA
load => output[13]~reg0.ENA
load => output[12]~reg0.ENA
load => output[11]~reg0.ENA
load => output[10]~reg0.ENA
load => output[9]~reg0.ENA
load => output[8]~reg0.ENA
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|reg:U_REG_regk
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clk => output[32]~reg0.CLK
clk => output[33]~reg0.CLK
clk => output[34]~reg0.CLK
clk => output[35]~reg0.CLK
clk => output[36]~reg0.CLK
clk => output[37]~reg0.CLK
clk => output[38]~reg0.CLK
clk => output[39]~reg0.CLK
clk => output[40]~reg0.CLK
clk => output[41]~reg0.CLK
clk => output[42]~reg0.CLK
clk => output[43]~reg0.CLK
clk => output[44]~reg0.CLK
clk => output[45]~reg0.CLK
clk => output[46]~reg0.CLK
clk => output[47]~reg0.CLK
clk => output[48]~reg0.CLK
clk => output[49]~reg0.CLK
clk => output[50]~reg0.CLK
clk => output[51]~reg0.CLK
clk => output[52]~reg0.CLK
clk => output[53]~reg0.CLK
clk => output[54]~reg0.CLK
clk => output[55]~reg0.CLK
clk => output[56]~reg0.CLK
clk => output[57]~reg0.CLK
clk => output[58]~reg0.CLK
clk => output[59]~reg0.CLK
clk => output[60]~reg0.CLK
clk => output[61]~reg0.CLK
clk => output[62]~reg0.CLK
clk => output[63]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
rst => output[8]~reg0.ACLR
rst => output[9]~reg0.ACLR
rst => output[10]~reg0.ACLR
rst => output[11]~reg0.ACLR
rst => output[12]~reg0.ACLR
rst => output[13]~reg0.ACLR
rst => output[14]~reg0.ACLR
rst => output[15]~reg0.ACLR
rst => output[16]~reg0.ACLR
rst => output[17]~reg0.ACLR
rst => output[18]~reg0.ACLR
rst => output[19]~reg0.ACLR
rst => output[20]~reg0.ACLR
rst => output[21]~reg0.ACLR
rst => output[22]~reg0.ACLR
rst => output[23]~reg0.ACLR
rst => output[24]~reg0.ACLR
rst => output[25]~reg0.ACLR
rst => output[26]~reg0.ACLR
rst => output[27]~reg0.ACLR
rst => output[28]~reg0.ACLR
rst => output[29]~reg0.ACLR
rst => output[30]~reg0.ACLR
rst => output[31]~reg0.ACLR
rst => output[32]~reg0.ACLR
rst => output[33]~reg0.ACLR
rst => output[34]~reg0.ACLR
rst => output[35]~reg0.ACLR
rst => output[36]~reg0.ACLR
rst => output[37]~reg0.ACLR
rst => output[38]~reg0.ACLR
rst => output[39]~reg0.ACLR
rst => output[40]~reg0.ACLR
rst => output[41]~reg0.ACLR
rst => output[42]~reg0.ACLR
rst => output[43]~reg0.ACLR
rst => output[44]~reg0.ACLR
rst => output[45]~reg0.ACLR
rst => output[46]~reg0.ACLR
rst => output[47]~reg0.ACLR
rst => output[48]~reg0.ACLR
rst => output[49]~reg0.ACLR
rst => output[50]~reg0.ACLR
rst => output[51]~reg0.ACLR
rst => output[52]~reg0.ACLR
rst => output[53]~reg0.ACLR
rst => output[54]~reg0.ACLR
rst => output[55]~reg0.ACLR
rst => output[56]~reg0.ACLR
rst => output[57]~reg0.ACLR
rst => output[58]~reg0.ACLR
rst => output[59]~reg0.ACLR
rst => output[60]~reg0.ACLR
rst => output[61]~reg0.ACLR
rst => output[62]~reg0.ACLR
rst => output[63]~reg0.ACLR
load => output[63]~reg0.ENA
load => output[62]~reg0.ENA
load => output[61]~reg0.ENA
load => output[60]~reg0.ENA
load => output[59]~reg0.ENA
load => output[58]~reg0.ENA
load => output[57]~reg0.ENA
load => output[56]~reg0.ENA
load => output[55]~reg0.ENA
load => output[54]~reg0.ENA
load => output[53]~reg0.ENA
load => output[52]~reg0.ENA
load => output[51]~reg0.ENA
load => output[50]~reg0.ENA
load => output[49]~reg0.ENA
load => output[48]~reg0.ENA
load => output[47]~reg0.ENA
load => output[46]~reg0.ENA
load => output[45]~reg0.ENA
load => output[44]~reg0.ENA
load => output[43]~reg0.ENA
load => output[42]~reg0.ENA
load => output[41]~reg0.ENA
load => output[40]~reg0.ENA
load => output[39]~reg0.ENA
load => output[38]~reg0.ENA
load => output[37]~reg0.ENA
load => output[36]~reg0.ENA
load => output[35]~reg0.ENA
load => output[34]~reg0.ENA
load => output[33]~reg0.ENA
load => output[32]~reg0.ENA
load => output[31]~reg0.ENA
load => output[30]~reg0.ENA
load => output[29]~reg0.ENA
load => output[28]~reg0.ENA
load => output[27]~reg0.ENA
load => output[26]~reg0.ENA
load => output[25]~reg0.ENA
load => output[24]~reg0.ENA
load => output[23]~reg0.ENA
load => output[22]~reg0.ENA
load => output[21]~reg0.ENA
load => output[20]~reg0.ENA
load => output[19]~reg0.ENA
load => output[18]~reg0.ENA
load => output[17]~reg0.ENA
load => output[16]~reg0.ENA
load => output[15]~reg0.ENA
load => output[14]~reg0.ENA
load => output[13]~reg0.ENA
load => output[12]~reg0.ENA
load => output[11]~reg0.ENA
load => output[10]~reg0.ENA
load => output[9]~reg0.ENA
load => output[8]~reg0.ENA
load => output[7]~reg0.ENA
load => output[6]~reg0.ENA
load => output[5]~reg0.ENA
load => output[4]~reg0.ENA
load => output[3]~reg0.ENA
load => output[2]~reg0.ENA
load => output[1]~reg0.ENA
load => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
input[8] => output[8]~reg0.DATAIN
input[9] => output[9]~reg0.DATAIN
input[10] => output[10]~reg0.DATAIN
input[11] => output[11]~reg0.DATAIN
input[12] => output[12]~reg0.DATAIN
input[13] => output[13]~reg0.DATAIN
input[14] => output[14]~reg0.DATAIN
input[15] => output[15]~reg0.DATAIN
input[16] => output[16]~reg0.DATAIN
input[17] => output[17]~reg0.DATAIN
input[18] => output[18]~reg0.DATAIN
input[19] => output[19]~reg0.DATAIN
input[20] => output[20]~reg0.DATAIN
input[21] => output[21]~reg0.DATAIN
input[22] => output[22]~reg0.DATAIN
input[23] => output[23]~reg0.DATAIN
input[24] => output[24]~reg0.DATAIN
input[25] => output[25]~reg0.DATAIN
input[26] => output[26]~reg0.DATAIN
input[27] => output[27]~reg0.DATAIN
input[28] => output[28]~reg0.DATAIN
input[29] => output[29]~reg0.DATAIN
input[30] => output[30]~reg0.DATAIN
input[31] => output[31]~reg0.DATAIN
input[32] => output[32]~reg0.DATAIN
input[33] => output[33]~reg0.DATAIN
input[34] => output[34]~reg0.DATAIN
input[35] => output[35]~reg0.DATAIN
input[36] => output[36]~reg0.DATAIN
input[37] => output[37]~reg0.DATAIN
input[38] => output[38]~reg0.DATAIN
input[39] => output[39]~reg0.DATAIN
input[40] => output[40]~reg0.DATAIN
input[41] => output[41]~reg0.DATAIN
input[42] => output[42]~reg0.DATAIN
input[43] => output[43]~reg0.DATAIN
input[44] => output[44]~reg0.DATAIN
input[45] => output[45]~reg0.DATAIN
input[46] => output[46]~reg0.DATAIN
input[47] => output[47]~reg0.DATAIN
input[48] => output[48]~reg0.DATAIN
input[49] => output[49]~reg0.DATAIN
input[50] => output[50]~reg0.DATAIN
input[51] => output[51]~reg0.DATAIN
input[52] => output[52]~reg0.DATAIN
input[53] => output[53]~reg0.DATAIN
input[54] => output[54]~reg0.DATAIN
input[55] => output[55]~reg0.DATAIN
input[56] => output[56]~reg0.DATAIN
input[57] => output[57]~reg0.DATAIN
input[58] => output[58]~reg0.DATAIN
input[59] => output[59]~reg0.DATAIN
input[60] => output[60]~reg0.DATAIN
input[61] => output[61]~reg0.DATAIN
input[62] => output[62]~reg0.DATAIN
input[63] => output[63]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[32] <= output[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[33] <= output[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[34] <= output[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[35] <= output[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[36] <= output[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[37] <= output[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[38] <= output[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[39] <= output[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[40] <= output[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[41] <= output[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[42] <= output[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[43] <= output[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[44] <= output[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[45] <= output[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[46] <= output[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[47] <= output[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[48] <= output[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[49] <= output[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[50] <= output[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[51] <= output[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[52] <= output[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[53] <= output[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[54] <= output[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[55] <= output[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[56] <= output[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[57] <= output[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[58] <= output[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[59] <= output[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[60] <= output[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[61] <= output[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[62] <= output[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[63] <= output[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|simon:U_SIMON|round:U_REG_rounding
x[0] => tempx.IN0
x[0] => tempx.IN0
x[0] => tempx.IN1
x[0] => round_out[0].DATAIN
x[1] => tempx.IN0
x[1] => tempx.IN0
x[1] => tempx.IN1
x[1] => round_out[1].DATAIN
x[2] => tempx.IN0
x[2] => tempx.IN0
x[2] => tempx.IN1
x[2] => round_out[2].DATAIN
x[3] => tempx.IN0
x[3] => tempx.IN0
x[3] => tempx.IN1
x[3] => round_out[3].DATAIN
x[4] => tempx.IN0
x[4] => tempx.IN0
x[4] => tempx.IN1
x[4] => round_out[4].DATAIN
x[5] => tempx.IN0
x[5] => tempx.IN0
x[5] => tempx.IN1
x[5] => round_out[5].DATAIN
x[6] => tempx.IN0
x[6] => tempx.IN0
x[6] => tempx.IN1
x[6] => round_out[6].DATAIN
x[7] => tempx.IN1
x[7] => tempx.IN0
x[7] => tempx.IN1
x[7] => round_out[7].DATAIN
x[8] => tempx.IN0
x[8] => tempx.IN1
x[8] => tempx.IN1
x[8] => round_out[8].DATAIN
x[9] => tempx.IN1
x[9] => tempx.IN1
x[9] => tempx.IN1
x[9] => round_out[9].DATAIN
x[10] => tempx.IN1
x[10] => tempx.IN1
x[10] => tempx.IN1
x[10] => round_out[10].DATAIN
x[11] => tempx.IN1
x[11] => tempx.IN1
x[11] => tempx.IN1
x[11] => round_out[11].DATAIN
x[12] => tempx.IN1
x[12] => tempx.IN1
x[12] => tempx.IN1
x[12] => round_out[12].DATAIN
x[13] => tempx.IN1
x[13] => tempx.IN1
x[13] => tempx.IN1
x[13] => round_out[13].DATAIN
x[14] => tempx.IN1
x[14] => tempx.IN1
x[14] => tempx.IN1
x[14] => round_out[14].DATAIN
x[15] => tempx.IN1
x[15] => tempx.IN1
x[15] => tempx.IN1
x[15] => round_out[15].DATAIN
y[0] => tempx.IN1
y[1] => tempx.IN1
y[2] => tempx.IN1
y[3] => tempx.IN1
y[4] => tempx.IN1
y[5] => tempx.IN1
y[6] => tempx.IN1
y[7] => tempx.IN1
y[8] => tempx.IN1
y[9] => tempx.IN1
y[10] => tempx.IN1
y[11] => tempx.IN1
y[12] => tempx.IN1
y[13] => tempx.IN1
y[14] => tempx.IN1
y[15] => tempx.IN1
round_key[0] => tempx.IN1
round_key[1] => tempx.IN1
round_key[2] => tempx.IN1
round_key[3] => tempx.IN1
round_key[4] => tempx.IN1
round_key[5] => tempx.IN1
round_key[6] => tempx.IN1
round_key[7] => tempx.IN1
round_key[8] => tempx.IN1
round_key[9] => tempx.IN1
round_key[10] => tempx.IN1
round_key[11] => tempx.IN1
round_key[12] => tempx.IN1
round_key[13] => tempx.IN1
round_key[14] => tempx.IN1
round_key[15] => tempx.IN1
round_out[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
round_out[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
round_out[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
round_out[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
round_out[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
round_out[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
round_out[6] <= x[6].DB_MAX_OUTPUT_PORT_TYPE
round_out[7] <= x[7].DB_MAX_OUTPUT_PORT_TYPE
round_out[8] <= x[8].DB_MAX_OUTPUT_PORT_TYPE
round_out[9] <= x[9].DB_MAX_OUTPUT_PORT_TYPE
round_out[10] <= x[10].DB_MAX_OUTPUT_PORT_TYPE
round_out[11] <= x[11].DB_MAX_OUTPUT_PORT_TYPE
round_out[12] <= x[12].DB_MAX_OUTPUT_PORT_TYPE
round_out[13] <= x[13].DB_MAX_OUTPUT_PORT_TYPE
round_out[14] <= x[14].DB_MAX_OUTPUT_PORT_TYPE
round_out[15] <= x[15].DB_MAX_OUTPUT_PORT_TYPE
round_out[16] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[17] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[18] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[19] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[20] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[21] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[22] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[23] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[24] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[25] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[26] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[27] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[28] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[29] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[30] <= tempx.DB_MAX_OUTPUT_PORT_TYPE
round_out[31] <= tempx.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|controller:U_CONTL
clk => round[0].CLK
clk => round[1].CLK
clk => round[2].CLK
clk => round[3].CLK
clk => round[4].CLK
clk => state~1.DATAIN
rst => round[0].ACLR
rst => round[1].ACLR
rst => round[2].ACLR
rst => round[3].ACLR
rst => round[4].ACLR
rst => state~3.DATAIN
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
go => next_state.OUTPUTSELECT
round_count[0] <= round[0].DB_MAX_OUTPUT_PORT_TYPE
round_count[1] <= round[1].DB_MAX_OUTPUT_PORT_TYPE
round_count[2] <= round[2].DB_MAX_OUTPUT_PORT_TYPE
round_count[3] <= round[3].DB_MAX_OUTPUT_PORT_TYPE
round_count[4] <= round[4].DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
mux_x_sel[0] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mux_x_sel[1] <= mux_x_sel[1].DB_MAX_OUTPUT_PORT_TYPE
mux_y_sel[0] <= <GND>
mux_y_sel[1] <= mux_y_sel[1].DB_MAX_OUTPUT_PORT_TYPE
ff_key_en <= ff_key_en.DB_MAX_OUTPUT_PORT_TYPE
ff_x_en <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
ff_y_en <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
addr_in[0] => Equal1.IN9
addr_in[1] => Equal1.IN8
addr_in[2] => Equal1.IN7
addr_in[3] => Equal1.IN6
addr_in[4] => Equal1.IN5
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
out_ram_wren <= out_ram_wren.DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM
address[0] => altsyncram:altsyncram_component.address_a[0]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]
q[36] <= altsyncram:altsyncram_component.q_a[36]
q[37] <= altsyncram:altsyncram_component.q_a[37]
q[38] <= altsyncram:altsyncram_component.q_a[38]
q[39] <= altsyncram:altsyncram_component.q_a[39]
q[40] <= altsyncram:altsyncram_component.q_a[40]
q[41] <= altsyncram:altsyncram_component.q_a[41]
q[42] <= altsyncram:altsyncram_component.q_a[42]
q[43] <= altsyncram:altsyncram_component.q_a[43]
q[44] <= altsyncram:altsyncram_component.q_a[44]
q[45] <= altsyncram:altsyncram_component.q_a[45]
q[46] <= altsyncram:altsyncram_component.q_a[46]
q[47] <= altsyncram:altsyncram_component.q_a[47]
q[48] <= altsyncram:altsyncram_component.q_a[48]
q[49] <= altsyncram:altsyncram_component.q_a[49]
q[50] <= altsyncram:altsyncram_component.q_a[50]
q[51] <= altsyncram:altsyncram_component.q_a[51]
q[52] <= altsyncram:altsyncram_component.q_a[52]
q[53] <= altsyncram:altsyncram_component.q_a[53]
q[54] <= altsyncram:altsyncram_component.q_a[54]
q[55] <= altsyncram:altsyncram_component.q_a[55]
q[56] <= altsyncram:altsyncram_component.q_a[56]
q[57] <= altsyncram:altsyncram_component.q_a[57]
q[58] <= altsyncram:altsyncram_component.q_a[58]
q[59] <= altsyncram:altsyncram_component.q_a[59]
q[60] <= altsyncram:altsyncram_component.q_a[60]
q[61] <= altsyncram:altsyncram_component.q_a[61]
q[62] <= altsyncram:altsyncram_component.q_a[62]
q[63] <= altsyncram:altsyncram_component.q_a[63]


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hus3:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hus3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hus3:auto_generated.q_a[0]
q_a[1] <= altsyncram_hus3:auto_generated.q_a[1]
q_a[2] <= altsyncram_hus3:auto_generated.q_a[2]
q_a[3] <= altsyncram_hus3:auto_generated.q_a[3]
q_a[4] <= altsyncram_hus3:auto_generated.q_a[4]
q_a[5] <= altsyncram_hus3:auto_generated.q_a[5]
q_a[6] <= altsyncram_hus3:auto_generated.q_a[6]
q_a[7] <= altsyncram_hus3:auto_generated.q_a[7]
q_a[8] <= altsyncram_hus3:auto_generated.q_a[8]
q_a[9] <= altsyncram_hus3:auto_generated.q_a[9]
q_a[10] <= altsyncram_hus3:auto_generated.q_a[10]
q_a[11] <= altsyncram_hus3:auto_generated.q_a[11]
q_a[12] <= altsyncram_hus3:auto_generated.q_a[12]
q_a[13] <= altsyncram_hus3:auto_generated.q_a[13]
q_a[14] <= altsyncram_hus3:auto_generated.q_a[14]
q_a[15] <= altsyncram_hus3:auto_generated.q_a[15]
q_a[16] <= altsyncram_hus3:auto_generated.q_a[16]
q_a[17] <= altsyncram_hus3:auto_generated.q_a[17]
q_a[18] <= altsyncram_hus3:auto_generated.q_a[18]
q_a[19] <= altsyncram_hus3:auto_generated.q_a[19]
q_a[20] <= altsyncram_hus3:auto_generated.q_a[20]
q_a[21] <= altsyncram_hus3:auto_generated.q_a[21]
q_a[22] <= altsyncram_hus3:auto_generated.q_a[22]
q_a[23] <= altsyncram_hus3:auto_generated.q_a[23]
q_a[24] <= altsyncram_hus3:auto_generated.q_a[24]
q_a[25] <= altsyncram_hus3:auto_generated.q_a[25]
q_a[26] <= altsyncram_hus3:auto_generated.q_a[26]
q_a[27] <= altsyncram_hus3:auto_generated.q_a[27]
q_a[28] <= altsyncram_hus3:auto_generated.q_a[28]
q_a[29] <= altsyncram_hus3:auto_generated.q_a[29]
q_a[30] <= altsyncram_hus3:auto_generated.q_a[30]
q_a[31] <= altsyncram_hus3:auto_generated.q_a[31]
q_a[32] <= altsyncram_hus3:auto_generated.q_a[32]
q_a[33] <= altsyncram_hus3:auto_generated.q_a[33]
q_a[34] <= altsyncram_hus3:auto_generated.q_a[34]
q_a[35] <= altsyncram_hus3:auto_generated.q_a[35]
q_a[36] <= altsyncram_hus3:auto_generated.q_a[36]
q_a[37] <= altsyncram_hus3:auto_generated.q_a[37]
q_a[38] <= altsyncram_hus3:auto_generated.q_a[38]
q_a[39] <= altsyncram_hus3:auto_generated.q_a[39]
q_a[40] <= altsyncram_hus3:auto_generated.q_a[40]
q_a[41] <= altsyncram_hus3:auto_generated.q_a[41]
q_a[42] <= altsyncram_hus3:auto_generated.q_a[42]
q_a[43] <= altsyncram_hus3:auto_generated.q_a[43]
q_a[44] <= altsyncram_hus3:auto_generated.q_a[44]
q_a[45] <= altsyncram_hus3:auto_generated.q_a[45]
q_a[46] <= altsyncram_hus3:auto_generated.q_a[46]
q_a[47] <= altsyncram_hus3:auto_generated.q_a[47]
q_a[48] <= altsyncram_hus3:auto_generated.q_a[48]
q_a[49] <= altsyncram_hus3:auto_generated.q_a[49]
q_a[50] <= altsyncram_hus3:auto_generated.q_a[50]
q_a[51] <= altsyncram_hus3:auto_generated.q_a[51]
q_a[52] <= altsyncram_hus3:auto_generated.q_a[52]
q_a[53] <= altsyncram_hus3:auto_generated.q_a[53]
q_a[54] <= altsyncram_hus3:auto_generated.q_a[54]
q_a[55] <= altsyncram_hus3:auto_generated.q_a[55]
q_a[56] <= altsyncram_hus3:auto_generated.q_a[56]
q_a[57] <= altsyncram_hus3:auto_generated.q_a[57]
q_a[58] <= altsyncram_hus3:auto_generated.q_a[58]
q_a[59] <= altsyncram_hus3:auto_generated.q_a[59]
q_a[60] <= altsyncram_hus3:auto_generated.q_a[60]
q_a[61] <= altsyncram_hus3:auto_generated.q_a[61]
q_a[62] <= altsyncram_hus3:auto_generated.q_a[62]
q_a[63] <= altsyncram_hus3:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated
address_a[0] => altsyncram_5at2:altsyncram1.address_a[0]
clock0 => altsyncram_5at2:altsyncram1.clock0
q_a[0] <= altsyncram_5at2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_5at2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_5at2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_5at2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_5at2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_5at2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_5at2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_5at2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_5at2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_5at2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_5at2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_5at2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_5at2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_5at2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_5at2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_5at2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_5at2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_5at2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_5at2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_5at2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_5at2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_5at2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_5at2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_5at2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_5at2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_5at2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_5at2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_5at2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_5at2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_5at2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_5at2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_5at2:altsyncram1.q_a[31]
q_a[32] <= altsyncram_5at2:altsyncram1.q_a[32]
q_a[33] <= altsyncram_5at2:altsyncram1.q_a[33]
q_a[34] <= altsyncram_5at2:altsyncram1.q_a[34]
q_a[35] <= altsyncram_5at2:altsyncram1.q_a[35]
q_a[36] <= altsyncram_5at2:altsyncram1.q_a[36]
q_a[37] <= altsyncram_5at2:altsyncram1.q_a[37]
q_a[38] <= altsyncram_5at2:altsyncram1.q_a[38]
q_a[39] <= altsyncram_5at2:altsyncram1.q_a[39]
q_a[40] <= altsyncram_5at2:altsyncram1.q_a[40]
q_a[41] <= altsyncram_5at2:altsyncram1.q_a[41]
q_a[42] <= altsyncram_5at2:altsyncram1.q_a[42]
q_a[43] <= altsyncram_5at2:altsyncram1.q_a[43]
q_a[44] <= altsyncram_5at2:altsyncram1.q_a[44]
q_a[45] <= altsyncram_5at2:altsyncram1.q_a[45]
q_a[46] <= altsyncram_5at2:altsyncram1.q_a[46]
q_a[47] <= altsyncram_5at2:altsyncram1.q_a[47]
q_a[48] <= altsyncram_5at2:altsyncram1.q_a[48]
q_a[49] <= altsyncram_5at2:altsyncram1.q_a[49]
q_a[50] <= altsyncram_5at2:altsyncram1.q_a[50]
q_a[51] <= altsyncram_5at2:altsyncram1.q_a[51]
q_a[52] <= altsyncram_5at2:altsyncram1.q_a[52]
q_a[53] <= altsyncram_5at2:altsyncram1.q_a[53]
q_a[54] <= altsyncram_5at2:altsyncram1.q_a[54]
q_a[55] <= altsyncram_5at2:altsyncram1.q_a[55]
q_a[56] <= altsyncram_5at2:altsyncram1.q_a[56]
q_a[57] <= altsyncram_5at2:altsyncram1.q_a[57]
q_a[58] <= altsyncram_5at2:altsyncram1.q_a[58]
q_a[59] <= altsyncram_5at2:altsyncram1.q_a[59]
q_a[60] <= altsyncram_5at2:altsyncram1.q_a[60]
q_a[61] <= altsyncram_5at2:altsyncram1.q_a[61]
q_a[62] <= altsyncram_5at2:altsyncram1.q_a[62]
q_a[63] <= altsyncram_5at2:altsyncram1.q_a[63]


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|altsyncram_5at2:altsyncram1
address_a[0] => ~NO_FANOUT~
address_b[0] => ~NO_FANOUT~
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[32] => ram_block3a32.PORTBDATAIN
data_b[33] => ram_block3a33.PORTBDATAIN
data_b[34] => ram_block3a34.PORTBDATAIN
data_b[35] => ram_block3a35.PORTBDATAIN
data_b[36] => ram_block3a36.PORTBDATAIN
data_b[37] => ram_block3a37.PORTBDATAIN
data_b[38] => ram_block3a38.PORTBDATAIN
data_b[39] => ram_block3a39.PORTBDATAIN
data_b[40] => ram_block3a40.PORTBDATAIN
data_b[41] => ram_block3a41.PORTBDATAIN
data_b[42] => ram_block3a42.PORTBDATAIN
data_b[43] => ram_block3a43.PORTBDATAIN
data_b[44] => ram_block3a44.PORTBDATAIN
data_b[45] => ram_block3a45.PORTBDATAIN
data_b[46] => ram_block3a46.PORTBDATAIN
data_b[47] => ram_block3a47.PORTBDATAIN
data_b[48] => ram_block3a48.PORTBDATAIN
data_b[49] => ram_block3a49.PORTBDATAIN
data_b[50] => ram_block3a50.PORTBDATAIN
data_b[51] => ram_block3a51.PORTBDATAIN
data_b[52] => ram_block3a52.PORTBDATAIN
data_b[53] => ram_block3a53.PORTBDATAIN
data_b[54] => ram_block3a54.PORTBDATAIN
data_b[55] => ram_block3a55.PORTBDATAIN
data_b[56] => ram_block3a56.PORTBDATAIN
data_b[57] => ram_block3a57.PORTBDATAIN
data_b[58] => ram_block3a58.PORTBDATAIN
data_b[59] => ram_block3a59.PORTBDATAIN
data_b[60] => ram_block3a60.PORTBDATAIN
data_b[61] => ram_block3a61.PORTBDATAIN
data_b[62] => ram_block3a62.PORTBDATAIN
data_b[63] => ram_block3a63.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_a[32] <= ram_block3a32.PORTADATAOUT
q_a[33] <= ram_block3a33.PORTADATAOUT
q_a[34] <= ram_block3a34.PORTADATAOUT
q_a[35] <= ram_block3a35.PORTADATAOUT
q_a[36] <= ram_block3a36.PORTADATAOUT
q_a[37] <= ram_block3a37.PORTADATAOUT
q_a[38] <= ram_block3a38.PORTADATAOUT
q_a[39] <= ram_block3a39.PORTADATAOUT
q_a[40] <= ram_block3a40.PORTADATAOUT
q_a[41] <= ram_block3a41.PORTADATAOUT
q_a[42] <= ram_block3a42.PORTADATAOUT
q_a[43] <= ram_block3a43.PORTADATAOUT
q_a[44] <= ram_block3a44.PORTADATAOUT
q_a[45] <= ram_block3a45.PORTADATAOUT
q_a[46] <= ram_block3a46.PORTADATAOUT
q_a[47] <= ram_block3a47.PORTADATAOUT
q_a[48] <= ram_block3a48.PORTADATAOUT
q_a[49] <= ram_block3a49.PORTADATAOUT
q_a[50] <= ram_block3a50.PORTADATAOUT
q_a[51] <= ram_block3a51.PORTADATAOUT
q_a[52] <= ram_block3a52.PORTADATAOUT
q_a[53] <= ram_block3a53.PORTADATAOUT
q_a[54] <= ram_block3a54.PORTADATAOUT
q_a[55] <= ram_block3a55.PORTADATAOUT
q_a[56] <= ram_block3a56.PORTADATAOUT
q_a[57] <= ram_block3a57.PORTADATAOUT
q_a[58] <= ram_block3a58.PORTADATAOUT
q_a[59] <= ram_block3a59.PORTADATAOUT
q_a[60] <= ram_block3a60.PORTADATAOUT
q_a[61] <= ram_block3a61.PORTADATAOUT
q_a[62] <= ram_block3a62.PORTADATAOUT
q_a[63] <= ram_block3a63.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
q_b[60] <= ram_block3a60.PORTBDATAOUT
q_b[61] <= ram_block3a61.PORTBDATAOUT
q_b[62] <= ram_block3a62.PORTBDATAOUT
q_b[63] <= ram_block3a63.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE
wren_b => ram_block3a32.PORTBWE
wren_b => ram_block3a33.PORTBWE
wren_b => ram_block3a34.PORTBWE
wren_b => ram_block3a35.PORTBWE
wren_b => ram_block3a36.PORTBWE
wren_b => ram_block3a37.PORTBWE
wren_b => ram_block3a38.PORTBWE
wren_b => ram_block3a39.PORTBWE
wren_b => ram_block3a40.PORTBWE
wren_b => ram_block3a41.PORTBWE
wren_b => ram_block3a42.PORTBWE
wren_b => ram_block3a43.PORTBWE
wren_b => ram_block3a44.PORTBWE
wren_b => ram_block3a45.PORTBWE
wren_b => ram_block3a46.PORTBWE
wren_b => ram_block3a47.PORTBWE
wren_b => ram_block3a48.PORTBWE
wren_b => ram_block3a49.PORTBWE
wren_b => ram_block3a50.PORTBWE
wren_b => ram_block3a51.PORTBWE
wren_b => ram_block3a52.PORTBWE
wren_b => ram_block3a53.PORTBWE
wren_b => ram_block3a54.PORTBWE
wren_b => ram_block3a55.PORTBWE
wren_b => ram_block3a56.PORTBWE
wren_b => ram_block3a57.PORTBWE
wren_b => ram_block3a58.PORTBWE
wren_b => ram_block3a59.PORTBWE
wren_b => ram_block3a60.PORTBWE
wren_b => ram_block3a61.PORTBWE
wren_b => ram_block3a62.PORTBWE
wren_b => ram_block3a63.PORTBWE


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_write[32] <= ram_rom_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_write[33] <= ram_rom_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_write[34] <= ram_rom_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_write[35] <= ram_rom_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_write[36] <= ram_rom_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_write[37] <= ram_rom_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_write[38] <= ram_rom_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_write[39] <= ram_rom_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_write[40] <= ram_rom_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_write[41] <= ram_rom_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_write[42] <= ram_rom_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_write[43] <= ram_rom_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_write[44] <= ram_rom_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_write[45] <= ram_rom_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_write[46] <= ram_rom_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_write[47] <= ram_rom_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_write[48] <= ram_rom_data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_write[49] <= ram_rom_data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_write[50] <= ram_rom_data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_write[51] <= ram_rom_data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_write[52] <= ram_rom_data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_write[53] <= ram_rom_data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_write[54] <= ram_rom_data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_write[55] <= ram_rom_data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_write[56] <= ram_rom_data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_write[57] <= ram_rom_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_write[58] <= ram_rom_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_write[59] <= ram_rom_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_write[60] <= ram_rom_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_write[61] <= ram_rom_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_write[62] <= ram_rom_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_write[63] <= ram_rom_data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
data_read[32] => ram_rom_data_reg.DATAB
data_read[33] => ram_rom_data_reg.DATAB
data_read[34] => ram_rom_data_reg.DATAB
data_read[35] => ram_rom_data_reg.DATAB
data_read[36] => ram_rom_data_reg.DATAB
data_read[37] => ram_rom_data_reg.DATAB
data_read[38] => ram_rom_data_reg.DATAB
data_read[39] => ram_rom_data_reg.DATAB
data_read[40] => ram_rom_data_reg.DATAB
data_read[41] => ram_rom_data_reg.DATAB
data_read[42] => ram_rom_data_reg.DATAB
data_read[43] => ram_rom_data_reg.DATAB
data_read[44] => ram_rom_data_reg.DATAB
data_read[45] => ram_rom_data_reg.DATAB
data_read[46] => ram_rom_data_reg.DATAB
data_read[47] => ram_rom_data_reg.DATAB
data_read[48] => ram_rom_data_reg.DATAB
data_read[49] => ram_rom_data_reg.DATAB
data_read[50] => ram_rom_data_reg.DATAB
data_read[51] => ram_rom_data_reg.DATAB
data_read[52] => ram_rom_data_reg.DATAB
data_read[53] => ram_rom_data_reg.DATAB
data_read[54] => ram_rom_data_reg.DATAB
data_read[55] => ram_rom_data_reg.DATAB
data_read[56] => ram_rom_data_reg.DATAB
data_read[57] => ram_rom_data_reg.DATAB
data_read[58] => ram_rom_data_reg.DATAB
data_read[59] => ram_rom_data_reg.DATAB
data_read[60] => ram_rom_data_reg.DATAB
data_read[61] => ram_rom_data_reg.DATAB
data_read[62] => ram_rom_data_reg.DATAB
data_read[63] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_level|simon_top:U_SIMON_top|keyrom:U_ROM|altsyncram:altsyncram_component|altsyncram_hus3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_80t3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_80t3:auto_generated.data_a[0]
data_a[1] => altsyncram_80t3:auto_generated.data_a[1]
data_a[2] => altsyncram_80t3:auto_generated.data_a[2]
data_a[3] => altsyncram_80t3:auto_generated.data_a[3]
data_a[4] => altsyncram_80t3:auto_generated.data_a[4]
data_a[5] => altsyncram_80t3:auto_generated.data_a[5]
data_a[6] => altsyncram_80t3:auto_generated.data_a[6]
data_a[7] => altsyncram_80t3:auto_generated.data_a[7]
data_a[8] => altsyncram_80t3:auto_generated.data_a[8]
data_a[9] => altsyncram_80t3:auto_generated.data_a[9]
data_a[10] => altsyncram_80t3:auto_generated.data_a[10]
data_a[11] => altsyncram_80t3:auto_generated.data_a[11]
data_a[12] => altsyncram_80t3:auto_generated.data_a[12]
data_a[13] => altsyncram_80t3:auto_generated.data_a[13]
data_a[14] => altsyncram_80t3:auto_generated.data_a[14]
data_a[15] => altsyncram_80t3:auto_generated.data_a[15]
data_a[16] => altsyncram_80t3:auto_generated.data_a[16]
data_a[17] => altsyncram_80t3:auto_generated.data_a[17]
data_a[18] => altsyncram_80t3:auto_generated.data_a[18]
data_a[19] => altsyncram_80t3:auto_generated.data_a[19]
data_a[20] => altsyncram_80t3:auto_generated.data_a[20]
data_a[21] => altsyncram_80t3:auto_generated.data_a[21]
data_a[22] => altsyncram_80t3:auto_generated.data_a[22]
data_a[23] => altsyncram_80t3:auto_generated.data_a[23]
data_a[24] => altsyncram_80t3:auto_generated.data_a[24]
data_a[25] => altsyncram_80t3:auto_generated.data_a[25]
data_a[26] => altsyncram_80t3:auto_generated.data_a[26]
data_a[27] => altsyncram_80t3:auto_generated.data_a[27]
data_a[28] => altsyncram_80t3:auto_generated.data_a[28]
data_a[29] => altsyncram_80t3:auto_generated.data_a[29]
data_a[30] => altsyncram_80t3:auto_generated.data_a[30]
data_a[31] => altsyncram_80t3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_80t3:auto_generated.address_a[0]
address_a[1] => altsyncram_80t3:auto_generated.address_a[1]
address_a[2] => altsyncram_80t3:auto_generated.address_a[2]
address_a[3] => altsyncram_80t3:auto_generated.address_a[3]
address_a[4] => altsyncram_80t3:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_80t3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_80t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_80t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_80t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_80t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_80t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_80t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_80t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_80t3:auto_generated.q_a[7]
q_a[8] <= altsyncram_80t3:auto_generated.q_a[8]
q_a[9] <= altsyncram_80t3:auto_generated.q_a[9]
q_a[10] <= altsyncram_80t3:auto_generated.q_a[10]
q_a[11] <= altsyncram_80t3:auto_generated.q_a[11]
q_a[12] <= altsyncram_80t3:auto_generated.q_a[12]
q_a[13] <= altsyncram_80t3:auto_generated.q_a[13]
q_a[14] <= altsyncram_80t3:auto_generated.q_a[14]
q_a[15] <= altsyncram_80t3:auto_generated.q_a[15]
q_a[16] <= altsyncram_80t3:auto_generated.q_a[16]
q_a[17] <= altsyncram_80t3:auto_generated.q_a[17]
q_a[18] <= altsyncram_80t3:auto_generated.q_a[18]
q_a[19] <= altsyncram_80t3:auto_generated.q_a[19]
q_a[20] <= altsyncram_80t3:auto_generated.q_a[20]
q_a[21] <= altsyncram_80t3:auto_generated.q_a[21]
q_a[22] <= altsyncram_80t3:auto_generated.q_a[22]
q_a[23] <= altsyncram_80t3:auto_generated.q_a[23]
q_a[24] <= altsyncram_80t3:auto_generated.q_a[24]
q_a[25] <= altsyncram_80t3:auto_generated.q_a[25]
q_a[26] <= altsyncram_80t3:auto_generated.q_a[26]
q_a[27] <= altsyncram_80t3:auto_generated.q_a[27]
q_a[28] <= altsyncram_80t3:auto_generated.q_a[28]
q_a[29] <= altsyncram_80t3:auto_generated.q_a[29]
q_a[30] <= altsyncram_80t3:auto_generated.q_a[30]
q_a[31] <= altsyncram_80t3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated
address_a[0] => altsyncram_raq2:altsyncram1.address_a[0]
address_a[1] => altsyncram_raq2:altsyncram1.address_a[1]
address_a[2] => altsyncram_raq2:altsyncram1.address_a[2]
address_a[3] => altsyncram_raq2:altsyncram1.address_a[3]
address_a[4] => altsyncram_raq2:altsyncram1.address_a[4]
clock0 => altsyncram_raq2:altsyncram1.clock0
data_a[0] => altsyncram_raq2:altsyncram1.data_a[0]
data_a[1] => altsyncram_raq2:altsyncram1.data_a[1]
data_a[2] => altsyncram_raq2:altsyncram1.data_a[2]
data_a[3] => altsyncram_raq2:altsyncram1.data_a[3]
data_a[4] => altsyncram_raq2:altsyncram1.data_a[4]
data_a[5] => altsyncram_raq2:altsyncram1.data_a[5]
data_a[6] => altsyncram_raq2:altsyncram1.data_a[6]
data_a[7] => altsyncram_raq2:altsyncram1.data_a[7]
data_a[8] => altsyncram_raq2:altsyncram1.data_a[8]
data_a[9] => altsyncram_raq2:altsyncram1.data_a[9]
data_a[10] => altsyncram_raq2:altsyncram1.data_a[10]
data_a[11] => altsyncram_raq2:altsyncram1.data_a[11]
data_a[12] => altsyncram_raq2:altsyncram1.data_a[12]
data_a[13] => altsyncram_raq2:altsyncram1.data_a[13]
data_a[14] => altsyncram_raq2:altsyncram1.data_a[14]
data_a[15] => altsyncram_raq2:altsyncram1.data_a[15]
data_a[16] => altsyncram_raq2:altsyncram1.data_a[16]
data_a[17] => altsyncram_raq2:altsyncram1.data_a[17]
data_a[18] => altsyncram_raq2:altsyncram1.data_a[18]
data_a[19] => altsyncram_raq2:altsyncram1.data_a[19]
data_a[20] => altsyncram_raq2:altsyncram1.data_a[20]
data_a[21] => altsyncram_raq2:altsyncram1.data_a[21]
data_a[22] => altsyncram_raq2:altsyncram1.data_a[22]
data_a[23] => altsyncram_raq2:altsyncram1.data_a[23]
data_a[24] => altsyncram_raq2:altsyncram1.data_a[24]
data_a[25] => altsyncram_raq2:altsyncram1.data_a[25]
data_a[26] => altsyncram_raq2:altsyncram1.data_a[26]
data_a[27] => altsyncram_raq2:altsyncram1.data_a[27]
data_a[28] => altsyncram_raq2:altsyncram1.data_a[28]
data_a[29] => altsyncram_raq2:altsyncram1.data_a[29]
data_a[30] => altsyncram_raq2:altsyncram1.data_a[30]
data_a[31] => altsyncram_raq2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_raq2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_raq2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_raq2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_raq2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_raq2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_raq2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_raq2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_raq2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_raq2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_raq2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_raq2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_raq2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_raq2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_raq2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_raq2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_raq2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_raq2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_raq2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_raq2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_raq2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_raq2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_raq2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_raq2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_raq2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_raq2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_raq2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_raq2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_raq2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_raq2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_raq2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_raq2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_raq2:altsyncram1.q_a[31]
wren_a => altsyncram_raq2:altsyncram1.wren_a


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|altsyncram_raq2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_level|simon_top:U_SIMON_top|inram:U_IN_RAM|altsyncram:altsyncram_component|altsyncram_80t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_2ar3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ar3:auto_generated.data_a[0]
data_a[1] => altsyncram_2ar3:auto_generated.data_a[1]
data_a[2] => altsyncram_2ar3:auto_generated.data_a[2]
data_a[3] => altsyncram_2ar3:auto_generated.data_a[3]
data_a[4] => altsyncram_2ar3:auto_generated.data_a[4]
data_a[5] => altsyncram_2ar3:auto_generated.data_a[5]
data_a[6] => altsyncram_2ar3:auto_generated.data_a[6]
data_a[7] => altsyncram_2ar3:auto_generated.data_a[7]
data_a[8] => altsyncram_2ar3:auto_generated.data_a[8]
data_a[9] => altsyncram_2ar3:auto_generated.data_a[9]
data_a[10] => altsyncram_2ar3:auto_generated.data_a[10]
data_a[11] => altsyncram_2ar3:auto_generated.data_a[11]
data_a[12] => altsyncram_2ar3:auto_generated.data_a[12]
data_a[13] => altsyncram_2ar3:auto_generated.data_a[13]
data_a[14] => altsyncram_2ar3:auto_generated.data_a[14]
data_a[15] => altsyncram_2ar3:auto_generated.data_a[15]
data_a[16] => altsyncram_2ar3:auto_generated.data_a[16]
data_a[17] => altsyncram_2ar3:auto_generated.data_a[17]
data_a[18] => altsyncram_2ar3:auto_generated.data_a[18]
data_a[19] => altsyncram_2ar3:auto_generated.data_a[19]
data_a[20] => altsyncram_2ar3:auto_generated.data_a[20]
data_a[21] => altsyncram_2ar3:auto_generated.data_a[21]
data_a[22] => altsyncram_2ar3:auto_generated.data_a[22]
data_a[23] => altsyncram_2ar3:auto_generated.data_a[23]
data_a[24] => altsyncram_2ar3:auto_generated.data_a[24]
data_a[25] => altsyncram_2ar3:auto_generated.data_a[25]
data_a[26] => altsyncram_2ar3:auto_generated.data_a[26]
data_a[27] => altsyncram_2ar3:auto_generated.data_a[27]
data_a[28] => altsyncram_2ar3:auto_generated.data_a[28]
data_a[29] => altsyncram_2ar3:auto_generated.data_a[29]
data_a[30] => altsyncram_2ar3:auto_generated.data_a[30]
data_a[31] => altsyncram_2ar3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ar3:auto_generated.address_a[0]
address_a[1] => altsyncram_2ar3:auto_generated.address_a[1]
address_a[2] => altsyncram_2ar3:auto_generated.address_a[2]
address_a[3] => altsyncram_2ar3:auto_generated.address_a[3]
address_a[4] => altsyncram_2ar3:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ar3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ar3:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ar3:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ar3:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ar3:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ar3:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ar3:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ar3:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ar3:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ar3:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ar3:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ar3:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ar3:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ar3:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ar3:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ar3:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ar3:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ar3:auto_generated.q_a[16]
q_a[17] <= altsyncram_2ar3:auto_generated.q_a[17]
q_a[18] <= altsyncram_2ar3:auto_generated.q_a[18]
q_a[19] <= altsyncram_2ar3:auto_generated.q_a[19]
q_a[20] <= altsyncram_2ar3:auto_generated.q_a[20]
q_a[21] <= altsyncram_2ar3:auto_generated.q_a[21]
q_a[22] <= altsyncram_2ar3:auto_generated.q_a[22]
q_a[23] <= altsyncram_2ar3:auto_generated.q_a[23]
q_a[24] <= altsyncram_2ar3:auto_generated.q_a[24]
q_a[25] <= altsyncram_2ar3:auto_generated.q_a[25]
q_a[26] <= altsyncram_2ar3:auto_generated.q_a[26]
q_a[27] <= altsyncram_2ar3:auto_generated.q_a[27]
q_a[28] <= altsyncram_2ar3:auto_generated.q_a[28]
q_a[29] <= altsyncram_2ar3:auto_generated.q_a[29]
q_a[30] <= altsyncram_2ar3:auto_generated.q_a[30]
q_a[31] <= altsyncram_2ar3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated
address_a[0] => altsyncram_lko2:altsyncram1.address_a[0]
address_a[1] => altsyncram_lko2:altsyncram1.address_a[1]
address_a[2] => altsyncram_lko2:altsyncram1.address_a[2]
address_a[3] => altsyncram_lko2:altsyncram1.address_a[3]
address_a[4] => altsyncram_lko2:altsyncram1.address_a[4]
clock0 => altsyncram_lko2:altsyncram1.clock0
data_a[0] => altsyncram_lko2:altsyncram1.data_a[0]
data_a[1] => altsyncram_lko2:altsyncram1.data_a[1]
data_a[2] => altsyncram_lko2:altsyncram1.data_a[2]
data_a[3] => altsyncram_lko2:altsyncram1.data_a[3]
data_a[4] => altsyncram_lko2:altsyncram1.data_a[4]
data_a[5] => altsyncram_lko2:altsyncram1.data_a[5]
data_a[6] => altsyncram_lko2:altsyncram1.data_a[6]
data_a[7] => altsyncram_lko2:altsyncram1.data_a[7]
data_a[8] => altsyncram_lko2:altsyncram1.data_a[8]
data_a[9] => altsyncram_lko2:altsyncram1.data_a[9]
data_a[10] => altsyncram_lko2:altsyncram1.data_a[10]
data_a[11] => altsyncram_lko2:altsyncram1.data_a[11]
data_a[12] => altsyncram_lko2:altsyncram1.data_a[12]
data_a[13] => altsyncram_lko2:altsyncram1.data_a[13]
data_a[14] => altsyncram_lko2:altsyncram1.data_a[14]
data_a[15] => altsyncram_lko2:altsyncram1.data_a[15]
data_a[16] => altsyncram_lko2:altsyncram1.data_a[16]
data_a[17] => altsyncram_lko2:altsyncram1.data_a[17]
data_a[18] => altsyncram_lko2:altsyncram1.data_a[18]
data_a[19] => altsyncram_lko2:altsyncram1.data_a[19]
data_a[20] => altsyncram_lko2:altsyncram1.data_a[20]
data_a[21] => altsyncram_lko2:altsyncram1.data_a[21]
data_a[22] => altsyncram_lko2:altsyncram1.data_a[22]
data_a[23] => altsyncram_lko2:altsyncram1.data_a[23]
data_a[24] => altsyncram_lko2:altsyncram1.data_a[24]
data_a[25] => altsyncram_lko2:altsyncram1.data_a[25]
data_a[26] => altsyncram_lko2:altsyncram1.data_a[26]
data_a[27] => altsyncram_lko2:altsyncram1.data_a[27]
data_a[28] => altsyncram_lko2:altsyncram1.data_a[28]
data_a[29] => altsyncram_lko2:altsyncram1.data_a[29]
data_a[30] => altsyncram_lko2:altsyncram1.data_a[30]
data_a[31] => altsyncram_lko2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_lko2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lko2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lko2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lko2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_lko2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_lko2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_lko2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_lko2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_lko2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_lko2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_lko2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_lko2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_lko2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_lko2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_lko2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_lko2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_lko2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_lko2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_lko2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_lko2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_lko2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_lko2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_lko2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_lko2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_lko2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_lko2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_lko2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_lko2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_lko2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_lko2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_lko2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_lko2:altsyncram1.q_a[31]
wren_a => altsyncram_lko2:altsyncram1.wren_a


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|altsyncram_lko2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top_level|simon_top:U_SIMON_top|outram:U_OUT_RAM|altsyncram:altsyncram_component|altsyncram_2ar3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|simon_top:U_SIMON_top|CounterE:U_inaddr_gen
Clk => temp[4].CLK
Clk => temp[3].CLK
Clk => temp[2].CLK
Clk => temp[1].CLK
Clk => temp[0].CLK
Enable => temp[4].ENA
Enable => temp[0].ENA
Enable => temp[1].ENA
Enable => temp[2].ENA
Enable => temp[3].ENA
Reset => temp[4].ACLR
Reset => temp[3].ACLR
Reset => temp[2].ACLR
Reset => temp[1].ACLR
Reset => temp[0].ACLR
Output[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
Output[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED5
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED4
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED0
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


