Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2409 LCs used as LUT4 only
Info:      221 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      498 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 621)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0x82cc8caa

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x161a3e91

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3134/ 5280    59%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial analytic placement for 3033 cells, random placement wirelen = 75320.
Info:     at initial placer iter 0, wirelen = 754
Info:     at initial placer iter 1, wirelen = 761
Info:     at initial placer iter 2, wirelen = 753
Info:     at initial placer iter 3, wirelen = 753
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 753, spread = 28049, legal = 29229; time = 0.07s
Info:     at iteration #2, type ALL: wirelen solved = 963, spread = 20642, legal = 21814; time = 0.08s
Info:     at iteration #3, type ALL: wirelen solved = 2042, spread = 19898, legal = 20480; time = 0.08s
Info:     at iteration #4, type ALL: wirelen solved = 2483, spread = 20311, legal = 20474; time = 0.07s
Info:     at iteration #5, type ALL: wirelen solved = 3232, spread = 19012, legal = 19600; time = 0.08s
Info:     at iteration #6, type ALL: wirelen solved = 3885, spread = 17771, legal = 18510; time = 0.08s
Info:     at iteration #7, type ALL: wirelen solved = 4812, spread = 16826, legal = 18181; time = 0.08s
Info:     at iteration #8, type ALL: wirelen solved = 5692, spread = 17715, legal = 18666; time = 0.07s
Info:     at iteration #9, type ALL: wirelen solved = 6329, spread = 16156, legal = 17069; time = 0.09s
Info:     at iteration #10, type ALL: wirelen solved = 6912, spread = 16575, legal = 17892; time = 0.07s
Info:     at iteration #11, type ALL: wirelen solved = 7680, spread = 16081, legal = 17084; time = 0.07s
Info:     at iteration #12, type ALL: wirelen solved = 7878, spread = 15869, legal = 17210; time = 0.07s
Info:     at iteration #13, type ALL: wirelen solved = 8353, spread = 15772, legal = 16859; time = 0.07s
Info:     at iteration #14, type ALL: wirelen solved = 8674, spread = 15701, legal = 16850; time = 0.07s
Info:     at iteration #15, type ALL: wirelen solved = 9051, spread = 15468, legal = 17030; time = 0.07s
Info:     at iteration #16, type ALL: wirelen solved = 9431, spread = 15504, legal = 16673; time = 0.07s
Info:     at iteration #17, type ALL: wirelen solved = 9597, spread = 15396, legal = 16750; time = 0.07s
Info:     at iteration #18, type ALL: wirelen solved = 9907, spread = 15344, legal = 16281; time = 0.07s
Info:     at iteration #19, type ALL: wirelen solved = 10002, spread = 15261, legal = 16582; time = 0.07s
Info:     at iteration #20, type ALL: wirelen solved = 10075, spread = 15299, legal = 16944; time = 0.08s
Info:     at iteration #21, type ALL: wirelen solved = 10179, spread = 15513, legal = 16507; time = 0.07s
Info:     at iteration #22, type ALL: wirelen solved = 10478, spread = 15236, legal = 16529; time = 0.07s
Info:     at iteration #23, type ALL: wirelen solved = 10578, spread = 15311, legal = 17038; time = 0.07s
Info: HeAP Placer Time: 2.32s
Info:   of which solving equations: 1.26s
Info:   of which spreading cells: 0.30s
Info:   of which strict legalisation: 0.18s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1557, wirelen = 16281
Info:   at iteration #5: temp = 0.000000, timing cost = 1340, wirelen = 14612
Info:   at iteration #10: temp = 0.000000, timing cost = 1274, wirelen = 14038
Info:   at iteration #15: temp = 0.000000, timing cost = 1213, wirelen = 13603
Info:   at iteration #20: temp = 0.000000, timing cost = 1205, wirelen = 13495
Info:   at iteration #25: temp = 0.000000, timing cost = 1201, wirelen = 13448
Info:   at iteration #27: temp = 0.000000, timing cost = 1200, wirelen = 13440 
Info: SA placement time 3.85s

Info: Max frequency for clock               'clk': 15.22 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.93 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.56 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 62.37 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 75.13 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 11520,  19115) |+
Info: [ 19115,  26710) |*+
Info: [ 26710,  34305) |**+
Info: [ 34305,  41900) |***+
Info: [ 41900,  49495) |**********+
Info: [ 49495,  57090) |******************+
Info: [ 57090,  64685) |*****************+
Info: [ 64685,  72280) |*************************************************+
Info: [ 72280,  79875) |************************************************************ 
Info: [ 79875,  87470) |+
Info: [ 87470,  95065) |+
Info: [ 95065, 102660) |+
Info: [102660, 110255) |+
Info: [110255, 117850) |+
Info: [117850, 125445) |*+
Info: [125445, 133040) | 
Info: [133040, 140635) |******+
Info: [140635, 148230) |***************+
Info: [148230, 155825) |*************+
Info: [155825, 163420) |*********************+
Info: Checksum: 0x56dd4228

Info: Routing..
Info: Setting up routing queue.
Info: Routing 9958 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       20        979 |   20   979 |      8991|       0.25       0.25|
Info:       2000 |      122       1877 |  102   898 |      8144|       0.15       0.40|
Info:       3000 |      375       2624 |  253   747 |      7449|       0.19       0.58|
Info:       4000 |      747       3252 |  372   628 |      6931|       0.24       0.83|
Info:       5000 |      840       4159 |   93   907 |      6068|       0.47       1.30|
Info:       6000 |      955       5044 |  115   885 |      5248|       0.30       1.60|
Info:       7000 |     1146       5853 |  191   809 |      4523|       0.34       1.93|
Info:       8000 |     1442       6557 |  296   704 |      3982|       0.45       2.39|
Info:       9000 |     1785       7214 |  343   657 |      3580|       0.58       2.96|
Info:      10000 |     2144       7855 |  359   641 |      3177|       0.67       3.63|
Info:      11000 |     2484       8515 |  340   660 |      2674|       0.57       4.21|
Info:      12000 |     2780       9219 |  296   704 |      2170|       0.56       4.77|
Info:      13000 |     3208       9791 |  428   572 |      1913|       0.79       5.56|
Info:      14000 |     3548      10451 |  340   660 |      1512|       0.61       6.17|
Info:      15000 |     3983      11016 |  435   565 |      1338|       0.67       6.84|
Info:      16000 |     4389      11610 |  406   594 |      1198|       0.73       7.57|
Info:      17000 |     4830      12169 |  441   559 |      1013|       0.85       8.42|
Info:      18000 |     5304      12695 |  474   526 |       904|       0.74       9.16|
Info:      19000 |     5735      13264 |  431   569 |       879|       0.91      10.08|
Info:      20000 |     6206      13793 |  471   529 |       752|       0.78      10.86|
Info:      21000 |     6694      14305 |  488   512 |       572|       0.68      11.53|
Info:      22000 |     7127      14872 |  433   567 |       517|       0.77      12.30|
Info:      23000 |     7598      15401 |  471   529 |       429|       0.87      13.17|
Info:      24000 |     7897      16102 |  299   701 |        80|       0.96      14.13|
Info:      24287 |     8011      16276 |  114   174 |         0|       0.25      14.37|
Info: Routing complete.
Info: Router1 time 14.37s
Info: Checksum: 0x083f1ad7

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.4    Net data_out[0] budget 2.566000 ns (8,26) -> (8,18)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.4    Net processor.dataMemOut_fwd_mux_out[0] budget 1.030000 ns (8,18) -> (8,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[0] budget 1.061000 ns (8,18) -> (9,17)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 16.5    Net data_WrData[0] budget 1.062000 ns (9,17) -> (14,4)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.7  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 21.3    Net processor.alu_mux_out[0] budget 2.083000 ns (14,4) -> (11,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 22.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.9    Net processor.alu_main.adder_input_b[0] budget 1.155000 ns (11,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.I1
Info:  0.7 24.6  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 24.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 24.9  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 24.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 25.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.0  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 26.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 26.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 27.1  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 27.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.4  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 28.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.8  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 29.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 29.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.5  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 34.0  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 34.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 34.3  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 34.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.6  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 35.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 36.7  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  3.7 40.4    Net processor.alu_main.adder_output[31] budget 2.562000 ns (11,15) -> (11,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 43.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.848000 ns (11,6) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 46.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 1.840000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 48.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.109000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 49.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 51.3    Net processor.alu_result[0] budget 2.890000 ns (10,5) -> (10,6)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 52.5  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 55.5    Net data_addr[0] budget 5.246000 ns (10,6) -> (10,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 56.8  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.0 59.7    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (10,10) -> (13,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 61.0  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.5 66.5    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.311000 ns (13,14) -> (7,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 66.6  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 24.8 ns logic, 41.8 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  2.4  3.8    Net processor.ex_mem_out[142] budget 1.839000 ns (2,20) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I2
Info:  1.2  5.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget 1.839000 ns (2,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.6  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  2.4 10.0    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget 1.839000 ns (2,21) -> (3,21)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 10.9  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 14.4    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3 budget 1.872000 ns (3,21) -> (8,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:  0.9 15.3  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 18.2    Net processor.mfwd2 budget 2.913000 ns (8,22) -> (8,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 19.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 20.9    Net processor.mem_fwd2_mux_out[0] budget 1.061000 ns (8,18) -> (9,17)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 22.1  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 27.0    Net data_WrData[0] budget 1.062000 ns (9,17) -> (14,4)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 28.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 31.8    Net processor.alu_mux_out[0] budget 2.083000 ns (14,4) -> (11,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 32.7  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 34.4    Net processor.alu_main.adder_input_b[0] budget 1.155000 ns (11,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.I1
Info:  0.7 35.1  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 35.9  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 35.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 36.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 37.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 37.6  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 37.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.9  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 38.4  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 38.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 38.7  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 38.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 39.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 39.5  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 40.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 40.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.7  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 40.9  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 40.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.2  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 41.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 42.0  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 42.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 42.3  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 42.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 43.2  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 43.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 43.4  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 43.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 43.7  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 43.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 44.0  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 44.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 44.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 44.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 44.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 44.8  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 44.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 45.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 46.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 47.2  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  3.7 50.9    Net processor.alu_main.adder_output[31] budget 2.562000 ns (11,15) -> (11,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 51.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 53.5    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.848000 ns (11,6) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 54.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 56.5    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 1.840000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 57.4  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 59.2    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.109000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 60.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 61.8    Net processor.alu_result[0] budget 2.156000 ns (10,5) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 63.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 65.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.873000 ns (11,6) -> (10,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 66.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 68.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.108000 ns (10,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 69.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 71.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 2.090000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 72.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 74.4    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 2.178000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 75.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 28.9 ns logic, 46.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_5_DFFLC.O
Info:  3.6  5.0    Net led[2]$SB_IO_OUT budget 81.943001 ns (14,1) -> (19,0)
Info:                Sink led[2]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.0  4.4    Net data_out[0] budget 2.566000 ns (8,26) -> (8,18)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  5.6  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  7.4    Net processor.dataMemOut_fwd_mux_out[0] budget 1.030000 ns (8,18) -> (8,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  8.6  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 10.4    Net processor.mem_fwd2_mux_out[0] budget 1.061000 ns (8,18) -> (9,17)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 11.6  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 16.5    Net data_WrData[0] budget 1.062000 ns (9,17) -> (14,4)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.7  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 21.3    Net processor.alu_mux_out[0] budget 2.083000 ns (14,4) -> (11,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 22.1  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 23.9    Net processor.alu_main.adder_input_b[0] budget 1.155000 ns (11,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.I1
Info:  0.7 24.6  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 24.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 24.9  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 24.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 25.1  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 25.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 25.4  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 25.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.7  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 25.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.0  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 26.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 26.2  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 26.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 27.1  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 27.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 27.4  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 27.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 27.6  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 27.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 27.9  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 27.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 28.2  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 28.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 28.8  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 29.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 29.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.1  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.4  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 31.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.5  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 32.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.6  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 32.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 32.9  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 32.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 33.2  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 33.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 34.0  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 34.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 34.3  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 34.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 34.6  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 35.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 36.7  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  3.7 40.4    Net processor.alu_main.adder_output[31] budget 2.562000 ns (11,15) -> (11,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 41.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 43.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.848000 ns (11,6) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 46.0    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 1.840000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 46.9  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 48.6    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.109000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 49.5  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 51.3    Net processor.alu_result[0] budget 2.156000 ns (10,5) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 52.6  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 54.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2 budget 1.873000 ns (11,6) -> (10,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  1.2 56.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 57.8    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 2.108000 ns (10,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 59.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 60.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 2.090000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 62.1  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 63.9    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 2.178000 ns (11,6) -> (11,6)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 64.7  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 26.7 ns logic, 38.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_12_DFFLC.O
Info:  2.4  3.8    Net processor.ex_mem_out[142] budget 1.839000 ns (2,20) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I2
Info:  1.2  5.0  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.8    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget 1.839000 ns (2,21) -> (2,21)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.6  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  2.4 10.0    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_O budget 1.839000 ns (2,21) -> (3,21)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 10.9  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 14.4    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3 budget 1.872000 ns (3,21) -> (8,22)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:  0.9 15.3  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  3.0 18.2    Net processor.mfwd2 budget 2.913000 ns (8,22) -> (8,18)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 19.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 20.9    Net processor.mem_fwd2_mux_out[0] budget 1.061000 ns (8,18) -> (9,17)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 22.1  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  4.9 27.0    Net data_WrData[0] budget 1.062000 ns (9,17) -> (14,4)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 28.2  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 31.8    Net processor.alu_mux_out[0] budget 2.083000 ns (14,4) -> (11,10)
Info:                Sink processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.I3
Info:  0.9 32.7  Source processor.alu_main.adder_input_b_SB_LUT4_O_30_LC.O
Info:  1.8 34.4    Net processor.alu_main.adder_input_b[0] budget 1.155000 ns (11,10) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_15_LC.I1
Info:  0.7 35.1  Source processor.alu_main.adder_output_SB_LUT4_O_15_LC.COUT
Info:  0.0 35.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_7_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.adder_output_SB_LUT4_O_7_LC.COUT
Info:  0.0 35.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_4_LC.CIN
Info:  0.3 35.7  Source processor.alu_main.adder_output_SB_LUT4_O_4_LC.COUT
Info:  0.0 35.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 35.9  Source processor.alu_main.ALUOut_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 35.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_3_LC.CIN
Info:  0.3 36.2  Source processor.alu_main.adder_output_SB_LUT4_O_3_LC.COUT
Info:  0.0 36.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_2_LC.CIN
Info:  0.3 36.5  Source processor.alu_main.adder_output_SB_LUT4_O_2_LC.COUT
Info:  0.0 36.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[7] budget 0.000000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.ALUOut_SB_LUT4_O_26_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6 37.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[8] budget 0.560000 ns (11,11) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_1_LC.CIN
Info:  0.3 37.6  Source processor.alu_main.adder_output_SB_LUT4_O_1_LC.COUT
Info:  0.0 37.6    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 37.9  Source processor.alu_main.ALUOut_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 37.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.ALUOut_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 38.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 38.4  Source processor.alu_main.ALUOut_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 38.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_LC.CIN
Info:  0.3 38.7  Source processor.alu_main.adder_output_SB_LUT4_O_LC.COUT
Info:  0.0 38.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_19_LC.CIN
Info:  0.3 39.0  Source processor.alu_main.adder_output_SB_LUT4_O_19_LC.COUT
Info:  0.0 39.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 39.3  Source processor.alu_main.ALUOut_SB_LUT4_O_19_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 39.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[15] budget 0.000000 ns (11,12) -> (11,12)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_18_LC.CIN
Info:  0.3 39.5  Source processor.alu_main.adder_output_SB_LUT4_O_18_LC.COUT
Info:  0.6 40.1    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[16] budget 0.560000 ns (11,12) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_17_LC.CIN
Info:  0.3 40.4  Source processor.alu_main.adder_output_SB_LUT4_O_17_LC.COUT
Info:  0.0 40.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 40.7  Source processor.alu_main.ALUOut_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 40.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_16_LC.CIN
Info:  0.3 40.9  Source processor.alu_main.adder_output_SB_LUT4_O_16_LC.COUT
Info:  0.0 40.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.2  Source processor.alu_main.ALUOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_14_LC.CIN
Info:  0.3 41.5  Source processor.alu_main.adder_output_SB_LUT4_O_14_LC.COUT
Info:  0.0 41.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 41.8  Source processor.alu_main.ALUOut_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 41.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_13_LC.CIN
Info:  0.3 42.0  Source processor.alu_main.adder_output_SB_LUT4_O_13_LC.COUT
Info:  0.0 42.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[23] budget 0.000000 ns (11,13) -> (11,13)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_12_LC.CIN
Info:  0.3 42.3  Source processor.alu_main.adder_output_SB_LUT4_O_12_LC.COUT
Info:  0.6 42.9    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[24] budget 0.560000 ns (11,13) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_11_LC.CIN
Info:  0.3 43.2  Source processor.alu_main.adder_output_SB_LUT4_O_11_LC.COUT
Info:  0.0 43.2    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_10_LC.CIN
Info:  0.3 43.4  Source processor.alu_main.adder_output_SB_LUT4_O_10_LC.COUT
Info:  0.0 43.4    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_9_LC.CIN
Info:  0.3 43.7  Source processor.alu_main.adder_output_SB_LUT4_O_9_LC.COUT
Info:  0.0 43.7    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 44.0  Source processor.alu_main.ALUOut_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 44.0    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 44.3  Source processor.alu_main.ALUOut_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 44.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_8_LC.CIN
Info:  0.3 44.5  Source processor.alu_main.adder_output_SB_LUT4_O_8_LC.COUT
Info:  0.0 44.5    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_6_LC.CIN
Info:  0.3 44.8  Source processor.alu_main.adder_output_SB_LUT4_O_6_LC.COUT
Info:  0.0 44.8    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[31] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 45.1  Source processor.alu_main.ALUOut_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 46.3    Net processor.alu_main.adder_input_carry_SB_CARRY_CI_CO[32] budget 1.220000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.adder_output_SB_LUT4_O_5_LC.I3
Info:  0.9 47.2  Source processor.alu_main.adder_output_SB_LUT4_O_5_LC.O
Info:  3.7 50.9    Net processor.alu_main.adder_output[31] budget 2.562000 ns (11,15) -> (11,6)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 51.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 53.5    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 1.848000 ns (11,6) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 54.8  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 56.5    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_I3 budget 1.840000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I3
Info:  0.9 57.4  Source processor.alu_main.ALUOut_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  1.8 59.2    Net processor.alu_main.ALUOut_SB_LUT4_O_31_I3 budget 2.109000 ns (10,5) -> (10,5)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_31_LC.I3
Info:  0.9 60.0  Source processor.alu_main.ALUOut_SB_LUT4_O_31_LC.O
Info:  1.8 61.8    Net processor.alu_result[0] budget 2.890000 ns (10,5) -> (10,6)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 63.0  Source processor.lui_mux.out_SB_LUT4_O_31_LC.O
Info:  3.0 66.0    Net data_addr[0] budget 5.246000 ns (10,6) -> (10,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I0
Info:  1.3 67.3  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.0 70.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 4.629000 ns (10,10) -> (13,14)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 71.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  5.5 77.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 7.311000 ns (13,14) -> (7,1)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 77.1  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 27.0 ns logic, 50.1 ns routing

Info: Max frequency for clock               'clk': 15.02 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 13.30 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 4.99 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 64.70 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 77.09 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [  8121,  15886) |+
Info: [ 15886,  23651) |*+
Info: [ 23651,  31416) |**+
Info: [ 31416,  39181) |****+
Info: [ 39181,  46946) |***+
Info: [ 46946,  54711) |**************************+
Info: [ 54711,  62476) |*************+
Info: [ 62476,  70241) |****************************************************+
Info: [ 70241,  78006) |************************************************************ 
Info: [ 78006,  85771) |**********************************+
Info: [ 85771,  93536) |*+
Info: [ 93536, 101301) |*+
Info: [101301, 109066) |*+
Info: [109066, 116831) |+
Info: [116831, 124596) |*+
Info: [124596, 132361) | 
Info: [132361, 140126) |*+
Info: [140126, 147891) |***********************+
Info: [147891, 155656) |*****************+
Info: [155656, 163421) |**************************+
