#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 17 20:07:56 2023
# Process ID: 1516
# Current directory: C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.runs/synth_1
# Command line: vivado.exe -log kuznechik_cipher_apb_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kuznechik_cipher_apb_wrapper.tcl
# Log file: C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.runs/synth_1/kuznechik_cipher_apb_wrapper.vds
# Journal file: C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source kuznechik_cipher_apb_wrapper.tcl -notrace
Command: synth_design -top kuznechik_cipher_apb_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9740 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 505.754 ; gain = 207.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kuznechik_cipher_apb_wrapper' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cipher' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:1]
INFO: [Synth 8-3876] $readmem data file 'keys.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:31]
INFO: [Synth 8-3876] $readmem data file 'S_box.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:32]
INFO: [Synth 8-3876] $readmem data file 'L_16.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:34]
INFO: [Synth 8-3876] $readmem data file 'L_32.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:35]
INFO: [Synth 8-3876] $readmem data file 'L_133.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:36]
INFO: [Synth 8-3876] $readmem data file 'L_148.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:37]
INFO: [Synth 8-3876] $readmem data file 'L_192.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:38]
INFO: [Synth 8-3876] $readmem data file 'L_194.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:39]
INFO: [Synth 8-3876] $readmem data file 'L_251.mem' is read successfully [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:93]
WARNING: [Synth 8-6014] Unused sequential element data_key_result_reg was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:88]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[15] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[14] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[13] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[12] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[11] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[10] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[9] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[8] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[7] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[6] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[5] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[4] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[3] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[2] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[1] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_linear_result_reg[0] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:127]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[15] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[14] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[13] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[12] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[11] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[10] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[9] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[8] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[7] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[6] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[5] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[4] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[3] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[2] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[1] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element data_galua_result_reg[0] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:136]
WARNING: [Synth 8-6014] Unused sequential element galua_summ_reg was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:154]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[15] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[14] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[13] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[12] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[11] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[10] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[9] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[8] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[7] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[6] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[5] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[4] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[3] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[2] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[1] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-6014] Unused sequential element data_galua_shifted_reg[0] was removed.  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:160]
WARNING: [Synth 8-5788] Register state_reg in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:78]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[15] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[14] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[13] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[12] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[11] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[10] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[9] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[8] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[7] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[6] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[5] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[4] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[3] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[2] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[1] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_key_result_bytes_reg[0] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:111]
WARNING: [Synth 8-5788] Register data_o_reg in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:115]
WARNING: [Synth 8-5788] Register data_galua_in_reg[15] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[14] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[13] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[12] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[11] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[10] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[9] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[8] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[7] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[6] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[5] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[4] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[3] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[2] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[1] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
WARNING: [Synth 8-5788] Register data_galua_in_reg[0] in module cipher is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:129]
INFO: [Synth 8-6155] done synthesizing module 'cipher' (1#1) [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'kuznechik_cipher_apb_wrapper' (2#1) [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv:1]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[31]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[30]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[29]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[28]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[27]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[26]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[25]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[24]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[23]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[22]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[21]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[20]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[19]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[18]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[17]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[16]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[15]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[14]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[13]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[12]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[11]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[10]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[9]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[8]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[7]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 579.309 ; gain = 281.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 579.309 ; gain = 281.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 579.309 ; gain = 281.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "key_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 592.598 ; gain = 294.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	  16 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 63    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   6 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 17    
	   6 Input      8 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kuznechik_cipher_apb_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cipher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	  16 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 45    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   6 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   6 Input      8 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[31]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[30]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[29]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[28]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[27]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[26]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[25]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[24]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[23]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[22]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[21]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[20]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[19]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[18]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[17]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[16]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[15]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[14]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[13]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[12]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[11]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[10]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[9]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[8]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[7]
WARNING: [Synth 8-3331] design kuznechik_cipher_apb_wrapper has unconnected port paddr_i[6]
INFO: [Synth 8-3886] merging instance 'cipher/state_reg[2]' (FDE) to 'cipher/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'cipher/state_reg[1]' (FDE) to 'cipher/state_reg[0]'
INFO: [Synth 8-3886] merging instance 'cipher/state_reg[0]' (FDE) to 'cipher/state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[0][5]' (FDE) to 'cipher/data_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[0][4]' (FDE) to 'cipher/data_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[0][3]' (FDE) to 'cipher/data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[0][2]' (FDE) to 'cipher/data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[0][1]' (FDE) to 'cipher/data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[0][0]' (FDE) to 'cipher/data_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[4][5]' (FDE) to 'cipher/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[4][4]' (FDE) to 'cipher/data_o_reg[36]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[4][3]' (FDE) to 'cipher/data_o_reg[35]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[4][2]' (FDE) to 'cipher/data_o_reg[34]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[4][1]' (FDE) to 'cipher/data_o_reg[33]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[4][0]' (FDE) to 'cipher/data_o_reg[32]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[8][5]' (FDE) to 'cipher/data_o_reg[69]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[8][4]' (FDE) to 'cipher/data_o_reg[68]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[8][3]' (FDE) to 'cipher/data_o_reg[67]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[8][2]' (FDE) to 'cipher/data_o_reg[66]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[8][1]' (FDE) to 'cipher/data_o_reg[65]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[8][0]' (FDE) to 'cipher/data_o_reg[64]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[12][5]' (FDE) to 'cipher/data_o_reg[101]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[12][4]' (FDE) to 'cipher/data_o_reg[100]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[12][3]' (FDE) to 'cipher/data_o_reg[99]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[12][2]' (FDE) to 'cipher/data_o_reg[98]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[12][1]' (FDE) to 'cipher/data_o_reg[97]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[12][0]' (FDE) to 'cipher/data_o_reg[96]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[1][5]' (FDE) to 'cipher/data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[1][4]' (FDE) to 'cipher/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[1][3]' (FDE) to 'cipher/data_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[1][2]' (FDE) to 'cipher/data_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[1][1]' (FDE) to 'cipher/data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[1][0]' (FDE) to 'cipher/data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[5][5]' (FDE) to 'cipher/data_o_reg[45]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[5][4]' (FDE) to 'cipher/data_o_reg[44]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[5][3]' (FDE) to 'cipher/data_o_reg[43]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[5][2]' (FDE) to 'cipher/data_o_reg[42]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[5][1]' (FDE) to 'cipher/data_o_reg[41]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[5][0]' (FDE) to 'cipher/data_o_reg[40]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[9][5]' (FDE) to 'cipher/data_o_reg[77]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[9][4]' (FDE) to 'cipher/data_o_reg[76]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[9][3]' (FDE) to 'cipher/data_o_reg[75]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[9][2]' (FDE) to 'cipher/data_o_reg[74]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[9][1]' (FDE) to 'cipher/data_o_reg[73]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[9][0]' (FDE) to 'cipher/data_o_reg[72]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[13][5]' (FDE) to 'cipher/data_o_reg[109]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[13][4]' (FDE) to 'cipher/data_o_reg[108]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[13][3]' (FDE) to 'cipher/data_o_reg[107]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[13][2]' (FDE) to 'cipher/data_o_reg[106]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[13][1]' (FDE) to 'cipher/data_o_reg[105]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[13][0]' (FDE) to 'cipher/data_o_reg[104]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[2][5]' (FDE) to 'cipher/data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[2][4]' (FDE) to 'cipher/data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[2][3]' (FDE) to 'cipher/data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[2][2]' (FDE) to 'cipher/data_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[2][1]' (FDE) to 'cipher/data_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[2][0]' (FDE) to 'cipher/data_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[6][5]' (FDE) to 'cipher/data_o_reg[53]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[6][4]' (FDE) to 'cipher/data_o_reg[52]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[6][3]' (FDE) to 'cipher/data_o_reg[51]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[6][2]' (FDE) to 'cipher/data_o_reg[50]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[6][1]' (FDE) to 'cipher/data_o_reg[49]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[6][0]' (FDE) to 'cipher/data_o_reg[48]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[10][5]' (FDE) to 'cipher/data_o_reg[85]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[10][4]' (FDE) to 'cipher/data_o_reg[84]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[10][3]' (FDE) to 'cipher/data_o_reg[83]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[10][2]' (FDE) to 'cipher/data_o_reg[82]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[10][1]' (FDE) to 'cipher/data_o_reg[81]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[10][0]' (FDE) to 'cipher/data_o_reg[80]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[14][5]' (FDE) to 'cipher/data_o_reg[117]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[14][4]' (FDE) to 'cipher/data_o_reg[116]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[14][3]' (FDE) to 'cipher/data_o_reg[115]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[14][2]' (FDE) to 'cipher/data_o_reg[114]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[14][1]' (FDE) to 'cipher/data_o_reg[113]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[14][0]' (FDE) to 'cipher/data_o_reg[112]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[3][5]' (FDE) to 'cipher/data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[3][4]' (FDE) to 'cipher/data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[3][3]' (FDE) to 'cipher/data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[3][2]' (FDE) to 'cipher/data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[3][1]' (FDE) to 'cipher/data_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[3][0]' (FDE) to 'cipher/data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[7][5]' (FDE) to 'cipher/data_o_reg[61]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[7][4]' (FDE) to 'cipher/data_o_reg[60]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[7][3]' (FDE) to 'cipher/data_o_reg[59]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[7][2]' (FDE) to 'cipher/data_o_reg[58]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[7][1]' (FDE) to 'cipher/data_o_reg[57]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[7][0]' (FDE) to 'cipher/data_o_reg[56]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[11][5]' (FDE) to 'cipher/data_o_reg[93]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[11][4]' (FDE) to 'cipher/data_o_reg[92]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[11][3]' (FDE) to 'cipher/data_o_reg[91]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[11][2]' (FDE) to 'cipher/data_o_reg[90]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[11][1]' (FDE) to 'cipher/data_o_reg[89]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[11][0]' (FDE) to 'cipher/data_o_reg[88]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[15][5]' (FDE) to 'cipher/data_o_reg[125]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[15][4]' (FDE) to 'cipher/data_o_reg[124]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[15][3]' (FDE) to 'cipher/data_o_reg[123]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[15][2]' (FDE) to 'cipher/data_o_reg[122]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[15][1]' (FDE) to 'cipher/data_o_reg[121]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[15][0]' (FDE) to 'cipher/data_o_reg[120]'
INFO: [Synth 8-3886] merging instance 'cipher/data_key_result_bytes_reg[0][6]' (FDE) to 'cipher/data_o_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[15]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[15]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[15]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[14]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[13]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[12]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[11]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[10]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[8]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[6]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[5]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[4]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[3]_rep[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[2]_rep[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/data_galua_in_reg[1]_rep[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cipher/next_st_reg[3]__0/Q' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cipher/next_st_reg[2]__0/Q' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cipher/next_st_reg[1]__0/Q' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cipher/next_st_reg[0]__0/Q' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.srcs/sources_1/new/cipher.sv:75]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
|cipher      | p_0_out    | 256x8         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    24|
|4     |LUT3 |     5|
|5     |LUT4 |    17|
|6     |LUT5 |     3|
|7     |LUT6 |    56|
|8     |FDCE |    34|
|9     |FDRE |   145|
|10    |FDSE |     1|
|11    |IBUF |    47|
|12    |OBUF |    34|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   368|
|2     |  cipher |cipher |     6|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 790.828 ; gain = 493.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 790.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 136 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 863.051 ; gain = 565.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_project/PR_VER/SystemOnChip/SystemOnChip/SystemOnChip.runs/synth_1/kuznechik_cipher_apb_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kuznechik_cipher_apb_wrapper_utilization_synth.rpt -pb kuznechik_cipher_apb_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 20:08:33 2023...
