0.7
2020.2
Oct 13 2023
20:47:58
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.sim/sim_1/synth/timing/xsim/tdc_tb_time_synth.v,1721630333,verilog,,A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v,,TDC;clocks;debouncer;debouncer__3;glbl;top_level,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v,1721600272,verilog,,,,tdc_tb,,,,,,,,
