Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Test_WAVreader.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Test_WAVreader.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Test_WAVreader"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Test_WAVreader
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/swilgosz/wav_player_v1/KbdDec.vhd" in Library work.
Entity <KbdDec> compiled.
Entity <KbdDec> (Architecture <RTL>) compiled.
Compiling vhdl file "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" in Library work.
Entity <test_wavreader> compiled.
Entity <test_wavreader> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Test_WAVreader> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM_SendSamples> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KbdDec> in library <work> (architecture <RTL>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Test_WAVreader> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" line 163: Instantiating black box module <WAVreader>.
WARNING:Xst:753 - "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" line 199: Unconnected output port 'SF_CE0' of component 'DACWrite'.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" line 199: Instantiating black box module <DACWrite>.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" line 219: Instantiating black box module <LCD1x64>.
WARNING:Xst:753 - "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" line 230: Unconnected output port 'E0' of component 'PS2_Kbd'.
WARNING:Xst:753 - "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" line 230: Unconnected output port 'F0' of component 'PS2_Kbd'.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf" line 230: Instantiating black box module <PS2_Kbd>.
Entity <Test_WAVreader> analyzed. Unit <Test_WAVreader> generated.

Analyzing Entity <FSM_SendSamples> in library <work> (Architecture <behavioral>).
Entity <FSM_SendSamples> analyzed. Unit <FSM_SendSamples> generated.

Analyzing Entity <KbdDec> in library <work> (Architecture <RTL>).
Entity <KbdDec> analyzed. Unit <KbdDec> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FSM_SendSamples>.
    Related source file is "C:/Users/lab/Desktop/swks/wav_player_v1/FSM_SendSamples.vhd".
WARNING:Xst:647 - Input <SampL<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SampR<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | sreset                                         |
    | Power Up State     | sreset                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_SendSamples> synthesized.


Synthesizing Unit <KbdDec>.
    Related source file is "C:/Users/lab/Desktop/swilgosz/wav_player_v1/KbdDec.vhd".
Unit <KbdDec> synthesized.


Synthesizing Unit <Test_WAVreader>.
    Related source file is "C:/Users/lab/Desktop/swilgosz/wav_player_v1/Test_WAVreader.vhf".
WARNING:Xst:653 - Signal <XLXI_2_Abort_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Line<47:8>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000.
Unit <Test_WAVreader> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_30/State/FSM> on signal <State[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 sreset | 000
 sready | 001
 swaitl | 011
 ssendl | 010
 swaitr | 110
 ssendr | 111
--------------------
Reading core <WAVreader.ngc>.
Reading core <DACWrite.ngc>.
Reading core <LCD1x64.ngc>.
Reading core <PS2_Kbd.ngc>.
Loading core <WAVreader> for timing and area information for instance <XLXI_2>.
Loading core <DACWrite> for timing and area information for instance <XLXI_31>.
Loading core <LCD1x64> for timing and area information for instance <XLXI_40>.
Loading core <PS2_Kbd> for timing and area information for instance <XLXI_82>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Test_WAVreader> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Test_WAVreader, actual ratio is 19.
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_40> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_40> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_40> is equivalent to the following FF/Latch : <State_16_1> 
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_40> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_40> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_40> is equivalent to the following FF/Latch : <State_16_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Test_WAVreader.ngr
Top Level Output File Name         : Test_WAVreader
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 2188
#      GND                         : 5
#      INV                         : 62
#      LUT1                        : 103
#      LUT2                        : 195
#      LUT2_D                      : 7
#      LUT2_L                      : 10
#      LUT3                        : 332
#      LUT3_D                      : 15
#      LUT3_L                      : 19
#      LUT4                        : 666
#      LUT4_D                      : 58
#      LUT4_L                      : 75
#      MULT_AND                    : 9
#      MUXCY                       : 290
#      MUXF5                       : 47
#      MUXF6                       : 10
#      MUXF7                       : 5
#      OR2                         : 2
#      VCC                         : 5
#      XORCY                       : 273
# FlipFlops/Latches                : 760
#      FD                          : 120
#      FDC                         : 3
#      FDE                         : 185
#      FDR                         : 97
#      FDRE                        : 212
#      FDRS                        : 19
#      FDRSE                       : 9
#      FDS                         : 113
#      FDSE                        : 2
# RAMS                             : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 5
#      IOBUF                       : 4
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      893  out of   4656    19%  
 Number of Slice Flip Flops:            760  out of   9312     8%  
 Number of 4 input LUTs:               1542  out of   9312    16%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 761   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN_SOUTH                          | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.408ns (Maximum Frequency: 87.658MHz)
   Minimum input arrival time before clock: 6.760ns
   Maximum output required time after clock: 7.731ns
   Maximum combinational path delay: 7.263ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 11.408ns (frequency: 87.658MHz)
  Total number of paths / destination ports: 40312 / 1589
-------------------------------------------------------------------------
Delay:               11.408ns (Levels of Logic = 11)
  Source:            XLXI_82/reg11b_1 (FF)
  Destination:       XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_82/reg11b_1 to XLXI_2/XLXI_1/XLXI_90/State_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  reg11b_1 (DO<0>)
     end scope: 'XLXI_82'
     LUT3:I0->O            2   0.704   0.622  XLXI_86/DEC<0>42 (N6)
     LUT4:I0->O            1   0.704   0.000  XLXI_86/DEC<0>38_F (N15)
     MUXF5:I0->O           3   0.321   0.706  XLXI_86/DEC<0>38 (Line<0>)
     begin scope: 'XLXI_2'
     LUT4_L:I0->LO         1   0.704   0.275  XLXI_1/XLXI_90/NextState_and000410 (XLXI_1/XLXI_90/NextState_and000410)
     LUT4:I0->O            1   0.704   0.595  XLXI_1/XLXI_90/NextState_and000468 (XLXI_1/XLXI_90/NextState_and000468)
     LUT3_D:I0->LO         1   0.704   0.135  XLXI_1/XLXI_90/NextState_and0004180 (N534)
     LUT4:I2->O            1   0.704   0.595  XLXI_1/XLXI_90/State_mux0002<8>126 (XLXI_1/XLXI_90/State_mux0002<8>126)
     LUT4:I0->O            1   0.704   0.000  XLXI_1/XLXI_90/State_mux0002<8>150_F (N496)
     MUXF5:I0->O           1   0.321   0.424  XLXI_1/XLXI_90/State_mux0002<8>150 (XLXI_1/XLXI_90/State_mux0002<8>150)
     LUT4:I3->O            1   0.704   0.000  XLXI_1/XLXI_90/State_mux0002<8>1771 (XLXI_1/XLXI_90/State_mux0002<8>177)
     FDS:D                     0.308          XLXI_1/XLXI_90/State_23
    ----------------------------------------
    Total                     11.408ns (7.173ns logic, 4.235ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 185 / 181
-------------------------------------------------------------------------
Offset:              6.760ns (Levels of Logic = 5)
  Source:            BTN_SOUTH (PAD)
  Destination:       XLXI_2/XLXI_3/State_16 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: BTN_SOUTH to XLXI_2/XLXI_3/State_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           102   1.218   1.288  BTN_SOUTH_IBUF (BTN_SOUTH_IBUF)
     begin scope: 'XLXI_2'
     LUT4:I3->O            4   0.704   0.591  XLXI_3/State_mux0006<17>1211 (XLXI_3/N34)
     LUT4:I3->O           18   0.704   1.243  XLXI_3/State_mux0006<17>121 (XLXI_3/N25)
     LUT3:I0->O            1   0.704   0.000  XLXI_3/State_mux0006<21>11 (XLXI_3/State_mux0006<21>1)
     FD:D                      0.308          XLXI_3/State_2
    ----------------------------------------
    Total                      6.760ns (3.638ns logic, 3.122ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 41 / 18
-------------------------------------------------------------------------
Offset:              7.731ns (Levels of Logic = 4)
  Source:            XLXI_2/XLXI_1/XLXI_86/XLXI_2/State_2 (FF)
  Destination:       SDC_MOSI (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_2/State_2 to SDC_MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.591   1.108  XLXI_1/XLXI_86/XLXI_2/State_2 (XLXI_1/XLXI_86/XLXI_2/State<2>)
     LUT3:I0->O            8   0.704   0.932  XLXI_1/XLXI_86/XLXI_2/TxByteCE_cmp_eq000011 (XLXI_1/XLXI_86/XLXI_2/N7)
     LUT3:I0->O            1   0.704   0.420  XLXI_1/XLXI_86/XLXI_2/MOSI1 (SDC_MOSI)
     end scope: 'XLXI_2'
     OBUF:I->O                 3.272          SDC_MOSI_OBUF (SDC_MOSI)
    ----------------------------------------
    Total                      7.731ns (5.271ns logic, 2.460ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.263ns (Levels of Logic = 4)
  Source:            Clk_50MHz (PAD)
  Destination:       SPI_SCK (PAD)

  Data Path: Clk_50MHz to SPI_SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          763   1.457   1.410  Clk_50MHz_BUFGP (Clk_50MHz_BUFGP)
     begin scope: 'XLXI_31'
     INV:I->O              1   0.704   0.420  SPI_SCK1_INV_0 (SPI_SCK)
     end scope: 'XLXI_31'
     OBUF:I->O                 3.272          SPI_SCK_OBUF (SPI_SCK)
    ----------------------------------------
    Total                      7.263ns (5.433ns logic, 1.830ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.41 secs
 
--> 

Total memory usage is 228532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    6 (   0 filtered)

