// Seed: 4111651512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  if (1) begin
    initial begin
      $display(1 - id_1);
    end
  end : id_2
  else begin : id_3
    for (id_4 = 1'b0; 1; id_3 = id_4) begin : id_5
      always begin
        id_4 = id_2;
      end
      if (id_4) assign id_5 = 1;
    end
  end
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    output wor  id_0,
    output tri1 id_1,
    input  tri1 id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
