// Seed: 1260254542
module module_0 ();
  wire id_1;
  wire id_2;
  assign id_2 = id_1 - 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign id_1 = id_2;
  module_0();
  wire id_3 = (id_3);
  assign id_1[1] = id_2;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    @(posedge (1)) #1 id_2 = 1;
    if (id_2) begin
      id_4 <= 1;
    end else begin
      $display(1, id_4);
    end
  end
  assign id_4 = id_4;
  module_0();
endmodule
