5 18 1fd01 3 4 ffffffff *
8 /home/trevorw/projects/devel/covered/diags/verilog 2 -t (main) 2 -vcd (clog2.3.vcd) 2 -o (clog2.3.cdd) 2 -v (clog2.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 clog2.3.v 8 27 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1070015 1 0 4 0 5 17 0 1f 0 0 0 0
1 b 2 11 1070015 1 0 5 0 6 17 0 3f 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 clog2.3.v 13 16 1 
2 2 14 14 14 60006 1 0 1004 0 0 32 48 0 0
2 3 14 14 14 20002 0 1 1410 0 0 5 1 a
2 4 14 14 14 20006 1 37 16 2 3
2 5 15 15 15 60006 1 0 1004 0 0 32 48 0 0
2 6 15 15 15 20002 0 1 1410 0 0 6 1 b
2 7 15 15 15 20006 1 37 16 5 6
4 4 11 7 7 4
4 7 0 0 0 4
3 1 main.u$1 "main.u$1" 0 clog2.3.v 18 25 1 
