{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591620645946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591620645952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 08 13:50:45 2020 " "Processing started: Mon Jun 08 13:50:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591620645952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620645952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU0a -c TASK_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620645953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591620646600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591620646601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_state_machine/rnd_fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_state_machine/rnd_fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_FBCV_Project_StateMachine_V1 " "Found entity 1: RND_FBCV_Project_StateMachine_V1" {  } { { "RND_State_Machine/RND_FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_State_Machine/RND_FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_state_machine/rnd_comblogstate_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd_state_machine/rnd_comblogstate_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 RND_COMBLOGSTATE_VERILOG " "Found entity 1: RND_COMBLOGSTATE_VERILOG" {  } { { "RND_State_Machine/RND_COMBLOGSTATE_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_State_Machine/RND_COMBLOGSTATE_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft " "Found entity 1: shiftleft" {  } { { "PSEUDORAND/shiftleft.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/shiftleft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/multiply16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/multiply16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply16 " "Found entity 1: multiply16" {  } { { "PSEUDORAND/multiply16.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/multiply.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/multiply.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "PSEUDORAND/buffer.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1514.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1514.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1514 " "Found entity 1: bit1514" {  } { { "PSEUDORAND/bit1514.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1514.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1312.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1312.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1312 " "Found entity 1: bit1312" {  } { { "PSEUDORAND/bit1312.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1312.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit1110.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit1110.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1110 " "Found entity 1: bit1110" {  } { { "PSEUDORAND/bit1110.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit1110.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit98.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit98.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit98 " "Found entity 1: bit98" {  } { { "PSEUDORAND/bit98.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit98.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit76.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit76.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit76 " "Found entity 1: bit76" {  } { { "PSEUDORAND/bit76.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit76.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit54.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit54.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit54 " "Found entity 1: bit54" {  } { { "PSEUDORAND/bit54.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit54.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudorand/bit32.v 1 1 " "Found 1 design units, including 1 entities, in source file pseudorand/bit32.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit32 " "Found entity 1: bit32" {  } { { "PSEUDORAND/bit32.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/bit32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK1 " "Found entity 1: TASK1" {  } { { "TASK1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitRegister " "Found entity 1: ThreeBitRegister" {  } { { "ThreeBitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/ThreeBitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGSTATE " "Found entity 1: COMBLOGSTATE" {  } { { "COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK3 " "Found entity 1: TASK3" {  } { { "TASK3.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comblogfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file comblogfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMBLOGFETCH " "Found entity 1: COMBLOGFETCH" {  } { { "COMBLOGFETCH.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/COMBLOGFETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4 " "Found entity 1: TASK4" {  } { { "TASK4.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_MACHINE_BDF " "Found entity 1: STATE_MACHINE_BDF" {  } { { "STATE_MACHINE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/STATE_MACHINE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE_BDF " "Found entity 1: DECODE_BDF" {  } { { "DECODE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/DECODE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4_v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task4_v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK4_V2 " "Found entity 1: TASK4_V2" {  } { { "TASK4_V2.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK4_V2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK5 " "Found entity 1: TASK5" {  } { { "TASK5.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_TEST " "Found entity 1: PC_TEST" {  } { { "PC_TEST.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PC_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BitRegister " "Found entity 1: BitRegister" {  } { { "BitRegister.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/BitRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE " "Found entity 1: FORCE" {  } { { "FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "force_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file force_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FORCE_BDF " "Found entity 1: FORCE_BDF" {  } { { "FORCE_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FORCE_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK6 " "Found entity 1: TASK6" {  } { { "TASK6.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_test_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_test_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG_TEST_BDF " "Found entity 1: SHIFTREG_TEST_BDF" {  } { { "SHIFTREG_TEST_BDF.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/SHIFTREG_TEST_BDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eq_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file eq_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 EQ " "Found entity 1: EQ" {  } { { "EQ_VERILOG.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/EQ_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK7 " "Found entity 1: TASK7" {  } { { "TASK7.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file task8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TASK8 " "Found entity 1: TASK8" {  } { { "TASK8.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TASK8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelining_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelining_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPELINING_V1 " "Found entity 1: PIPELINING_V1" {  } { { "PIPELINING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PIPELINING_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_V1 " "Found entity 1: Project_V1" {  } { { "Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file fibonacci_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fibonacci_ALU_Decoder " "Found entity 1: Fibonacci_ALU_Decoder" {  } { { "Fibonacci_ALU.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/Fibonacci_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_RAM " "Found entity 1: FBCV_RAM" {  } { { "FBCV_RAM.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbc_forcelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file fbc_forcelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_FORCE " "Found entity 1: FBCV_FORCE" {  } { { "FBC_FORCELOGIC.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBC_FORCELOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_StateMachine_V1 " "Found entity 1: Project_StateMachine_V1" {  } { { "Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_lpm_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_lpm_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_LPM_COUNTER " "Found entity 1: TEST_LPM_COUNTER" {  } { { "TEST_LPM_COUNTER.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/TEST_LPM_COUNTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_comblogstate.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_comblogstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_COMBLOGSTATE_VERILOG " "Found entity 1: FBCV_COMBLOGSTATE_VERILOG" {  } { { "FBCV_COMBLOGSTATE.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_COMBLOGSTATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_testing_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_testing_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Testing_V1 " "Found entity 1: FBCV_Testing_V1" {  } { { "FBCV_Testing_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Testing_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_V1 " "Found entity 1: FBCV_Project_V1" {  } { { "FBCV_Project_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_fibonacci_alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_fibonacci_alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_ALU_Decoder " "Found entity 1: FBCV_ALU_Decoder" {  } { { "FBCV_Fibonacci_ALU_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Fibonacci_ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fbcv_project_statemachine_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fbcv_project_statemachine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FBCV_Project_StateMachine_V1 " "Found entity 1: FBCV_Project_StateMachine_V1" {  } { { "FBCV_Project_StateMachine_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/FBCV_Project_StateMachine_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_double_pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_double_pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_DOUBLE_PC " "Found entity 1: RND_DOUBLE_PC" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rndc_final_y_and_final_sum_calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rndc_final_y_and_final_sum_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR " "Found entity 1: RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR" {  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_testing_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rnd_testing_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RND_TESTING_V1 " "Found entity 1: RND_TESTING_V1" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rnd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rnd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RND_DECODER " "Found entity 1: RND_DECODER" {  } { { "RND_Decoder.v" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620663539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620663539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RND_TESTING_V1 " "Elaborating entity \"RND_TESTING_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591620663818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RND_DECODER RND_DECODER:inst9 " "Elaborating entity \"RND_DECODER\" for hierarchy \"RND_DECODER:inst9\"" {  } { { "RND_TESTING_V1.bdf" "inst9" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 72 656 920 280 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620663880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RND_DOUBLE_PC RND_DOUBLE_PC:inst " "Elaborating entity \"RND_DOUBLE_PC\" for hierarchy \"RND_DOUBLE_PC:inst\"" {  } { { "RND_TESTING_V1.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 104 184 496 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620663900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "STEP_PC" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 456 504 640 656 "STEP_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC " "Elaborated megafunction instantiation \"RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 456 504 640 656 "STEP_PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC " "Instantiated megafunction \"RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664106 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 456 504 640 656 "STEP_PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620664106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slh " "Found entity 1: cntr_slh" {  } { { "db/cntr_slh.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_slh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620664211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620664211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slh RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\|cntr_slh:auto_generated " "Elaborating entity \"cntr_slh\" for hierarchy \"RND_DOUBLE_PC:inst\|LPM_COUNTER:STEP_PC\|cntr_slh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO\"" {  } { { "RND_DOUBLE_PC.bdf" "ZERO" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 504 112 224 552 "ZERO" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO " "Elaborated megafunction instantiation \"RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 504 112 224 552 "ZERO" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO " "Instantiated megafunction \"RND_DOUBLE_PC:inst\|LPM_CONSTANT:ZERO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664289 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 504 112 224 552 "ZERO" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620664289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Elaborating entity \"BUSMUX\" for hierarchy \"RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\"" {  } { { "RND_DOUBLE_PC.bdf" "MUX_LOOP_VALUE" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Elaborated megafunction instantiation \"RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Instantiated megafunction \"RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664325 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620664325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000 RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE " "Elaborated megafunction instantiation \"RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\", which is child of megafunction instantiation \"RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 208 856 968 296 "MUX_LOOP_VALUE" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620664478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620664478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_psc RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\|mux_psc:auto_generated " "Elaborating entity \"mux_psc\" for hierarchy \"RND_DOUBLE_PC:inst\|BUSMUX:MUX_LOOP_VALUE\|lpm_mux:\$00000\|mux_psc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "RND_PC" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 240 616 752 440 "RND_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC " "Elaborated megafunction instantiation \"RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 240 616 752 440 "RND_PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC " "Instantiated megafunction \"RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664523 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 240 616 752 440 "RND_PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620664523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ff " "Found entity 1: cntr_9ff" {  } { { "db/cntr_9ff.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_9ff.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620664590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620664590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9ff RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\|cntr_9ff:auto_generated " "Elaborating entity \"cntr_9ff\" for hierarchy \"RND_DOUBLE_PC:inst\|LPM_COUNTER:RND_PC\|cntr_9ff:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8\"" {  } { { "RND_DOUBLE_PC.bdf" "N_EQ_8" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 200 120 232 248 "N_EQ_8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8 " "Elaborated megafunction instantiation \"RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8\"" {  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 200 120 232 248 "N_EQ_8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8 " "Instantiated megafunction \"RND_DOUBLE_PC:inst\|LPM_CONSTANT:N_EQ_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 8 " "Parameter \"LPM_CVALUE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664668 ""}  } { { "RND_DOUBLE_PC.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_DOUBLE_PC.bdf" { { 200 120 232 248 "N_EQ_8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620664668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply16 multiply16:inst3 " "Elaborating entity \"multiply16\" for hierarchy \"multiply16:inst3\"" {  } { { "RND_TESTING_V1.bdf" "inst3" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 384 560 776 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB multiply16:inst3\|LPM_ADD_SUB:inst22 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"multiply16:inst3\|LPM_ADD_SUB:inst22\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst22" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 144 2312 2472 312 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply16:inst3\|LPM_ADD_SUB:inst22 " "Elaborated megafunction instantiation \"multiply16:inst3\|LPM_ADD_SUB:inst22\"" {  } { { "PSEUDORAND/multiply16.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 144 2312 2472 312 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply16:inst3\|LPM_ADD_SUB:inst22 " "Instantiated megafunction \"multiply16:inst3\|LPM_ADD_SUB:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664735 ""}  } { { "PSEUDORAND/multiply16.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 144 2312 2472 312 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620664735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1bc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1bc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1bc " "Found entity 1: add_sub_1bc" {  } { { "db/add_sub_1bc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_1bc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620664828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620664828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1bc multiply16:inst3\|LPM_ADD_SUB:inst22\|add_sub_1bc:auto_generated " "Elaborating entity \"add_sub_1bc\" for hierarchy \"multiply16:inst3\|LPM_ADD_SUB:inst22\|add_sub_1bc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply multiply16:inst3\|multiply:inst " "Elaborating entity \"multiply\" for hierarchy \"multiply16:inst3\|multiply:inst\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 24 320 560 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer multiply16:inst3\|multiply:inst\|buffer:inst2 " "Elaborating entity \"buffer\" for hierarchy \"multiply16:inst3\|multiply:inst\|buffer:inst2\"" {  } { { "PSEUDORAND/multiply.bdf" "inst2" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 184 456 648 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"multiply16:inst3\|multiply:inst\|BUSMUX:inst4\"" {  } { { "PSEUDORAND/multiply.bdf" "inst4" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"multiply16:inst3\|multiply:inst\|BUSMUX:inst4\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Instantiated megafunction \"multiply16:inst3\|multiply:inst\|BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620664926 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620664926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000 multiply16:inst3\|multiply:inst\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"multiply16:inst3\|multiply:inst\|BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 136 320 432 224 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620664946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620665013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620665013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"multiply16:inst3\|multiply:inst\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"multiply16:inst3\|multiply:inst\|BUSMUX:inst12\"" {  } { { "PSEUDORAND/multiply.bdf" "inst12" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"multiply16:inst3\|multiply:inst\|BUSMUX:inst12\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Instantiated megafunction \"multiply16:inst3\|multiply:inst\|BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665049 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620665049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000 multiply16:inst3\|multiply:inst\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"multiply16:inst3\|multiply:inst\|BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 240 320 432 328 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620665134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620665134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"multiply16:inst3\|multiply:inst\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft multiply16:inst3\|multiply:inst\|shiftleft:inst7 " "Elaborating entity \"shiftleft\" for hierarchy \"multiply16:inst3\|multiply:inst\|shiftleft:inst7\"" {  } { { "PSEUDORAND/multiply.bdf" "inst7" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 288 88 296 368 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11\"" {  } { { "PSEUDORAND/multiply.bdf" "inst11" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 536 1056 1168 584 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11 " "Elaborated megafunction instantiation \"multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 536 1056 1168 584 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11 " "Instantiated megafunction \"multiply16:inst3\|multiply:inst\|LPM_CONSTANT:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665210 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 536 1056 1168 584 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620665210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10 " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10\"" {  } { { "PSEUDORAND/multiply.bdf" "inst10" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 352 872 1008 496 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10 " "Elaborated megafunction instantiation \"multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10\"" {  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 352 872 1008 496 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10 " "Instantiated megafunction \"multiply16:inst3\|multiply:inst\|LPM_SHIFTREG:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665255 ""}  } { { "PSEUDORAND/multiply.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply.bdf" { { 352 872 1008 496 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620665255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit98 multiply16:inst3\|bit98:inst13 " "Elaborating entity \"bit98\" for hierarchy \"multiply16:inst3\|bit98:inst13\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst13" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 48 1104 1296 128 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit32 multiply16:inst3\|bit32:inst8 " "Elaborating entity \"bit32\" for hierarchy \"multiply16:inst3\|bit32:inst8\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst8" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 136 1112 1304 216 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1110 multiply16:inst3\|bit1110:inst12 " "Elaborating entity \"bit1110\" for hierarchy \"multiply16:inst3\|bit1110:inst12\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst12" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 224 1104 1296 304 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit54 multiply16:inst3\|bit54:inst15 " "Elaborating entity \"bit54\" for hierarchy \"multiply16:inst3\|bit54:inst15\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst15" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 312 1104 1296 392 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1312 multiply16:inst3\|bit1312:inst11 " "Elaborating entity \"bit1312\" for hierarchy \"multiply16:inst3\|bit1312:inst11\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst11" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 392 1104 1296 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit76 multiply16:inst3\|bit76:inst14 " "Elaborating entity \"bit76\" for hierarchy \"multiply16:inst3\|bit76:inst14\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst14" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 480 1104 1296 560 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1514 multiply16:inst3\|bit1514:inst9 " "Elaborating entity \"bit1514\" for hierarchy \"multiply16:inst3\|bit1514:inst9\"" {  } { { "PSEUDORAND/multiply16.bdf" "inst9" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/PSEUDORAND/multiply16.bdf" { { 568 1104 1296 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:A_VALUE " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:A_VALUE\"" {  } { { "RND_TESTING_V1.bdf" "A_VALUE" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 584 392 504 632 "A_VALUE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:A_VALUE " "Elaborated megafunction instantiation \"LPM_CONSTANT:A_VALUE\"" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 584 392 504 632 "A_VALUE" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:A_VALUE " "Instantiated megafunction \"LPM_CONSTANT:A_VALUE\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 3 " "Parameter \"LPM_CVALUE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665618 ""}  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 584 392 504 632 "A_VALUE" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620665618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:Y_PRIME_REG " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:Y_PRIME_REG\"" {  } { { "RND_TESTING_V1.bdf" "Y_PRIME_REG" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 280 1808 1944 480 "Y_PRIME_REG" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:Y_PRIME_REG " "Elaborated megafunction instantiation \"LPM_COUNTER:Y_PRIME_REG\"" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 280 1808 1944 480 "Y_PRIME_REG" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:Y_PRIME_REG " "Instantiated megafunction \"LPM_COUNTER:Y_PRIME_REG\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665644 ""}  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 280 1808 1944 480 "Y_PRIME_REG" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620665644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_inh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_inh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_inh " "Found entity 1: cntr_inh" {  } { { "db/cntr_inh.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/cntr_inh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620665710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620665710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_inh LPM_COUNTER:Y_PRIME_REG\|cntr_inh:auto_generated " "Elaborating entity \"cntr_inh\" for hierarchy \"LPM_COUNTER:Y_PRIME_REG\|cntr_inh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2 " "Elaborating entity \"RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR\" for hierarchy \"RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\"" {  } { { "RND_TESTING_V1.bdf" "inst2" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 320 976 1288 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\"" {  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "inst3" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { { 288 968 1128 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3 " "Elaborated megafunction instantiation \"RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\"" {  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { { 288 968 1128 456 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3 " "Instantiated megafunction \"RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665769 ""}  } { { "RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR.bdf" { { 288 968 1128 456 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620665769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dlb " "Found entity 1: add_sub_dlb" {  } { { "db/add_sub_dlb.tdf" "" { Text "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/db/add_sub_dlb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591620665832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620665832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dlb RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\|add_sub_dlb:auto_generated " "Elaborating entity \"add_sub_dlb\" for hierarchy \"RNDC_FINAL_Y_AND_FINAL_SUM_CALCULATOR:inst2\|LPM_ADD_SUB:inst3\|add_sub_dlb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:S_VALUE " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:S_VALUE\"" {  } { { "RND_TESTING_V1.bdf" "S_VALUE" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 360 40 152 408 "S_VALUE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:S_VALUE " "Elaborated megafunction instantiation \"LPM_CONSTANT:S_VALUE\"" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 360 40 152 408 "S_VALUE" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620665887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:S_VALUE " "Instantiated megafunction \"LPM_CONSTANT:S_VALUE\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 5 " "Parameter \"LPM_CVALUE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591620665887 ""}  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { 360 40 152 408 "S_VALUE" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591620665887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LOOP_VALUE_OUT_TEST\[15\] GND " "Pin \"LOOP_VALUE_OUT_TEST\[15\]\" is stuck at GND" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { -48 1336 1594 -32 "LOOP_VALUE_OUT_TEST\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591620667320 "|RND_TESTING_V1|LOOP_VALUE_OUT_TEST[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOOP_VALUE_OUT_TEST\[14\] GND " "Pin \"LOOP_VALUE_OUT_TEST\[14\]\" is stuck at GND" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { -48 1336 1594 -32 "LOOP_VALUE_OUT_TEST\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591620667320 "|RND_TESTING_V1|LOOP_VALUE_OUT_TEST[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOOP_VALUE_OUT_TEST\[13\] GND " "Pin \"LOOP_VALUE_OUT_TEST\[13\]\" is stuck at GND" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { -48 1336 1594 -32 "LOOP_VALUE_OUT_TEST\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591620667320 "|RND_TESTING_V1|LOOP_VALUE_OUT_TEST[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LOOP_VALUE_OUT_TEST\[12\] GND " "Pin \"LOOP_VALUE_OUT_TEST\[12\]\" is stuck at GND" {  } { { "RND_TESTING_V1.bdf" "" { Schematic "C:/Users/Vasilis/Desktop/V3 DECA SPRING - ELEC40006 Testing On Simple MU0/RND_TESTING_V1.bdf" { { -48 1336 1594 -32 "LOOP_VALUE_OUT_TEST\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591620667320 "|RND_TESTING_V1|LOOP_VALUE_OUT_TEST[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591620667320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591620667657 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591620668119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591620668596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591620668596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591620668962 ""} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Implemented 101 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591620668962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591620668962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591620668962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591620669047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 08 13:51:09 2020 " "Processing ended: Mon Jun 08 13:51:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591620669047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591620669047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591620669047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591620669047 ""}
