vendor_name = ModelSim
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/d_latch.v
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/d_flip_flop.v
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/lab1part1.v
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/counter.v
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/mux_4to1_case.v
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/seven_seg_decoder.v
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/d_flip_flop.vwf
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/d_latch.vwf
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/counter.vwf
source_file = 1, C:/Users/Adam/Programming/Verilog/3tb4/lab1part1/db/lab1part1.cbx.xml
design_name = mux_4to1_case
instance = comp, \out~output , out~output, mux_4to1_case, 1
instance = comp, \d~input , d~input, mux_4to1_case, 1
instance = comp, \c~input , c~input, mux_4to1_case, 1
instance = comp, \sel[0]~input , sel[0]~input, mux_4to1_case, 1
instance = comp, \sel[1]~input , sel[1]~input, mux_4to1_case, 1
instance = comp, \a~input , a~input, mux_4to1_case, 1
instance = comp, \b~input , b~input, mux_4to1_case, 1
instance = comp, \Mux0~0 , Mux0~0, mux_4to1_case, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, mux_4to1_case, 1
