# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 22:42:56

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_3mhz
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk_3mhz  | Frequency: 53.89 MHz  | Target: 3.00 MHz   | 
Clock: clk_app   | Frequency: 55.52 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb   | Frequency: 57.33 MHz  | Target: 48.01 MHz  | 
Clock: clki      | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_3mhz      clk_3mhz       333330           314774      N/A              N/A         N/A              N/A         N/A              N/A         
clk_3mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_3mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        83330            65317       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            3387        N/A              N/A         N/A              N/A         N/A              N/A         
clki          clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  4524         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  4496         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  15800         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  15800         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -3215       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -3546       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  12682                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  10907                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_3mhz
**************************************
Clock: clk_3mhz
Frequency: 53.89 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_14_21_5/lcout
Path End         : up_cnt_20_LC_13_20_1/in1
Capture Clock    : up_cnt_20_LC_13_20_1/clk
Setup Constraint : 333330p
Path slack       : 314774p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    8980
- Setup Time                                 -1060
-----------------------------------------   ------ 
End-of-path required time (ps)              341250

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   8980
+ Clock To Q                                1391
+ Data Path Delay                          16106
----------------------------------------   ----- 
End-of-path arrival time (ps)              26476
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_8_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1798/I                                       Odrv12                         0                 0  RISE       1
I__1798/O                                       Odrv12                      1073              1073  RISE       1
I__1800/I                                       Span12Mux_v                    0              1073  RISE       1
I__1800/O                                       Span12Mux_v                  980              2053  RISE       1
I__1802/I                                       Span12Mux_s10_v                0              2053  RISE       1
I__1802/O                                       Span12Mux_s10_v              781              2834  RISE       1
I__1803/I                                       Sp12to4                        0              2834  RISE       1
I__1803/O                                       Sp12to4                      596              3430  RISE       1
I__1804/I                                       Span4Mux_s2_v                  0              3430  RISE       1
I__1804/O                                       Span4Mux_s2_v                437              3867  RISE       1
I__1805/I                                       IoSpan4Mux                     0              3867  RISE       1
I__1805/O                                       IoSpan4Mux                   622              4490  RISE       1
I__1806/I                                       LocalMux                       0              4490  RISE       1
I__1806/O                                       LocalMux                    1099              5589  RISE       1
I__1807/I                                       IoInMux                        0              5589  RISE       1
I__1807/O                                       IoInMux                      662              6251  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6251  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7841  RISE      24
I__6591/I                                       gio2CtrlBuf                    0              7841  RISE       1
I__6591/O                                       gio2CtrlBuf                    0              7841  RISE       1
I__6592/I                                       GlobalMux                      0              7841  RISE       1
I__6592/O                                       GlobalMux                    252              8092  RISE       1
I__6595/I                                       ClkMux                         0              8092  RISE       1
I__6595/O                                       ClkMux                       887              8980  RISE       1
up_cnt_21_LC_14_21_5/clk                        LogicCell40_SEQ_MODE_1000      0              8980  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_14_21_5/lcout                      LogicCell40_SEQ_MODE_1000   1391             10370  314774  RISE      24
I__6605/I                                       LocalMux                       0             10370  314774  RISE       1
I__6605/O                                       LocalMux                    1099             11470  314774  RISE       1
I__6610/I                                       InMux                          0             11470  314774  RISE       1
I__6610/O                                       InMux                        662             12132  314774  RISE       1
up_cnt_RNI71AQ_20_LC_13_21_7/in1                LogicCell40_SEQ_MODE_0000      0             12132  314774  RISE       1
up_cnt_RNI71AQ_20_LC_13_21_7/lcout              LogicCell40_SEQ_MODE_0000   1179             13311  314774  RISE       2
I__5882/I                                       Odrv4                          0             13311  314774  RISE       1
I__5882/O                                       Odrv4                        596             13907  314774  RISE       1
I__5883/I                                       Span4Mux_h                     0             13907  314774  RISE       1
I__5883/O                                       Span4Mux_h                   517             14423  314774  RISE       1
I__5884/I                                       LocalMux                       0             14423  314774  RISE       1
I__5884/O                                       LocalMux                    1099             15523  314774  RISE       1
I__5886/I                                       InMux                          0             15523  314774  RISE       1
I__5886/O                                       InMux                        662             16185  314774  RISE       1
I__5888/I                                       CascadeMux                     0             16185  314774  RISE       1
I__5888/O                                       CascadeMux                     0             16185  314774  RISE       1
up_cnt_RNO_0_0_LC_14_19_0/in2                   LogicCell40_SEQ_MODE_0000      0             16185  314774  RISE       1
up_cnt_RNO_0_0_LC_14_19_0/carryout              LogicCell40_SEQ_MODE_0000    609             16794  314774  RISE       2
up_cnt_RNO_0_1_LC_14_19_1/carryin               LogicCell40_SEQ_MODE_0000      0             16794  314774  RISE       1
up_cnt_RNO_0_1_LC_14_19_1/carryout              LogicCell40_SEQ_MODE_0000    278             17072  314774  RISE       2
up_cnt_RNO_0_2_LC_14_19_2/carryin               LogicCell40_SEQ_MODE_0000      0             17072  314774  RISE       1
up_cnt_RNO_0_2_LC_14_19_2/carryout              LogicCell40_SEQ_MODE_0000    278             17350  314774  RISE       2
up_cnt_RNO_0_3_LC_14_19_3/carryin               LogicCell40_SEQ_MODE_0000      0             17350  314774  RISE       1
up_cnt_RNO_0_3_LC_14_19_3/carryout              LogicCell40_SEQ_MODE_0000    278             17628  314774  RISE       2
up_cnt_RNO_0_4_LC_14_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             17628  314774  RISE       1
up_cnt_RNO_0_4_LC_14_19_4/carryout              LogicCell40_SEQ_MODE_0000    278             17907  314774  RISE       2
up_cnt_RNO_0_5_LC_14_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             17907  314774  RISE       1
up_cnt_RNO_0_5_LC_14_19_5/carryout              LogicCell40_SEQ_MODE_0000    278             18185  314774  RISE       2
up_cnt_RNO_0_6_LC_14_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             18185  314774  RISE       1
up_cnt_RNO_0_6_LC_14_19_6/carryout              LogicCell40_SEQ_MODE_0000    278             18463  314774  RISE       2
up_cnt_RNO_0_7_LC_14_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             18463  314774  RISE       1
up_cnt_RNO_0_7_LC_14_19_7/carryout              LogicCell40_SEQ_MODE_0000    278             18741  314774  RISE       1
IN_MUX_bfv_14_20_0_/carryinitin                 ICE_CARRY_IN_MUX               0             18741  314774  RISE       1
IN_MUX_bfv_14_20_0_/carryinitout                ICE_CARRY_IN_MUX             556             19297  314774  RISE       2
up_cnt_RNO_0_8_LC_14_20_0/carryin               LogicCell40_SEQ_MODE_0000      0             19297  314774  RISE       1
up_cnt_RNO_0_8_LC_14_20_0/carryout              LogicCell40_SEQ_MODE_0000    278             19575  314774  RISE       2
up_cnt_RNO_0_9_LC_14_20_1/carryin               LogicCell40_SEQ_MODE_0000      0             19575  314774  RISE       1
up_cnt_RNO_0_9_LC_14_20_1/carryout              LogicCell40_SEQ_MODE_0000    278             19854  314774  RISE       2
up_cnt_RNO_0_10_LC_14_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             19854  314774  RISE       1
up_cnt_RNO_0_10_LC_14_20_2/carryout             LogicCell40_SEQ_MODE_0000    278             20132  314774  RISE       2
up_cnt_RNO_0_11_LC_14_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             20132  314774  RISE       1
up_cnt_RNO_0_11_LC_14_20_3/carryout             LogicCell40_SEQ_MODE_0000    278             20410  314774  RISE       2
up_cnt_RNO_0_12_LC_14_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             20410  314774  RISE       1
up_cnt_RNO_0_12_LC_14_20_4/carryout             LogicCell40_SEQ_MODE_0000    278             20688  314774  RISE       2
up_cnt_RNO_0_13_LC_14_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             20688  314774  RISE       1
up_cnt_RNO_0_13_LC_14_20_5/carryout             LogicCell40_SEQ_MODE_0000    278             20966  314774  RISE       2
up_cnt_RNO_0_14_LC_14_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             20966  314774  RISE       1
up_cnt_RNO_0_14_LC_14_20_6/carryout             LogicCell40_SEQ_MODE_0000    278             21244  314774  RISE       2
up_cnt_RNO_0_15_LC_14_20_7/carryin              LogicCell40_SEQ_MODE_0000      0             21244  314774  RISE       1
up_cnt_RNO_0_15_LC_14_20_7/carryout             LogicCell40_SEQ_MODE_0000    278             21522  314774  RISE       1
IN_MUX_bfv_14_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0             21522  314774  RISE       1
IN_MUX_bfv_14_21_0_/carryinitout                ICE_CARRY_IN_MUX             556             22079  314774  RISE       2
up_cnt_RNO_0_16_LC_14_21_0/carryin              LogicCell40_SEQ_MODE_0000      0             22079  314774  RISE       1
up_cnt_RNO_0_16_LC_14_21_0/carryout             LogicCell40_SEQ_MODE_0000    278             22357  314774  RISE       2
up_cnt_RNO_0_17_LC_14_21_1/carryin              LogicCell40_SEQ_MODE_0000      0             22357  314774  RISE       1
up_cnt_RNO_0_17_LC_14_21_1/carryout             LogicCell40_SEQ_MODE_0000    278             22635  314774  RISE       2
up_cnt_RNO_0_18_LC_14_21_2/carryin              LogicCell40_SEQ_MODE_0000      0             22635  314774  RISE       1
up_cnt_RNO_0_18_LC_14_21_2/carryout             LogicCell40_SEQ_MODE_0000    278             22913  314774  RISE       2
up_cnt_RNO_0_19_LC_14_21_3/carryin              LogicCell40_SEQ_MODE_0000      0             22913  314774  RISE       1
up_cnt_RNO_0_19_LC_14_21_3/carryout             LogicCell40_SEQ_MODE_0000    278             23191  314774  RISE       2
I__6036/I                                       InMux                          0             23191  314774  RISE       1
I__6036/O                                       InMux                        662             23853  314774  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_14_21_4/in3    LogicCell40_SEQ_MODE_0000      0             23853  314774  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_14_21_4/lcout  LogicCell40_SEQ_MODE_0000    861             24714  314774  RISE       1
I__6037/I                                       LocalMux                       0             24714  314774  RISE       1
I__6037/O                                       LocalMux                    1099             25814  314774  RISE       1
I__6038/I                                       InMux                          0             25814  314774  RISE       1
I__6038/O                                       InMux                        662             26476  314774  RISE       1
up_cnt_20_LC_13_20_1/in1                        LogicCell40_SEQ_MODE_1000      0             26476  314774  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_8_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1798/I                                       Odrv12                         0                 0  RISE       1
I__1798/O                                       Odrv12                      1073              1073  RISE       1
I__1800/I                                       Span12Mux_v                    0              1073  RISE       1
I__1800/O                                       Span12Mux_v                  980              2053  RISE       1
I__1802/I                                       Span12Mux_s10_v                0              2053  RISE       1
I__1802/O                                       Span12Mux_s10_v              781              2834  RISE       1
I__1803/I                                       Sp12to4                        0              2834  RISE       1
I__1803/O                                       Sp12to4                      596              3430  RISE       1
I__1804/I                                       Span4Mux_s2_v                  0              3430  RISE       1
I__1804/O                                       Span4Mux_s2_v                437              3867  RISE       1
I__1805/I                                       IoSpan4Mux                     0              3867  RISE       1
I__1805/O                                       IoSpan4Mux                   622              4490  RISE       1
I__1806/I                                       LocalMux                       0              4490  RISE       1
I__1806/O                                       LocalMux                    1099              5589  RISE       1
I__1807/I                                       IoInMux                        0              5589  RISE       1
I__1807/O                                       IoInMux                      662              6251  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6251  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7841  RISE      24
I__6591/I                                       gio2CtrlBuf                    0              7841  RISE       1
I__6591/O                                       gio2CtrlBuf                    0              7841  RISE       1
I__6592/I                                       GlobalMux                      0              7841  RISE       1
I__6592/O                                       GlobalMux                    252              8092  RISE       1
I__6597/I                                       ClkMux                         0              8092  RISE       1
I__6597/O                                       ClkMux                       887              8980  RISE       1
up_cnt_20_LC_13_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              8980  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 55.52 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_5_LC_18_15_3/lcout
Path End         : u_app.data_q_7_LC_17_15_6/in3
Capture Clock    : u_app.data_q_7_LC_17_15_6/clk
Setup Constraint : 83330p
Path slack       : 65317p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6225
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             88826

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6225
+ Clock To Q                               1391
+ Data Path Delay                         15893
---------------------------------------   ----- 
End-of-path arrival time (ps)             23509
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_8_3/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1781/I                                        Odrv4                          0                 0  RISE       1
I__1781/O                                        Odrv4                        596               596  RISE       1
I__1785/I                                        Span4Mux_v                     0               596  RISE       1
I__1785/O                                        Span4Mux_v                   596              1192  RISE       1
I__1787/I                                        Span4Mux_s3_v                  0              1192  RISE       1
I__1787/O                                        Span4Mux_s3_v                543              1735  RISE       1
I__1788/I                                        LocalMux                       0              1735  RISE       1
I__1788/O                                        LocalMux                    1099              2834  RISE       1
I__1789/I                                        IoInMux                        0              2834  RISE       1
I__1789/O                                        IoInMux                      662              3497  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3497  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5086  RISE      54
I__10778/I                                       gio2CtrlBuf                    0              5086  RISE       1
I__10778/O                                       gio2CtrlBuf                    0              5086  RISE       1
I__10779/I                                       GlobalMux                      0              5086  RISE       1
I__10779/O                                       GlobalMux                    252              5338  RISE       1
I__10799/I                                       ClkMux                         0              5338  RISE       1
I__10799/O                                       ClkMux                       887              6225  RISE       1
u_app.data_q_5_LC_18_15_3/clk                    LogicCell40_SEQ_MODE_1000      0              6225  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_5_LC_18_15_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7616  65317  RISE       4
I__10448/I                                  LocalMux                       0              7616  65317  RISE       1
I__10448/O                                  LocalMux                    1099              8715  65317  RISE       1
I__10451/I                                  InMux                          0              8715  65317  RISE       1
I__10451/O                                  InMux                        662              9377  65317  RISE       1
u_app.data_q_RNIJQPU_5_LC_18_15_7/in1       LogicCell40_SEQ_MODE_0000      0              9377  65317  RISE       1
u_app.data_q_RNIJQPU_5_LC_18_15_7/lcout     LogicCell40_SEQ_MODE_0000   1179             10556  65317  RISE       2
I__10429/I                                  LocalMux                       0             10556  65317  RISE       1
I__10429/O                                  LocalMux                    1099             11655  65317  RISE       1
I__10431/I                                  InMux                          0             11655  65317  RISE       1
I__10431/O                                  InMux                        662             12317  65317  RISE       1
I__10433/I                                  CascadeMux                     0             12317  65317  RISE       1
I__10433/O                                  CascadeMux                     0             12317  65317  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_14_0/in2      LogicCell40_SEQ_MODE_0000      0             12317  65317  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_14_0/lcout    LogicCell40_SEQ_MODE_0000   1179             13496  65317  RISE       1
I__8679/I                                   LocalMux                       0             13496  65317  RISE       1
I__8679/O                                   LocalMux                    1099             14595  65317  RISE       1
I__8680/I                                   InMux                          0             14595  65317  RISE       1
I__8680/O                                   InMux                        662             15258  65317  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_14_6/in3    LogicCell40_SEQ_MODE_0000      0             15258  65317  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_14_6/lcout  LogicCell40_SEQ_MODE_0000    861             16119  65317  RISE       3
I__10312/I                                  LocalMux                       0             16119  65317  RISE       1
I__10312/O                                  LocalMux                    1099             17218  65317  RISE       1
I__10315/I                                  InMux                          0             17218  65317  RISE       1
I__10315/O                                  InMux                        662             17880  65317  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_14_0/in1       LogicCell40_SEQ_MODE_0000      0             17880  65317  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_14_0/carryout  LogicCell40_SEQ_MODE_0000    675             18556  65317  RISE       2
u_app.data_q_RNO_1_1_LC_18_14_1/carryin     LogicCell40_SEQ_MODE_0000      0             18556  65317  RISE       1
u_app.data_q_RNO_1_1_LC_18_14_1/carryout    LogicCell40_SEQ_MODE_0000    278             18834  65317  RISE       2
u_app.data_q_RNO_1_2_LC_18_14_2/carryin     LogicCell40_SEQ_MODE_0000      0             18834  65317  RISE       1
u_app.data_q_RNO_1_2_LC_18_14_2/carryout    LogicCell40_SEQ_MODE_0000    278             19112  65317  RISE       2
u_app.data_q_RNO_1_3_LC_18_14_3/carryin     LogicCell40_SEQ_MODE_0000      0             19112  65317  RISE       1
u_app.data_q_RNO_1_3_LC_18_14_3/carryout    LogicCell40_SEQ_MODE_0000    278             19390  65317  RISE       2
u_app.data_q_RNO_1_4_LC_18_14_4/carryin     LogicCell40_SEQ_MODE_0000      0             19390  65317  RISE       1
u_app.data_q_RNO_1_4_LC_18_14_4/carryout    LogicCell40_SEQ_MODE_0000    278             19668  65317  RISE       2
u_app.data_q_RNO_1_5_LC_18_14_5/carryin     LogicCell40_SEQ_MODE_0000      0             19668  65317  RISE       1
u_app.data_q_RNO_1_5_LC_18_14_5/carryout    LogicCell40_SEQ_MODE_0000    278             19946  65317  RISE       2
u_app.data_q_RNO_1_6_LC_18_14_6/carryin     LogicCell40_SEQ_MODE_0000      0             19946  65317  RISE       1
u_app.data_q_RNO_1_6_LC_18_14_6/carryout    LogicCell40_SEQ_MODE_0000    278             20224  65317  RISE       1
I__10356/I                                  InMux                          0             20224  65317  RISE       1
I__10356/O                                  InMux                        662             20887  65317  RISE       1
u_app.data_q_RNO_1_7_LC_18_14_7/in3         LogicCell40_SEQ_MODE_0000      0             20887  65317  RISE       1
u_app.data_q_RNO_1_7_LC_18_14_7/lcout       LogicCell40_SEQ_MODE_0000    861             21748  65317  RISE       1
I__10354/I                                  LocalMux                       0             21748  65317  RISE       1
I__10354/O                                  LocalMux                    1099             22847  65317  RISE       1
I__10355/I                                  InMux                          0             22847  65317  RISE       1
I__10355/O                                  InMux                        662             23509  65317  RISE       1
u_app.data_q_7_LC_17_15_6/in3               LogicCell40_SEQ_MODE_1000      0             23509  65317  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_8_3/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1781/I                                        Odrv4                          0                 0  RISE       1
I__1781/O                                        Odrv4                        596               596  RISE       1
I__1785/I                                        Span4Mux_v                     0               596  RISE       1
I__1785/O                                        Span4Mux_v                   596              1192  RISE       1
I__1787/I                                        Span4Mux_s3_v                  0              1192  RISE       1
I__1787/O                                        Span4Mux_s3_v                543              1735  RISE       1
I__1788/I                                        LocalMux                       0              1735  RISE       1
I__1788/O                                        LocalMux                    1099              2834  RISE       1
I__1789/I                                        IoInMux                        0              2834  RISE       1
I__1789/O                                        IoInMux                      662              3497  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3497  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5086  RISE      54
I__10778/I                                       gio2CtrlBuf                    0              5086  RISE       1
I__10778/O                                       gio2CtrlBuf                    0              5086  RISE       1
I__10779/I                                       GlobalMux                      0              5086  RISE       1
I__10779/O                                       GlobalMux                    252              5338  RISE       1
I__10798/I                                       ClkMux                         0              5338  RISE       1
I__10798/O                                       ClkMux                       887              6225  RISE       1
u_app.data_q_7_LC_17_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              6225  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 57.33 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/clk
Setup Constraint : 20830p
Path slack       : 3387p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15324
---------------------------------------   ----- 
End-of-path arrival time (ps)             17854
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     379
I__10588/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10588/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10589/I                                                           GlobalMux                      0                 0  RISE       1
I__10589/O                                                           GlobalMux                    252               252  RISE       1
I__10621/I                                                           ClkMux                         0               252  RISE       1
I__10621/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   3387  RISE      12
I__3713/I                                                                         LocalMux                       0              2530   3387  RISE       1
I__3713/O                                                                         LocalMux                    1099              3629   3387  RISE       1
I__3720/I                                                                         InMux                          0              3629   3387  RISE       1
I__3720/O                                                                         InMux                        662              4291   3387  RISE       1
I__3729/I                                                                         CascadeMux                     0              4291   3387  RISE       1
I__3729/O                                                                         CascadeMux                     0              4291   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_11_11_6/in2                      LogicCell40_SEQ_MODE_0000      0              4291   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_11_11_6/lcout                    LogicCell40_SEQ_MODE_0000   1179              5470   3387  RISE       1
I__2727/I                                                                         LocalMux                       0              5470   3387  RISE       1
I__2727/O                                                                         LocalMux                    1099              6569   3387  RISE       1
I__2728/I                                                                         InMux                          0              6569   3387  RISE       1
I__2728/O                                                                         InMux                        662              7232   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_11_11_0/in3                     LogicCell40_SEQ_MODE_0000      0              7232   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_11_11_0/ltout                   LogicCell40_SEQ_MODE_0000    609              7841   3387  FALL       1
I__2741/I                                                                         CascadeMux                     0              7841   3387  FALL       1
I__2741/O                                                                         CascadeMux                     0              7841   3387  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_11_11_1/in2      LogicCell40_SEQ_MODE_0000      0              7841   3387  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_11_11_1/lcout    LogicCell40_SEQ_MODE_0000   1179              9020   3387  RISE       4
I__4652/I                                                                         LocalMux                       0              9020   3387  RISE       1
I__4652/O                                                                         LocalMux                    1099             10119   3387  RISE       1
I__4654/I                                                                         InMux                          0             10119   3387  RISE       1
I__4654/O                                                                         InMux                        662             10781   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_12_11_5/in3    LogicCell40_SEQ_MODE_0000      0             10781   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_12_11_5/lcout  LogicCell40_SEQ_MODE_0000    861             11642   3387  RISE       8
I__4600/I                                                                         LocalMux                       0             11642   3387  RISE       1
I__4600/O                                                                         LocalMux                    1099             12741   3387  RISE       1
I__4603/I                                                                         InMux                          0             12741   3387  RISE       1
I__4603/O                                                                         InMux                        662             13403   3387  RISE       1
I__4609/I                                                                         CascadeMux                     0             13403   3387  RISE       1
I__4609/O                                                                         CascadeMux                     0             13403   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_11_10_0/in2                             LogicCell40_SEQ_MODE_0000      0             13403   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_11_10_0/carryout                        LogicCell40_SEQ_MODE_0000    609             14013   3387  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/carryin           LogicCell40_SEQ_MODE_1010      0             14013   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/carryout          LogicCell40_SEQ_MODE_1010    278             14291   3387  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_11_10_2/carryin           LogicCell40_SEQ_MODE_1010      0             14291   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_11_10_2/carryout          LogicCell40_SEQ_MODE_1010    278             14569   3387  RISE       1
I__2742/I                                                                         InMux                          0             14569   3387  RISE       1
I__2742/O                                                                         InMux                        662             15231   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_11_10_3/in3         LogicCell40_SEQ_MODE_0000      0             15231   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_11_10_3/lcout       LogicCell40_SEQ_MODE_0000    861             16092   3387  RISE       1
I__3710/I                                                                         LocalMux                       0             16092   3387  RISE       1
I__3710/O                                                                         LocalMux                    1099             17191   3387  RISE       1
I__3711/I                                                                         InMux                          0             17191   3387  RISE       1
I__3711/O                                                                         InMux                        662             17854   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/in3               LogicCell40_SEQ_MODE_1010      0             17854   3387  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     379
I__10588/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10588/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10589/I                                                           GlobalMux                      0                 0  RISE       1
I__10589/O                                                           GlobalMux                    252               252  RISE       1
I__10622/I                                                           ClkMux                         0               252  RISE       1
I__10622/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/in3
Capture Clock    : u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/clk
Setup Constraint : 20830p
Path slack       : 3387p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15324
---------------------------------------   ----- 
End-of-path arrival time (ps)             17854
 
Launch Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     379
I__10588/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10588/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10589/I                                                           GlobalMux                      0                 0  RISE       1
I__10589/O                                                           GlobalMux                    252               252  RISE       1
I__10621/I                                                           ClkMux                         0               252  RISE       1
I__10621/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/lcout             LogicCell40_SEQ_MODE_1010   1391              2530   3387  RISE      12
I__3713/I                                                                         LocalMux                       0              2530   3387  RISE       1
I__3713/O                                                                         LocalMux                    1099              3629   3387  RISE       1
I__3720/I                                                                         InMux                          0              3629   3387  RISE       1
I__3720/O                                                                         InMux                        662              4291   3387  RISE       1
I__3729/I                                                                         CascadeMux                     0              4291   3387  RISE       1
I__3729/O                                                                         CascadeMux                     0              4291   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_11_11_6/in2                      LogicCell40_SEQ_MODE_0000      0              4291   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNIGQVR_1_LC_11_11_6/lcout                    LogicCell40_SEQ_MODE_0000   1179              5470   3387  RISE       1
I__2727/I                                                                         LocalMux                       0              5470   3387  RISE       1
I__2727/O                                                                         LocalMux                    1099              6569   3387  RISE       1
I__2728/I                                                                         InMux                          0              6569   3387  RISE       1
I__2728/O                                                                         InMux                        662              7232   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_11_11_0/in3                     LogicCell40_SEQ_MODE_0000      0              7232   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_first_q_er_RNISAJL1_0_LC_11_11_0/ltout                   LogicCell40_SEQ_MODE_0000    609              7841   3387  FALL       1
I__2741/I                                                                         CascadeMux                     0              7841   3387  FALL       1
I__2741/O                                                                         CascadeMux                     0              7841   3387  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_11_11_1/in2      LogicCell40_SEQ_MODE_0000      0              7841   3387  FALL       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNIUR6B3_2_LC_11_11_1/lcout    LogicCell40_SEQ_MODE_0000   1179              9020   3387  RISE       4
I__4652/I                                                                         LocalMux                       0              9020   3387  RISE       1
I__4652/O                                                                         LocalMux                    1099             10119   3387  RISE       1
I__4654/I                                                                         InMux                          0             10119   3387  RISE       1
I__4654/O                                                                         InMux                        662             10781   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_12_11_5/in3    LogicCell40_SEQ_MODE_0000      0             10781   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_consumed_q_RNIIBDN4_LC_12_11_5/lcout  LogicCell40_SEQ_MODE_0000    861             11642   3387  RISE       8
I__4600/I                                                                         LocalMux                       0             11642   3387  RISE       1
I__4600/O                                                                         LocalMux                    1099             12741   3387  RISE       1
I__4603/I                                                                         InMux                          0             12741   3387  RISE       1
I__4603/O                                                                         InMux                        662             13403   3387  RISE       1
I__4609/I                                                                         CascadeMux                     0             13403   3387  RISE       1
I__4609/O                                                                         CascadeMux                     0             13403   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_11_10_0/in2                             LogicCell40_SEQ_MODE_0000      0             13403   3387  RISE       1
u_usb_cdc.u_bulk_endp.in_valid_q_RNO_3_LC_11_10_0/carryout                        LogicCell40_SEQ_MODE_0000    609             14013   3387  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/carryin           LogicCell40_SEQ_MODE_1010      0             14013   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_1_LC_11_10_1/carryout          LogicCell40_SEQ_MODE_1010    278             14291   3387  RISE       2
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_11_10_2/carryin           LogicCell40_SEQ_MODE_1010      0             14291   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_2_LC_11_10_2/carryout          LogicCell40_SEQ_MODE_1010    278             14569   3387  RISE       1
I__2742/I                                                                         InMux                          0             14569   3387  RISE       1
I__2742/O                                                                         InMux                        662             15231   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_11_10_3/in3         LogicCell40_SEQ_MODE_0000      0             15231   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_RNO_0_3_LC_11_10_3/lcout       LogicCell40_SEQ_MODE_0000    861             16092   3387  RISE       1
I__3710/I                                                                         LocalMux                       0             16092   3387  RISE       1
I__3710/O                                                                         LocalMux                    1099             17191   3387  RISE       1
I__3711/I                                                                         InMux                          0             17191   3387  RISE       1
I__3711/O                                                                         InMux                        662             17854   3387  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/in3               LogicCell40_SEQ_MODE_1010      0             17854   3387  RISE       1

Capture Clock Path
pin name                                                             model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                            ICE_GB                         0                 0  RISE     379
I__10588/I                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10588/O                                                           gio2CtrlBuf                    0                 0  RISE       1
I__10589/I                                                           GlobalMux                      0                 0  RISE       1
I__10589/O                                                           GlobalMux                    252               252  RISE       1
I__10622/I                                                           ClkMux                         0               252  RISE       1
I__10622/O                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endp.u_gtex4_async_data_in_last_q_3_LC_12_11_4/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_14_21_5/lcout
Path End         : up_cnt_20_LC_13_20_1/in1
Capture Clock    : up_cnt_20_LC_13_20_1/clk
Setup Constraint : 333330p
Path slack       : 314774p

Capture Clock Arrival Time (clk_3mhz:R#2)   333330
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    8980
- Setup Time                                 -1060
-----------------------------------------   ------ 
End-of-path required time (ps)              341250

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   8980
+ Clock To Q                                1391
+ Data Path Delay                          16106
----------------------------------------   ----- 
End-of-path arrival time (ps)              26476
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_8_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1798/I                                       Odrv12                         0                 0  RISE       1
I__1798/O                                       Odrv12                      1073              1073  RISE       1
I__1800/I                                       Span12Mux_v                    0              1073  RISE       1
I__1800/O                                       Span12Mux_v                  980              2053  RISE       1
I__1802/I                                       Span12Mux_s10_v                0              2053  RISE       1
I__1802/O                                       Span12Mux_s10_v              781              2834  RISE       1
I__1803/I                                       Sp12to4                        0              2834  RISE       1
I__1803/O                                       Sp12to4                      596              3430  RISE       1
I__1804/I                                       Span4Mux_s2_v                  0              3430  RISE       1
I__1804/O                                       Span4Mux_s2_v                437              3867  RISE       1
I__1805/I                                       IoSpan4Mux                     0              3867  RISE       1
I__1805/O                                       IoSpan4Mux                   622              4490  RISE       1
I__1806/I                                       LocalMux                       0              4490  RISE       1
I__1806/O                                       LocalMux                    1099              5589  RISE       1
I__1807/I                                       IoInMux                        0              5589  RISE       1
I__1807/O                                       IoInMux                      662              6251  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6251  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7841  RISE      24
I__6591/I                                       gio2CtrlBuf                    0              7841  RISE       1
I__6591/O                                       gio2CtrlBuf                    0              7841  RISE       1
I__6592/I                                       GlobalMux                      0              7841  RISE       1
I__6592/O                                       GlobalMux                    252              8092  RISE       1
I__6595/I                                       ClkMux                         0              8092  RISE       1
I__6595/O                                       ClkMux                       887              8980  RISE       1
up_cnt_21_LC_14_21_5/clk                        LogicCell40_SEQ_MODE_1000      0              8980  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_14_21_5/lcout                      LogicCell40_SEQ_MODE_1000   1391             10370  314774  RISE      24
I__6605/I                                       LocalMux                       0             10370  314774  RISE       1
I__6605/O                                       LocalMux                    1099             11470  314774  RISE       1
I__6610/I                                       InMux                          0             11470  314774  RISE       1
I__6610/O                                       InMux                        662             12132  314774  RISE       1
up_cnt_RNI71AQ_20_LC_13_21_7/in1                LogicCell40_SEQ_MODE_0000      0             12132  314774  RISE       1
up_cnt_RNI71AQ_20_LC_13_21_7/lcout              LogicCell40_SEQ_MODE_0000   1179             13311  314774  RISE       2
I__5882/I                                       Odrv4                          0             13311  314774  RISE       1
I__5882/O                                       Odrv4                        596             13907  314774  RISE       1
I__5883/I                                       Span4Mux_h                     0             13907  314774  RISE       1
I__5883/O                                       Span4Mux_h                   517             14423  314774  RISE       1
I__5884/I                                       LocalMux                       0             14423  314774  RISE       1
I__5884/O                                       LocalMux                    1099             15523  314774  RISE       1
I__5886/I                                       InMux                          0             15523  314774  RISE       1
I__5886/O                                       InMux                        662             16185  314774  RISE       1
I__5888/I                                       CascadeMux                     0             16185  314774  RISE       1
I__5888/O                                       CascadeMux                     0             16185  314774  RISE       1
up_cnt_RNO_0_0_LC_14_19_0/in2                   LogicCell40_SEQ_MODE_0000      0             16185  314774  RISE       1
up_cnt_RNO_0_0_LC_14_19_0/carryout              LogicCell40_SEQ_MODE_0000    609             16794  314774  RISE       2
up_cnt_RNO_0_1_LC_14_19_1/carryin               LogicCell40_SEQ_MODE_0000      0             16794  314774  RISE       1
up_cnt_RNO_0_1_LC_14_19_1/carryout              LogicCell40_SEQ_MODE_0000    278             17072  314774  RISE       2
up_cnt_RNO_0_2_LC_14_19_2/carryin               LogicCell40_SEQ_MODE_0000      0             17072  314774  RISE       1
up_cnt_RNO_0_2_LC_14_19_2/carryout              LogicCell40_SEQ_MODE_0000    278             17350  314774  RISE       2
up_cnt_RNO_0_3_LC_14_19_3/carryin               LogicCell40_SEQ_MODE_0000      0             17350  314774  RISE       1
up_cnt_RNO_0_3_LC_14_19_3/carryout              LogicCell40_SEQ_MODE_0000    278             17628  314774  RISE       2
up_cnt_RNO_0_4_LC_14_19_4/carryin               LogicCell40_SEQ_MODE_0000      0             17628  314774  RISE       1
up_cnt_RNO_0_4_LC_14_19_4/carryout              LogicCell40_SEQ_MODE_0000    278             17907  314774  RISE       2
up_cnt_RNO_0_5_LC_14_19_5/carryin               LogicCell40_SEQ_MODE_0000      0             17907  314774  RISE       1
up_cnt_RNO_0_5_LC_14_19_5/carryout              LogicCell40_SEQ_MODE_0000    278             18185  314774  RISE       2
up_cnt_RNO_0_6_LC_14_19_6/carryin               LogicCell40_SEQ_MODE_0000      0             18185  314774  RISE       1
up_cnt_RNO_0_6_LC_14_19_6/carryout              LogicCell40_SEQ_MODE_0000    278             18463  314774  RISE       2
up_cnt_RNO_0_7_LC_14_19_7/carryin               LogicCell40_SEQ_MODE_0000      0             18463  314774  RISE       1
up_cnt_RNO_0_7_LC_14_19_7/carryout              LogicCell40_SEQ_MODE_0000    278             18741  314774  RISE       1
IN_MUX_bfv_14_20_0_/carryinitin                 ICE_CARRY_IN_MUX               0             18741  314774  RISE       1
IN_MUX_bfv_14_20_0_/carryinitout                ICE_CARRY_IN_MUX             556             19297  314774  RISE       2
up_cnt_RNO_0_8_LC_14_20_0/carryin               LogicCell40_SEQ_MODE_0000      0             19297  314774  RISE       1
up_cnt_RNO_0_8_LC_14_20_0/carryout              LogicCell40_SEQ_MODE_0000    278             19575  314774  RISE       2
up_cnt_RNO_0_9_LC_14_20_1/carryin               LogicCell40_SEQ_MODE_0000      0             19575  314774  RISE       1
up_cnt_RNO_0_9_LC_14_20_1/carryout              LogicCell40_SEQ_MODE_0000    278             19854  314774  RISE       2
up_cnt_RNO_0_10_LC_14_20_2/carryin              LogicCell40_SEQ_MODE_0000      0             19854  314774  RISE       1
up_cnt_RNO_0_10_LC_14_20_2/carryout             LogicCell40_SEQ_MODE_0000    278             20132  314774  RISE       2
up_cnt_RNO_0_11_LC_14_20_3/carryin              LogicCell40_SEQ_MODE_0000      0             20132  314774  RISE       1
up_cnt_RNO_0_11_LC_14_20_3/carryout             LogicCell40_SEQ_MODE_0000    278             20410  314774  RISE       2
up_cnt_RNO_0_12_LC_14_20_4/carryin              LogicCell40_SEQ_MODE_0000      0             20410  314774  RISE       1
up_cnt_RNO_0_12_LC_14_20_4/carryout             LogicCell40_SEQ_MODE_0000    278             20688  314774  RISE       2
up_cnt_RNO_0_13_LC_14_20_5/carryin              LogicCell40_SEQ_MODE_0000      0             20688  314774  RISE       1
up_cnt_RNO_0_13_LC_14_20_5/carryout             LogicCell40_SEQ_MODE_0000    278             20966  314774  RISE       2
up_cnt_RNO_0_14_LC_14_20_6/carryin              LogicCell40_SEQ_MODE_0000      0             20966  314774  RISE       1
up_cnt_RNO_0_14_LC_14_20_6/carryout             LogicCell40_SEQ_MODE_0000    278             21244  314774  RISE       2
up_cnt_RNO_0_15_LC_14_20_7/carryin              LogicCell40_SEQ_MODE_0000      0             21244  314774  RISE       1
up_cnt_RNO_0_15_LC_14_20_7/carryout             LogicCell40_SEQ_MODE_0000    278             21522  314774  RISE       1
IN_MUX_bfv_14_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0             21522  314774  RISE       1
IN_MUX_bfv_14_21_0_/carryinitout                ICE_CARRY_IN_MUX             556             22079  314774  RISE       2
up_cnt_RNO_0_16_LC_14_21_0/carryin              LogicCell40_SEQ_MODE_0000      0             22079  314774  RISE       1
up_cnt_RNO_0_16_LC_14_21_0/carryout             LogicCell40_SEQ_MODE_0000    278             22357  314774  RISE       2
up_cnt_RNO_0_17_LC_14_21_1/carryin              LogicCell40_SEQ_MODE_0000      0             22357  314774  RISE       1
up_cnt_RNO_0_17_LC_14_21_1/carryout             LogicCell40_SEQ_MODE_0000    278             22635  314774  RISE       2
up_cnt_RNO_0_18_LC_14_21_2/carryin              LogicCell40_SEQ_MODE_0000      0             22635  314774  RISE       1
up_cnt_RNO_0_18_LC_14_21_2/carryout             LogicCell40_SEQ_MODE_0000    278             22913  314774  RISE       2
up_cnt_RNO_0_19_LC_14_21_3/carryin              LogicCell40_SEQ_MODE_0000      0             22913  314774  RISE       1
up_cnt_RNO_0_19_LC_14_21_3/carryout             LogicCell40_SEQ_MODE_0000    278             23191  314774  RISE       2
I__6036/I                                       InMux                          0             23191  314774  RISE       1
I__6036/O                                       InMux                        662             23853  314774  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_14_21_4/in3    LogicCell40_SEQ_MODE_0000      0             23853  314774  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_14_21_4/lcout  LogicCell40_SEQ_MODE_0000    861             24714  314774  RISE       1
I__6037/I                                       LocalMux                       0             24714  314774  RISE       1
I__6037/O                                       LocalMux                    1099             25814  314774  RISE       1
I__6038/I                                       InMux                          0             25814  314774  RISE       1
I__6038/O                                       InMux                        662             26476  314774  RISE       1
up_cnt_20_LC_13_20_1/in1                        LogicCell40_SEQ_MODE_1000      0             26476  314774  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_3_LC_9_8_0/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1798/I                                       Odrv12                         0                 0  RISE       1
I__1798/O                                       Odrv12                      1073              1073  RISE       1
I__1800/I                                       Span12Mux_v                    0              1073  RISE       1
I__1800/O                                       Span12Mux_v                  980              2053  RISE       1
I__1802/I                                       Span12Mux_s10_v                0              2053  RISE       1
I__1802/O                                       Span12Mux_s10_v              781              2834  RISE       1
I__1803/I                                       Sp12to4                        0              2834  RISE       1
I__1803/O                                       Sp12to4                      596              3430  RISE       1
I__1804/I                                       Span4Mux_s2_v                  0              3430  RISE       1
I__1804/O                                       Span4Mux_s2_v                437              3867  RISE       1
I__1805/I                                       IoSpan4Mux                     0              3867  RISE       1
I__1805/O                                       IoSpan4Mux                   622              4490  RISE       1
I__1806/I                                       LocalMux                       0              4490  RISE       1
I__1806/O                                       LocalMux                    1099              5589  RISE       1
I__1807/I                                       IoInMux                        0              5589  RISE       1
I__1807/O                                       IoInMux                      662              6251  RISE       1
clk_3mhz_keep_RNIV6O6/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              6251  RISE       1
clk_3mhz_keep_RNIV6O6/GLOBALBUFFEROUTPUT        ICE_GB                      1589              7841  RISE      24
I__6591/I                                       gio2CtrlBuf                    0              7841  RISE       1
I__6591/O                                       gio2CtrlBuf                    0              7841  RISE       1
I__6592/I                                       GlobalMux                      0              7841  RISE       1
I__6592/O                                       GlobalMux                    252              8092  RISE       1
I__6597/I                                       ClkMux                         0              8092  RISE       1
I__6597/O                                       ClkMux                       887              8980  RISE       1
up_cnt_20_LC_13_20_1/clk                        LogicCell40_SEQ_MODE_1000      0              8980  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_5_LC_18_15_3/lcout
Path End         : u_app.data_q_7_LC_17_15_6/in3
Capture Clock    : u_app.data_q_7_LC_17_15_6/clk
Setup Constraint : 83330p
Path slack       : 65317p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6225
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             88826

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6225
+ Clock To Q                               1391
+ Data Path Delay                         15893
---------------------------------------   ----- 
End-of-path arrival time (ps)             23509
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_8_3/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1781/I                                        Odrv4                          0                 0  RISE       1
I__1781/O                                        Odrv4                        596               596  RISE       1
I__1785/I                                        Span4Mux_v                     0               596  RISE       1
I__1785/O                                        Span4Mux_v                   596              1192  RISE       1
I__1787/I                                        Span4Mux_s3_v                  0              1192  RISE       1
I__1787/O                                        Span4Mux_s3_v                543              1735  RISE       1
I__1788/I                                        LocalMux                       0              1735  RISE       1
I__1788/O                                        LocalMux                    1099              2834  RISE       1
I__1789/I                                        IoInMux                        0              2834  RISE       1
I__1789/O                                        IoInMux                      662              3497  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3497  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5086  RISE      54
I__10778/I                                       gio2CtrlBuf                    0              5086  RISE       1
I__10778/O                                       gio2CtrlBuf                    0              5086  RISE       1
I__10779/I                                       GlobalMux                      0              5086  RISE       1
I__10779/O                                       GlobalMux                    252              5338  RISE       1
I__10799/I                                       ClkMux                         0              5338  RISE       1
I__10799/O                                       ClkMux                       887              6225  RISE       1
u_app.data_q_5_LC_18_15_3/clk                    LogicCell40_SEQ_MODE_1000      0              6225  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_5_LC_18_15_3/lcout             LogicCell40_SEQ_MODE_1000   1391              7616  65317  RISE       4
I__10448/I                                  LocalMux                       0              7616  65317  RISE       1
I__10448/O                                  LocalMux                    1099              8715  65317  RISE       1
I__10451/I                                  InMux                          0              8715  65317  RISE       1
I__10451/O                                  InMux                        662              9377  65317  RISE       1
u_app.data_q_RNIJQPU_5_LC_18_15_7/in1       LogicCell40_SEQ_MODE_0000      0              9377  65317  RISE       1
u_app.data_q_RNIJQPU_5_LC_18_15_7/lcout     LogicCell40_SEQ_MODE_0000   1179             10556  65317  RISE       2
I__10429/I                                  LocalMux                       0             10556  65317  RISE       1
I__10429/O                                  LocalMux                    1099             11655  65317  RISE       1
I__10431/I                                  InMux                          0             11655  65317  RISE       1
I__10431/O                                  InMux                        662             12317  65317  RISE       1
I__10433/I                                  CascadeMux                     0             12317  65317  RISE       1
I__10433/O                                  CascadeMux                     0             12317  65317  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_14_0/in2      LogicCell40_SEQ_MODE_0000      0             12317  65317  RISE       1
u_app.data_q_RNIF9QB3_3_LC_17_14_0/lcout    LogicCell40_SEQ_MODE_0000   1179             13496  65317  RISE       1
I__8679/I                                   LocalMux                       0             13496  65317  RISE       1
I__8679/O                                   LocalMux                    1099             14595  65317  RISE       1
I__8680/I                                   InMux                          0             14595  65317  RISE       1
I__8680/O                                   InMux                        662             15258  65317  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_14_6/in3    LogicCell40_SEQ_MODE_0000      0             15258  65317  RISE       1
u_app.status_q_RNI5NIEB_6_LC_17_14_6/lcout  LogicCell40_SEQ_MODE_0000    861             16119  65317  RISE       3
I__10312/I                                  LocalMux                       0             16119  65317  RISE       1
I__10312/O                                  LocalMux                    1099             17218  65317  RISE       1
I__10315/I                                  InMux                          0             17218  65317  RISE       1
I__10315/O                                  InMux                        662             17880  65317  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_14_0/in1       LogicCell40_SEQ_MODE_0000      0             17880  65317  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_14_0/carryout  LogicCell40_SEQ_MODE_0000    675             18556  65317  RISE       2
u_app.data_q_RNO_1_1_LC_18_14_1/carryin     LogicCell40_SEQ_MODE_0000      0             18556  65317  RISE       1
u_app.data_q_RNO_1_1_LC_18_14_1/carryout    LogicCell40_SEQ_MODE_0000    278             18834  65317  RISE       2
u_app.data_q_RNO_1_2_LC_18_14_2/carryin     LogicCell40_SEQ_MODE_0000      0             18834  65317  RISE       1
u_app.data_q_RNO_1_2_LC_18_14_2/carryout    LogicCell40_SEQ_MODE_0000    278             19112  65317  RISE       2
u_app.data_q_RNO_1_3_LC_18_14_3/carryin     LogicCell40_SEQ_MODE_0000      0             19112  65317  RISE       1
u_app.data_q_RNO_1_3_LC_18_14_3/carryout    LogicCell40_SEQ_MODE_0000    278             19390  65317  RISE       2
u_app.data_q_RNO_1_4_LC_18_14_4/carryin     LogicCell40_SEQ_MODE_0000      0             19390  65317  RISE       1
u_app.data_q_RNO_1_4_LC_18_14_4/carryout    LogicCell40_SEQ_MODE_0000    278             19668  65317  RISE       2
u_app.data_q_RNO_1_5_LC_18_14_5/carryin     LogicCell40_SEQ_MODE_0000      0             19668  65317  RISE       1
u_app.data_q_RNO_1_5_LC_18_14_5/carryout    LogicCell40_SEQ_MODE_0000    278             19946  65317  RISE       2
u_app.data_q_RNO_1_6_LC_18_14_6/carryin     LogicCell40_SEQ_MODE_0000      0             19946  65317  RISE       1
u_app.data_q_RNO_1_6_LC_18_14_6/carryout    LogicCell40_SEQ_MODE_0000    278             20224  65317  RISE       1
I__10356/I                                  InMux                          0             20224  65317  RISE       1
I__10356/O                                  InMux                        662             20887  65317  RISE       1
u_app.data_q_RNO_1_7_LC_18_14_7/in3         LogicCell40_SEQ_MODE_0000      0             20887  65317  RISE       1
u_app.data_q_RNO_1_7_LC_18_14_7/lcout       LogicCell40_SEQ_MODE_0000    861             21748  65317  RISE       1
I__10354/I                                  LocalMux                       0             21748  65317  RISE       1
I__10354/O                                  LocalMux                    1099             22847  65317  RISE       1
I__10355/I                                  InMux                          0             22847  65317  RISE       1
I__10355/O                                  InMux                        662             23509  65317  RISE       1
u_app.data_q_7_LC_17_15_6/in3               LogicCell40_SEQ_MODE_1000      0             23509  65317  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_9_8_3/lcout       LogicCell40_SEQ_MODE_1000      0                 0  RISE       4
I__1781/I                                        Odrv4                          0                 0  RISE       1
I__1781/O                                        Odrv4                        596               596  RISE       1
I__1785/I                                        Span4Mux_v                     0               596  RISE       1
I__1785/O                                        Span4Mux_v                   596              1192  RISE       1
I__1787/I                                        Span4Mux_s3_v                  0              1192  RISE       1
I__1787/O                                        Span4Mux_s3_v                543              1735  RISE       1
I__1788/I                                        LocalMux                       0              1735  RISE       1
I__1788/O                                        LocalMux                    1099              2834  RISE       1
I__1789/I                                        IoInMux                        0              2834  RISE       1
I__1789/O                                        IoInMux                      662              3497  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              3497  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5086  RISE      54
I__10778/I                                       gio2CtrlBuf                    0              5086  RISE       1
I__10778/O                                       gio2CtrlBuf                    0              5086  RISE       1
I__10779/I                                       GlobalMux                      0              5086  RISE       1
I__10779/O                                       GlobalMux                    252              5338  RISE       1
I__10798/I                                       ClkMux                         0              5338  RISE       1
I__10798/O                                       ClkMux                       887              6225  RISE       1
u_app.data_q_7_LC_17_15_6/clk                    LogicCell40_SEQ_MODE_1000      0              6225  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4524


Data Path Delay                4603
+ Setup Time                   1060
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4524

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__5170/I                                       Odrv4                      0      1000               RISE  1       
I__5170/O                                       Odrv4                      596    1596               RISE  1       
I__5171/I                                       IoSpan4Mux                 0      1596               RISE  1       
I__5171/O                                       IoSpan4Mux                 622    2219               RISE  1       
I__5172/I                                       IoSpan4Mux                 0      2219               RISE  1       
I__5172/O                                       IoSpan4Mux                 622    2841               RISE  1       
I__5173/I                                       LocalMux                   0      2841               RISE  1       
I__5173/O                                       LocalMux                   1099   3940               RISE  1       
I__5174/I                                       InMux                      0      3940               RISE  1       
I__5174/O                                       InMux                      662    4603               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_0/in1  LogicCell40_SEQ_MODE_1000  0      4603               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__10588/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                      GlobalMux                  0      0                  RISE  1       
I__10589/O                                      GlobalMux                  252    252                RISE  1       
I__10717/I                                      ClkMux                     0      252                RISE  1       
I__10717/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4496


Data Path Delay                4907
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4496

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__5161/I                                       Odrv12                     0      1000               RISE  1       
I__5161/O                                       Odrv12                     1073   2073               RISE  1       
I__5162/I                                       Span12Mux_h                0      2073               RISE  1       
I__5162/O                                       Span12Mux_h                1073   3146               RISE  1       
I__5163/I                                       LocalMux                   0      3146               RISE  1       
I__5163/O                                       LocalMux                   1099   4245               RISE  1       
I__5164/I                                       InMux                      0      4245               RISE  1       
I__5164/O                                       InMux                      662    4907               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_29_5/in3  LogicCell40_SEQ_MODE_1000  0      4907               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__10588/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                      GlobalMux                  0      0                  RISE  1       
I__10589/O                                      GlobalMux                  252    252                RISE  1       
I__10717/I                                      ClkMux                     0      252                RISE  1       
I__10717/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 15800


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13270
---------------------------- ------
Clock To Out Delay            15800

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__10588/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                            GlobalMux                  0      0                  RISE  1       
I__10589/O                                            GlobalMux                  252    252                RISE  1       
I__10691/I                                            ClkMux                     0      252                RISE  1       
I__10691/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_19_6/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_19_6/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  10      
I__10914/I                                                        Odrv12                     0      2530               RISE  1       
I__10914/O                                                        Odrv12                     1073   3603               RISE  1       
I__10918/I                                                        LocalMux                   0      3603               RISE  1       
I__10918/O                                                        LocalMux                   1099   4702               RISE  1       
I__10925/I                                                        InMux                      0      4702               RISE  1       
I__10925/O                                                        InMux                      662    5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_19_6/in3    LogicCell40_SEQ_MODE_0000  0      5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_19_6/lcout  LogicCell40_SEQ_MODE_0000  861    6225               RISE  4       
I__10902/I                                                        Odrv12                     0      6225               RISE  1       
I__10902/O                                                        Odrv12                     1073   7298               RISE  1       
I__10905/I                                                        Span12Mux_s5_v             0      7298               RISE  1       
I__10905/O                                                        Span12Mux_s5_v             464    7761               RISE  1       
I__10908/I                                                        LocalMux                   0      7761               RISE  1       
I__10908/O                                                        LocalMux                   1099   8861               RISE  1       
I__10912/I                                                        InMux                      0      8861               RISE  1       
I__10912/O                                                        InMux                      662    9523               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_28_7/in3    LogicCell40_SEQ_MODE_0000  0      9523               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_28_7/lcout  LogicCell40_SEQ_MODE_0000  861    10384              RISE  2       
I__10895/I                                                        Odrv4                      0      10384              RISE  1       
I__10895/O                                                        Odrv4                      596    10980              RISE  1       
I__10896/I                                                        Span4Mux_s2_v              0      10980              RISE  1       
I__10896/O                                                        Span4Mux_s2_v              437    11417              RISE  1       
I__10897/I                                                        LocalMux                   0      11417              RISE  1       
I__10897/O                                                        LocalMux                   1099   12516              RISE  1       
I__10899/I                                                        IoInMux                    0      12516              RISE  1       
I__10899/O                                                        IoInMux                    662    13178              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13178              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    13712              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      13712              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   15800              FALL  1       
usb_dn:out                                                        soc                        0      15800              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 15800


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13270
---------------------------- ------
Clock To Out Delay            15800

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__10588/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                            GlobalMux                  0      0                  RISE  1       
I__10589/O                                            GlobalMux                  252    252                RISE  1       
I__10691/I                                            ClkMux                     0      252                RISE  1       
I__10691/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_19_6/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_15_19_6/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  10      
I__10914/I                                                        Odrv12                     0      2530               RISE  1       
I__10914/O                                                        Odrv12                     1073   3603               RISE  1       
I__10918/I                                                        LocalMux                   0      3603               RISE  1       
I__10918/O                                                        LocalMux                   1099   4702               RISE  1       
I__10925/I                                                        InMux                      0      4702               RISE  1       
I__10925/O                                                        InMux                      662    5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_19_6/in3    LogicCell40_SEQ_MODE_0000  0      5364               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_18_19_6/lcout  LogicCell40_SEQ_MODE_0000  861    6225               RISE  4       
I__10902/I                                                        Odrv12                     0      6225               RISE  1       
I__10902/O                                                        Odrv12                     1073   7298               RISE  1       
I__10905/I                                                        Span12Mux_s5_v             0      7298               RISE  1       
I__10905/O                                                        Span12Mux_s5_v             464    7761               RISE  1       
I__10908/I                                                        LocalMux                   0      7761               RISE  1       
I__10908/O                                                        LocalMux                   1099   8861               RISE  1       
I__10912/I                                                        InMux                      0      8861               RISE  1       
I__10912/O                                                        InMux                      662    9523               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_28_7/in3    LogicCell40_SEQ_MODE_0000  0      9523               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_18_28_7/lcout  LogicCell40_SEQ_MODE_0000  861    10384              RISE  2       
I__10895/I                                                        Odrv4                      0      10384              RISE  1       
I__10895/O                                                        Odrv4                      596    10980              RISE  1       
I__10896/I                                                        Span4Mux_s2_v              0      10980              RISE  1       
I__10896/O                                                        Span4Mux_s2_v              437    11417              RISE  1       
I__10898/I                                                        LocalMux                   0      11417              RISE  1       
I__10898/O                                                        LocalMux                   1099   12516              RISE  1       
I__10900/I                                                        IoInMux                    0      12516              RISE  1       
I__10900/O                                                        IoInMux                    662    13178              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13178              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    13712              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      13712              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   15800              FALL  1       
usb_dp:out                                                        soc                        0      15800              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3215


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4354
---------------------------- ------
Hold Time                     -3215

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       soc                        0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__5170/I                                       Odrv4                      0      950                FALL  1       
I__5170/O                                       Odrv4                      649    1599               FALL  1       
I__5171/I                                       IoSpan4Mux                 0      1599               FALL  1       
I__5171/O                                       IoSpan4Mux                 742    2341               FALL  1       
I__5172/I                                       IoSpan4Mux                 0      2341               FALL  1       
I__5172/O                                       IoSpan4Mux                 742    3082               FALL  1       
I__5173/I                                       LocalMux                   0      3082               FALL  1       
I__5173/O                                       LocalMux                   768    3851               FALL  1       
I__5174/I                                       InMux                      0      3851               FALL  1       
I__5174/O                                       InMux                      503    4354               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_0/in1  LogicCell40_SEQ_MODE_1000  0      4354               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__10588/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                      GlobalMux                  0      0                  RISE  1       
I__10589/O                                      GlobalMux                  252    252                RISE  1       
I__10717/I                                      ClkMux                     0      252                RISE  1       
I__10717/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_13_29_0/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3546


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4685
---------------------------- ------
Hold Time                     -3546

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       soc                        0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__5161/I                                       Odrv12                     0      950                FALL  1       
I__5161/O                                       Odrv12                     1232   2182               FALL  1       
I__5162/I                                       Span12Mux_h                0      2182               FALL  1       
I__5162/O                                       Span12Mux_h                1232   3414               FALL  1       
I__5163/I                                       LocalMux                   0      3414               FALL  1       
I__5163/O                                       LocalMux                   768    4182               FALL  1       
I__5164/I                                       InMux                      0      4182               FALL  1       
I__5164/O                                       InMux                      503    4685               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_29_5/in3  LogicCell40_SEQ_MODE_1000  0      4685               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  379     
I__10588/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                      GlobalMux                  0      0                  RISE  1       
I__10589/O                                      GlobalMux                  252    252                RISE  1       
I__10717/I                                      ClkMux                     0      252                RISE  1       
I__10717/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_29_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 12682


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             10152
---------------------------- ------
Clock To Out Delay            12682

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__10588/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                            GlobalMux                  0      0                  RISE  1       
I__10589/O                                            GlobalMux                  252    252                RISE  1       
I__10706/I                                            ClkMux                     0      252                RISE  1       
I__10706/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_19_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_19_5/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  11      
I__10943/I                                                   LocalMux                   0      2530               FALL  1       
I__10943/O                                                   LocalMux                   768    3298               FALL  1       
I__10951/I                                                   InMux                      0      3298               FALL  1       
I__10951/O                                                   InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_18_5/in1    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_18_18_5/lcout  LogicCell40_SEQ_MODE_0000  1179   4980               RISE  1       
I__10373/I                                                   Odrv12                     0      4980               RISE  1       
I__10373/O                                                   Odrv12                     1073   6053               RISE  1       
I__10374/I                                                   Span12Mux_v                0      6053               RISE  1       
I__10374/O                                                   Span12Mux_v                980    7033               RISE  1       
I__10375/I                                                   Sp12to4                    0      7033               RISE  1       
I__10375/O                                                   Sp12to4                    596    7629               RISE  1       
I__10376/I                                                   IoSpan4Mux                 0      7629               RISE  1       
I__10376/O                                                   IoSpan4Mux                 622    8251               RISE  1       
I__10377/I                                                   LocalMux                   0      8251               RISE  1       
I__10377/O                                                   LocalMux                   1099   9351               RISE  1       
I__10378/I                                                   IoInMux                    0      9351               RISE  1       
I__10378/O                                                   IoInMux                    662    10013              RISE  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      10013              RISE  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    10768              RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      10768              RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   12682              RISE  1       
usb_dn:out                                                   soc                        0      12682              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 10907


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8377
---------------------------- ------
Clock To Out Delay            10907

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  379     
I__10588/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10588/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10589/I                                            GlobalMux                  0      0                  RISE  1       
I__10589/O                                            GlobalMux                  252    252                RISE  1       
I__10706/I                                            ClkMux                     0      252                RISE  1       
I__10706/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_19_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_19_5/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  11      
I__10939/I                                                 LocalMux                   0      2530               FALL  1       
I__10939/O                                                 LocalMux                   768    3298               FALL  1       
I__10947/I                                                 InMux                      0      3298               FALL  1       
I__10947/O                                                 InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_19_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_18_19_0/lcout  LogicCell40_SEQ_MODE_0000  874    4675               FALL  1       
I__10367/I                                                 Odrv4                      0      4675               FALL  1       
I__10367/O                                                 Odrv4                      649    5324               FALL  1       
I__10368/I                                                 Span4Mux_v                 0      5324               FALL  1       
I__10368/O                                                 Span4Mux_v                 649    5973               FALL  1       
I__10369/I                                                 Span4Mux_v                 0      5973               FALL  1       
I__10369/O                                                 Span4Mux_v                 649    6622               FALL  1       
I__10370/I                                                 Span4Mux_s1_v              0      6622               FALL  1       
I__10370/O                                                 Span4Mux_s1_v              344    6967               FALL  1       
I__10371/I                                                 LocalMux                   0      6967               FALL  1       
I__10371/O                                                 LocalMux                   768    7735               FALL  1       
I__10372/I                                                 IoInMux                    0      7735               FALL  1       
I__10372/O                                                 IoInMux                    503    8238               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8238               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    8993               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      8993               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   10907              RISE  1       
usb_dp:out                                                 soc                        0      10907              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

