vhdl work "C:/Users/lamphejw/Desktop/Project4/Project4.srcs/sources_1/new/mod4cnt.vhd"
vhdl work "C:/Users/lamphejw/Desktop/Project4/Project4.srcs/sim_1/imports/Project4/mymod4cnt_testbench.vhd"
verilog work C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v
