<stg><name>bicg</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %buff_A = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buff_A_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %buff_p = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_p"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %buff_p_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_p_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %buff_r = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %buff_s_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_s_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %buff_s_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_s_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %buff_s_out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_s_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %buff_s_out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_s_out_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %buff_q_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_q_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:22 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
entry:23 %br_ln13 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
lprd_2:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="7">
<![CDATA[
lprd_2:1 %trunc_ln13 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:2 %icmp_ln13 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:3 %add_ln13 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lprd_2:4 %br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %for.inc41.preheader

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="7">
<![CDATA[
lprd_2.split:0 %zext_ln13 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:10 %p_addr = getelementptr i32 %p, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:11 %p_load = load i6 %p_addr

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
for.inc41.preheader:0 %call_ln0 = call void @bicg_Pipeline_lp1_lp2, i32 %buff_r, i32 %buff_A, i32 %buff_A_1, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
lprd_2.split:1 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="7">
<![CDATA[
lprd_2.split:2 %trunc_ln13_1 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="7">
<![CDATA[
lprd_2.split:3 %trunc_ln13_2 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln13_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
lprd_2.split:4 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
lprd_2.split:5 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
lprd_2.split:6 %lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_2, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
lprd_2.split:7 %zext_ln5 = zext i4 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
lprd_2.split:8 %lshr_ln5_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
lprd_2.split:9 %zext_ln5_1 = zext i5 %lshr_ln5_1

]]></Node>
<StgValue><ssdm name="zext_ln5_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:11 %p_load = load i6 %p_addr

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:12 %bitcast_ln14 = bitcast i32 %p_load

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:13 %buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5_1

]]></Node>
<StgValue><ssdm name="buff_p_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:14 %buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5_1

]]></Node>
<StgValue><ssdm name="buff_p_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lprd_2.split:15 %br_ln14 = br i1 %trunc_ln13_1, void %arrayidx2.case.0, void %arrayidx2.case.1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx2.case.0:0 %store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0:1 %br_ln14 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx2.case.1:0 %store_ln14 = store i32 %bitcast_ln14, i5 %buff_p_1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.1:1 %br_ln14 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:0 %r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
arrayidx2.exit:1 %r_load = load i6 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:5 %buff_s_out_addr = getelementptr i32 %buff_s_out, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:6 %buff_s_out_1_addr = getelementptr i32 %buff_s_out_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:7 %buff_s_out_2_addr = getelementptr i32 %buff_s_out_2, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_2_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:8 %buff_s_out_3_addr = getelementptr i32 %buff_s_out_3, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_s_out_3_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
arrayidx2.exit:1 %r_load = load i6 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
arrayidx2.exit:2 %bitcast_ln15 = bitcast i32 %r_load

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:3 %buff_r_addr = getelementptr i32 %buff_r, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="buff_r_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx2.exit:4 %store_ln15 = store i32 %bitcast_ln15, i6 %buff_r_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx2.exit:9 %switch_ln16 = switch i2 %trunc_ln13_2, void %arrayidx8.case.3, i2 0, void %arrayidx8.case.0, i2 1, void %arrayidx8.case.1, i2 2, void %arrayidx8.case.2

]]></Node>
<StgValue><ssdm name="switch_ln16"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx8.case.2:0 %store_ln16 = store i32 0, i4 %buff_s_out_2_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8.case.2:1 %br_ln16 = br void %arrayidx8.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx8.case.1:0 %store_ln16 = store i32 0, i4 %buff_s_out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8.case.1:1 %br_ln16 = br void %arrayidx8.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx8.case.0:0 %store_ln16 = store i32 0, i4 %buff_s_out_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8.case.0:1 %br_ln16 = br void %arrayidx8.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx8.case.3:0 %store_ln16 = store i32 0, i4 %buff_s_out_3_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8.case.3:1 %br_ln16 = br void %arrayidx8.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx8.exit:0 %buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="buff_q_out_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx8.exit:1 %store_ln17 = store i32 0, i6 %buff_q_out_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="32">
<![CDATA[
arrayidx8.exit:2 %call_ln19 = call void @bicg_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx8.exit:3 %store_ln5 = store i7 %add_ln13, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="32">
<![CDATA[
arrayidx8.exit:2 %call_ln19 = call void @bicg_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx8.exit:4 %br_ln13 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
for.inc41.preheader:0 %call_ln0 = call void @bicg_Pipeline_lp1_lp2, i32 %buff_r, i32 %buff_A, i32 %buff_A_1, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc41.preheader:1 %call_ln0 = call void @bicg_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %buff_q_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc41.preheader:1 %call_ln0 = call void @bicg_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_p, i32 %buff_p_1, i32 %buff_q_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc41.preheader:2 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc41.preheader:3 %call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3, i32 %s_out, i32 %buff_q_out, i32 %q_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="92" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc41.preheader:3 %call_ln0 = call void @bicg_Pipeline_lpwr, i32 %buff_s_out, i32 %buff_s_out_1, i32 %buff_s_out_2, i32 %buff_s_out_3, i32 %s_out, i32 %buff_q_out, i32 %q_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0">
<![CDATA[
for.inc41.preheader:4 %ret_ln39 = ret

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="112" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="p" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="s_out" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="s_out"/></StgValue>
</port>
<port id="116" name="q_out" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="q_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="118" from="StgValue_117" to="i" fromId="117" toId="11">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="119" toId="12">
</dataflow>
<dataflow id="122" from="empty_2" to="spectopmodule_ln3" fromId="121" toId="12">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="125" from="A" to="specinterface_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="127" from="empty" to="specinterface_ln0" fromId="126" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="141" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="142" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="144" from="empty_0" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="145" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="146" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="13">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="147" toId="14">
</dataflow>
<dataflow id="149" from="A" to="specbitsmap_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="151" from="p" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="152" from="empty" to="specinterface_ln0" fromId="126" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="15">
</dataflow>
<dataflow id="157" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="161" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="162" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="163" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="164" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="166" from="empty_0" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="167" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="15">
</dataflow>
<dataflow id="168" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="15">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="147" toId="16">
</dataflow>
<dataflow id="170" from="p" to="specbitsmap_ln0" fromId="113" toId="16">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="172" from="r" to="specinterface_ln0" fromId="114" toId="17">
</dataflow>
<dataflow id="173" from="empty" to="specinterface_ln0" fromId="126" toId="17">
</dataflow>
<dataflow id="174" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="175" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="177" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="17">
</dataflow>
<dataflow id="178" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="179" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="182" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="183" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="184" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="185" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="186" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="187" from="empty_0" to="specinterface_ln0" fromId="131" toId="17">
</dataflow>
<dataflow id="188" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="17">
</dataflow>
<dataflow id="189" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="17">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="147" toId="18">
</dataflow>
<dataflow id="191" from="r" to="specbitsmap_ln0" fromId="114" toId="18">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="123" toId="19">
</dataflow>
<dataflow id="193" from="s_out" to="specinterface_ln0" fromId="115" toId="19">
</dataflow>
<dataflow id="195" from="empty_1" to="specinterface_ln0" fromId="194" toId="19">
</dataflow>
<dataflow id="196" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="197" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="199" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="200" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="201" from="empty_0" to="specinterface_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="202" from="empty_0" to="specinterface_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="203" from="empty_0" to="specinterface_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="204" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="205" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="206" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="207" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="208" from="empty_0" to="specinterface_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="209" from="empty_0" to="specinterface_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="210" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="19">
</dataflow>
<dataflow id="211" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="147" toId="20">
</dataflow>
<dataflow id="213" from="s_out" to="specbitsmap_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="123" toId="21">
</dataflow>
<dataflow id="215" from="q_out" to="specinterface_ln0" fromId="116" toId="21">
</dataflow>
<dataflow id="216" from="empty_1" to="specinterface_ln0" fromId="194" toId="21">
</dataflow>
<dataflow id="217" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="218" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="220" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="221" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="222" from="empty_0" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="223" from="empty_0" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="224" from="empty_0" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="225" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="226" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="227" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="228" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="229" from="empty_0" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="230" from="empty_0" to="specinterface_ln0" fromId="131" toId="21">
</dataflow>
<dataflow id="231" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="21">
</dataflow>
<dataflow id="232" from="StgValue_128" to="specinterface_ln0" fromId="128" toId="21">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="147" toId="22">
</dataflow>
<dataflow id="234" from="q_out" to="specbitsmap_ln0" fromId="116" toId="22">
</dataflow>
<dataflow id="236" from="StgValue_235" to="buff_A" fromId="235" toId="23">
</dataflow>
<dataflow id="237" from="StgValue_235" to="buff_A_1" fromId="235" toId="24">
</dataflow>
<dataflow id="238" from="StgValue_235" to="buff_p" fromId="235" toId="25">
</dataflow>
<dataflow id="239" from="StgValue_235" to="buff_p_1" fromId="235" toId="26">
</dataflow>
<dataflow id="240" from="StgValue_235" to="buff_r" fromId="235" toId="27">
</dataflow>
<dataflow id="241" from="StgValue_235" to="buff_s_out" fromId="235" toId="28">
</dataflow>
<dataflow id="242" from="StgValue_235" to="buff_s_out_1" fromId="235" toId="29">
</dataflow>
<dataflow id="243" from="StgValue_235" to="buff_s_out_2" fromId="235" toId="30">
</dataflow>
<dataflow id="244" from="StgValue_235" to="buff_s_out_3" fromId="235" toId="31">
</dataflow>
<dataflow id="245" from="StgValue_235" to="buff_q_out" fromId="235" toId="32">
</dataflow>
<dataflow id="247" from="StgValue_246" to="store_ln5" fromId="246" toId="33">
</dataflow>
<dataflow id="248" from="i" to="store_ln5" fromId="11" toId="33">
</dataflow>
<dataflow id="249" from="i" to="i_2" fromId="11" toId="35">
</dataflow>
<dataflow id="250" from="i_2" to="trunc_ln13" fromId="35" toId="36">
</dataflow>
<dataflow id="251" from="i_2" to="icmp_ln13" fromId="35" toId="37">
</dataflow>
<dataflow id="253" from="StgValue_252" to="icmp_ln13" fromId="252" toId="37">
</dataflow>
<dataflow id="254" from="i_2" to="add_ln13" fromId="35" toId="38">
</dataflow>
<dataflow id="256" from="StgValue_255" to="add_ln13" fromId="255" toId="38">
</dataflow>
<dataflow id="257" from="icmp_ln13" to="br_ln13" fromId="37" toId="39">
</dataflow>
<dataflow id="258" from="i_2" to="zext_ln13" fromId="35" toId="40">
</dataflow>
<dataflow id="259" from="p" to="p_addr" fromId="113" toId="41">
</dataflow>
<dataflow id="261" from="StgValue_260" to="p_addr" fromId="260" toId="41">
</dataflow>
<dataflow id="262" from="zext_ln13" to="p_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="263" from="p_addr" to="p_load" fromId="41" toId="42">
</dataflow>
<dataflow id="265" from="bicg_Pipeline_lp1_lp2" to="call_ln0" fromId="264" toId="43">
</dataflow>
<dataflow id="266" from="buff_r" to="call_ln0" fromId="27" toId="43">
</dataflow>
<dataflow id="267" from="buff_A" to="call_ln0" fromId="23" toId="43">
</dataflow>
<dataflow id="268" from="buff_A_1" to="call_ln0" fromId="24" toId="43">
</dataflow>
<dataflow id="269" from="buff_s_out" to="call_ln0" fromId="28" toId="43">
</dataflow>
<dataflow id="270" from="buff_s_out_1" to="call_ln0" fromId="29" toId="43">
</dataflow>
<dataflow id="271" from="buff_s_out_2" to="call_ln0" fromId="30" toId="43">
</dataflow>
<dataflow id="272" from="buff_s_out_3" to="call_ln0" fromId="31" toId="43">
</dataflow>
<dataflow id="274" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_1" fromId="273" toId="44">
</dataflow>
<dataflow id="275" from="trunc_ln13" to="tmp_1" fromId="36" toId="44">
</dataflow>
<dataflow id="277" from="StgValue_276" to="tmp_1" fromId="276" toId="44">
</dataflow>
<dataflow id="278" from="i_2" to="trunc_ln13_1" fromId="35" toId="45">
</dataflow>
<dataflow id="279" from="i_2" to="trunc_ln13_2" fromId="35" toId="46">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="280" toId="47">
</dataflow>
<dataflow id="283" from="StgValue_282" to="speclooptripcount_ln5" fromId="282" toId="47">
</dataflow>
<dataflow id="284" from="StgValue_282" to="speclooptripcount_ln5" fromId="282" toId="47">
</dataflow>
<dataflow id="285" from="StgValue_282" to="speclooptripcount_ln5" fromId="282" toId="47">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecLoopName" to="specloopname_ln13" fromId="286" toId="48">
</dataflow>
<dataflow id="289" from="empty_5" to="specloopname_ln13" fromId="288" toId="48">
</dataflow>
<dataflow id="291" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln5" fromId="290" toId="49">
</dataflow>
<dataflow id="292" from="i_2" to="lshr_ln5" fromId="35" toId="49">
</dataflow>
<dataflow id="294" from="StgValue_293" to="lshr_ln5" fromId="293" toId="49">
</dataflow>
<dataflow id="296" from="StgValue_295" to="lshr_ln5" fromId="295" toId="49">
</dataflow>
<dataflow id="297" from="lshr_ln5" to="zext_ln5" fromId="49" toId="50">
</dataflow>
<dataflow id="299" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_1" fromId="298" toId="51">
</dataflow>
<dataflow id="300" from="i_2" to="lshr_ln5_1" fromId="35" toId="51">
</dataflow>
<dataflow id="301" from="StgValue_117" to="lshr_ln5_1" fromId="117" toId="51">
</dataflow>
<dataflow id="302" from="StgValue_295" to="lshr_ln5_1" fromId="295" toId="51">
</dataflow>
<dataflow id="303" from="lshr_ln5_1" to="zext_ln5_1" fromId="51" toId="52">
</dataflow>
<dataflow id="304" from="p_addr" to="p_load" fromId="41" toId="53">
</dataflow>
<dataflow id="305" from="p_load" to="bitcast_ln14" fromId="53" toId="54">
</dataflow>
<dataflow id="306" from="buff_p" to="buff_p_addr" fromId="25" toId="55">
</dataflow>
<dataflow id="307" from="StgValue_260" to="buff_p_addr" fromId="260" toId="55">
</dataflow>
<dataflow id="308" from="zext_ln5_1" to="buff_p_addr" fromId="52" toId="55">
</dataflow>
<dataflow id="309" from="buff_p_1" to="buff_p_1_addr" fromId="26" toId="56">
</dataflow>
<dataflow id="310" from="StgValue_260" to="buff_p_1_addr" fromId="260" toId="56">
</dataflow>
<dataflow id="311" from="zext_ln5_1" to="buff_p_1_addr" fromId="52" toId="56">
</dataflow>
<dataflow id="312" from="trunc_ln13_1" to="br_ln14" fromId="45" toId="57">
</dataflow>
<dataflow id="313" from="bitcast_ln14" to="store_ln14" fromId="54" toId="58">
</dataflow>
<dataflow id="314" from="buff_p_addr" to="store_ln14" fromId="55" toId="58">
</dataflow>
<dataflow id="315" from="bitcast_ln14" to="store_ln14" fromId="54" toId="60">
</dataflow>
<dataflow id="316" from="buff_p_1_addr" to="store_ln14" fromId="56" toId="60">
</dataflow>
<dataflow id="317" from="r" to="r_addr" fromId="114" toId="62">
</dataflow>
<dataflow id="318" from="StgValue_260" to="r_addr" fromId="260" toId="62">
</dataflow>
<dataflow id="319" from="zext_ln13" to="r_addr" fromId="40" toId="62">
</dataflow>
<dataflow id="320" from="r_addr" to="r_load" fromId="62" toId="63">
</dataflow>
<dataflow id="321" from="buff_s_out" to="buff_s_out_addr" fromId="28" toId="64">
</dataflow>
<dataflow id="322" from="StgValue_260" to="buff_s_out_addr" fromId="260" toId="64">
</dataflow>
<dataflow id="323" from="zext_ln5" to="buff_s_out_addr" fromId="50" toId="64">
</dataflow>
<dataflow id="324" from="buff_s_out_1" to="buff_s_out_1_addr" fromId="29" toId="65">
</dataflow>
<dataflow id="325" from="StgValue_260" to="buff_s_out_1_addr" fromId="260" toId="65">
</dataflow>
<dataflow id="326" from="zext_ln5" to="buff_s_out_1_addr" fromId="50" toId="65">
</dataflow>
<dataflow id="327" from="buff_s_out_2" to="buff_s_out_2_addr" fromId="30" toId="66">
</dataflow>
<dataflow id="328" from="StgValue_260" to="buff_s_out_2_addr" fromId="260" toId="66">
</dataflow>
<dataflow id="329" from="zext_ln5" to="buff_s_out_2_addr" fromId="50" toId="66">
</dataflow>
<dataflow id="330" from="buff_s_out_3" to="buff_s_out_3_addr" fromId="31" toId="67">
</dataflow>
<dataflow id="331" from="StgValue_260" to="buff_s_out_3_addr" fromId="260" toId="67">
</dataflow>
<dataflow id="332" from="zext_ln5" to="buff_s_out_3_addr" fromId="50" toId="67">
</dataflow>
<dataflow id="333" from="r_addr" to="r_load" fromId="62" toId="68">
</dataflow>
<dataflow id="334" from="r_load" to="bitcast_ln15" fromId="68" toId="69">
</dataflow>
<dataflow id="335" from="buff_r" to="buff_r_addr" fromId="27" toId="70">
</dataflow>
<dataflow id="336" from="StgValue_260" to="buff_r_addr" fromId="260" toId="70">
</dataflow>
<dataflow id="337" from="zext_ln13" to="buff_r_addr" fromId="40" toId="70">
</dataflow>
<dataflow id="338" from="bitcast_ln15" to="store_ln15" fromId="69" toId="71">
</dataflow>
<dataflow id="339" from="buff_r_addr" to="store_ln15" fromId="70" toId="71">
</dataflow>
<dataflow id="340" from="trunc_ln13_2" to="switch_ln16" fromId="46" toId="72">
</dataflow>
<dataflow id="342" from="StgValue_341" to="switch_ln16" fromId="341" toId="72">
</dataflow>
<dataflow id="344" from="StgValue_343" to="switch_ln16" fromId="343" toId="72">
</dataflow>
<dataflow id="346" from="StgValue_345" to="switch_ln16" fromId="345" toId="72">
</dataflow>
<dataflow id="348" from="StgValue_347" to="store_ln16" fromId="347" toId="73">
</dataflow>
<dataflow id="349" from="buff_s_out_2_addr" to="store_ln16" fromId="66" toId="73">
</dataflow>
<dataflow id="350" from="StgValue_347" to="store_ln16" fromId="347" toId="75">
</dataflow>
<dataflow id="351" from="buff_s_out_1_addr" to="store_ln16" fromId="65" toId="75">
</dataflow>
<dataflow id="352" from="StgValue_347" to="store_ln16" fromId="347" toId="77">
</dataflow>
<dataflow id="353" from="buff_s_out_addr" to="store_ln16" fromId="64" toId="77">
</dataflow>
<dataflow id="354" from="StgValue_347" to="store_ln16" fromId="347" toId="79">
</dataflow>
<dataflow id="355" from="buff_s_out_3_addr" to="store_ln16" fromId="67" toId="79">
</dataflow>
<dataflow id="356" from="buff_q_out" to="buff_q_out_addr" fromId="32" toId="81">
</dataflow>
<dataflow id="357" from="StgValue_260" to="buff_q_out_addr" fromId="260" toId="81">
</dataflow>
<dataflow id="358" from="zext_ln13" to="buff_q_out_addr" fromId="40" toId="81">
</dataflow>
<dataflow id="359" from="StgValue_347" to="store_ln17" fromId="347" toId="82">
</dataflow>
<dataflow id="360" from="buff_q_out_addr" to="store_ln17" fromId="81" toId="82">
</dataflow>
<dataflow id="362" from="bicg_Pipeline_lprd_2" to="call_ln19" fromId="361" toId="83">
</dataflow>
<dataflow id="363" from="tmp_1" to="call_ln19" fromId="44" toId="83">
</dataflow>
<dataflow id="364" from="A" to="call_ln19" fromId="112" toId="83">
</dataflow>
<dataflow id="365" from="trunc_ln13" to="call_ln19" fromId="36" toId="83">
</dataflow>
<dataflow id="366" from="buff_A" to="call_ln19" fromId="23" toId="83">
</dataflow>
<dataflow id="367" from="buff_A_1" to="call_ln19" fromId="24" toId="83">
</dataflow>
<dataflow id="368" from="add_ln13" to="store_ln5" fromId="38" toId="84">
</dataflow>
<dataflow id="369" from="i" to="store_ln5" fromId="11" toId="84">
</dataflow>
<dataflow id="370" from="bicg_Pipeline_lprd_2" to="call_ln19" fromId="361" toId="85">
</dataflow>
<dataflow id="371" from="tmp_1" to="call_ln19" fromId="44" toId="85">
</dataflow>
<dataflow id="372" from="A" to="call_ln19" fromId="112" toId="85">
</dataflow>
<dataflow id="373" from="trunc_ln13" to="call_ln19" fromId="36" toId="85">
</dataflow>
<dataflow id="374" from="buff_A" to="call_ln19" fromId="23" toId="85">
</dataflow>
<dataflow id="375" from="buff_A_1" to="call_ln19" fromId="24" toId="85">
</dataflow>
<dataflow id="376" from="bicg_Pipeline_lp1_lp2" to="call_ln0" fromId="264" toId="87">
</dataflow>
<dataflow id="377" from="buff_r" to="call_ln0" fromId="27" toId="87">
</dataflow>
<dataflow id="378" from="buff_A" to="call_ln0" fromId="23" toId="87">
</dataflow>
<dataflow id="379" from="buff_A_1" to="call_ln0" fromId="24" toId="87">
</dataflow>
<dataflow id="380" from="buff_s_out" to="call_ln0" fromId="28" toId="87">
</dataflow>
<dataflow id="381" from="buff_s_out_1" to="call_ln0" fromId="29" toId="87">
</dataflow>
<dataflow id="382" from="buff_s_out_2" to="call_ln0" fromId="30" toId="87">
</dataflow>
<dataflow id="383" from="buff_s_out_3" to="call_ln0" fromId="31" toId="87">
</dataflow>
<dataflow id="385" from="bicg_Pipeline_lp3_lp4" to="call_ln0" fromId="384" toId="88">
</dataflow>
<dataflow id="386" from="buff_A" to="call_ln0" fromId="23" toId="88">
</dataflow>
<dataflow id="387" from="buff_A_1" to="call_ln0" fromId="24" toId="88">
</dataflow>
<dataflow id="388" from="buff_p" to="call_ln0" fromId="25" toId="88">
</dataflow>
<dataflow id="389" from="buff_p_1" to="call_ln0" fromId="26" toId="88">
</dataflow>
<dataflow id="390" from="buff_q_out" to="call_ln0" fromId="32" toId="88">
</dataflow>
<dataflow id="391" from="bicg_Pipeline_lp3_lp4" to="call_ln0" fromId="384" toId="89">
</dataflow>
<dataflow id="392" from="buff_A" to="call_ln0" fromId="23" toId="89">
</dataflow>
<dataflow id="393" from="buff_A_1" to="call_ln0" fromId="24" toId="89">
</dataflow>
<dataflow id="394" from="buff_p" to="call_ln0" fromId="25" toId="89">
</dataflow>
<dataflow id="395" from="buff_p_1" to="call_ln0" fromId="26" toId="89">
</dataflow>
<dataflow id="396" from="buff_q_out" to="call_ln0" fromId="32" toId="89">
</dataflow>
<dataflow id="398" from="_ssdm_op_Wait" to="empty" fromId="397" toId="90">
</dataflow>
<dataflow id="400" from="bicg_Pipeline_lpwr" to="call_ln0" fromId="399" toId="91">
</dataflow>
<dataflow id="401" from="buff_s_out" to="call_ln0" fromId="28" toId="91">
</dataflow>
<dataflow id="402" from="buff_s_out_1" to="call_ln0" fromId="29" toId="91">
</dataflow>
<dataflow id="403" from="buff_s_out_2" to="call_ln0" fromId="30" toId="91">
</dataflow>
<dataflow id="404" from="buff_s_out_3" to="call_ln0" fromId="31" toId="91">
</dataflow>
<dataflow id="405" from="s_out" to="call_ln0" fromId="115" toId="91">
</dataflow>
<dataflow id="406" from="buff_q_out" to="call_ln0" fromId="32" toId="91">
</dataflow>
<dataflow id="407" from="q_out" to="call_ln0" fromId="116" toId="91">
</dataflow>
<dataflow id="408" from="bicg_Pipeline_lpwr" to="call_ln0" fromId="399" toId="92">
</dataflow>
<dataflow id="409" from="buff_s_out" to="call_ln0" fromId="28" toId="92">
</dataflow>
<dataflow id="410" from="buff_s_out_1" to="call_ln0" fromId="29" toId="92">
</dataflow>
<dataflow id="411" from="buff_s_out_2" to="call_ln0" fromId="30" toId="92">
</dataflow>
<dataflow id="412" from="buff_s_out_3" to="call_ln0" fromId="31" toId="92">
</dataflow>
<dataflow id="413" from="s_out" to="call_ln0" fromId="115" toId="92">
</dataflow>
<dataflow id="414" from="buff_q_out" to="call_ln0" fromId="32" toId="92">
</dataflow>
<dataflow id="415" from="q_out" to="call_ln0" fromId="116" toId="92">
</dataflow>
<dataflow id="416" from="icmp_ln13" to="StgValue_2" fromId="37" toId="2">
</dataflow>
<dataflow id="417" from="trunc_ln13_1" to="StgValue_3" fromId="45" toId="3">
</dataflow>
<dataflow id="418" from="trunc_ln13_2" to="StgValue_4" fromId="46" toId="4">
</dataflow>
</dataflows>


</stg>
