// Seed: 4008999102
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    output logic id_6,
    input uwire id_7,
    output logic id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri id_11,
    input tri id_12,
    output supply1 id_13,
    input wire id_14
    , id_19,
    input logic id_15,
    input wand id_16,
    output logic id_17
);
  always @(posedge id_1)
    case (1)
      1'b0: begin : LABEL_0
        disable id_20;
        id_6 = id_15;
        $display(1'h0, 1, 1);
        id_6 <= 1;
      end
      id_3: id_17 <= 1;
      default:
      if (id_15)
        if (1'd0) id_13 = id_14;
        else if (1) begin : LABEL_0
          begin : LABEL_0
            id_9 = 1;
            if (1)
              if (id_7) id_8 <= 1;
              else id_10 = 1;
          end
          $display(id_1);
          id_8 = id_15;
        end else if (id_19) begin : LABEL_0
          id_10 = 1;
        end
    endcase
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
