// Component Signature
module main
(
    input wire  valid,
    output wire  ready
);

// Wire declarations
wire [31:0] const0$out; // x0 @ in
wire [31:0] const1$out; // y0 @ in

// Subcomponent Instances
std_reg #(32, 0) x0 (
    .in(const0$out)
);

std_const #(32, 3) const0 (
    .out(const0$out)
);

std_reg #(32, 0) y0 (
    .in(const1$out)
);

std_const #(32, 5) const1 (
    .out(const1$out)
);
endmodule // end main