{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564174538431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564174538432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 15:55:38 2019 " "Processing started: Fri Jul 26 15:55:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564174538432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564174538432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba -c prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba -c prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564174538432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1564174538691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prueba-structural " "Found design unit 1: prueba-structural" {  } { { "prueba.vhd" "" { Text "C:/Users/estudiante/Desktop/Trabajo de Grado/Prueba Verilog y Vhdl/prueba.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564174539077 ""} { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "prueba.vhd" "" { Text "C:/Users/estudiante/Desktop/Trabajo de Grado/Prueba Verilog y Vhdl/prueba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564174539077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564174539077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdland.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdland.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdland-gatelevel " "Found design unit 1: vhdland-gatelevel" {  } { { "vhdland.vhd" "" { Text "C:/Users/estudiante/Desktop/Trabajo de Grado/Prueba Verilog y Vhdl/vhdland.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564174539080 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdland " "Found entity 1: vhdland" {  } { { "vhdland.vhd" "" { Text "C:/Users/estudiante/Desktop/Trabajo de Grado/Prueba Verilog y Vhdl/vhdland.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564174539080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564174539080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilogor.v 1 1 " "Found 1 design units, including 1 entities, in source file verilogor.v" { { "Info" "ISGN_ENTITY_NAME" "1 verilogor " "Found entity 1: verilogor" {  } { { "verilogor.v" "" { Text "C:/Users/estudiante/Desktop/Trabajo de Grado/Prueba Verilog y Vhdl/verilogor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1564174539082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1564174539082 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "verilogor work prueba.vhd(23) " "VHDL Use Clause error at prueba.vhd(23): design library \"work\" does not contain primary unit \"verilogor\"" {  } { { "prueba.vhd" "" { Text "C:/Users/estudiante/Desktop/Trabajo de Grado/Prueba Verilog y Vhdl/prueba.vhd" 23 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "Quartus II" 0 -1 1564174539083 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564174539201 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 26 15:55:39 2019 " "Processing ended: Fri Jul 26 15:55:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564174539201 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564174539201 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564174539201 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564174539201 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564174539804 ""}
