$date
	Tue Oct 17 20:57:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module acc $end
$var wire 1 " clk $end
$var wire 4 $ out [3:0] $end
$var wire 1 # rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz $
1#
0"
bz !
$end
#100
0#
#200
1#
#500
1"
#1000
0"
#1500
1"
#2000
0"
#2500
1"
#3000
0"
#3500
1"
#4000
0"
#4500
1"
#5000
0"
#5500
1"
#6000
0"
#6500
1"
#7000
0"
#7500
1"
#8000
0"
#8500
1"
#9000
0"
#9500
1"
#10000
0"
#10500
1"
#11000
0"
#11500
1"
#12000
0"
#12500
1"
#13000
0"
#13500
1"
#14000
0"
#14500
1"
#15000
0"
#15500
1"
#16000
0"
#16200
