FIRRTL version 3.3.0
circuit SevenSegmentDisplayMuxCase :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~SevenSegmentDisplayMuxCase|SevenSegmentDisplayMuxCase",
    "group":"SevenSegmentDisplayMuxCase"
  }
]]
  module SevenSegmentDisplayMuxCase : @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 9:7]
    input clock : Clock @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 9:7]
    input reset : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 9:7]
    output io : { flip binIn : UInt<4>, segOut : UInt<7>} @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 10:14]

    node _B0_T = bits(io.binIn, 0, 0) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 16:34]
    wire B0 : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 16:25]
    connect B0, _B0_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 16:25]
    node _B1_T = bits(io.binIn, 1, 1) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 17:34]
    wire B1 : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 17:25]
    connect B1, _B1_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 17:25]
    node _B2_T = bits(io.binIn, 2, 2) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 18:34]
    wire B2 : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 18:25]
    connect B2, _B2_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 18:25]
    node _B3_T = bits(io.binIn, 3, 3) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 19:34]
    wire B3 : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 19:25]
    connect B3, _B3_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 19:25]
    node _a_T = bits(io.segOut, 6, 6) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 22:34]
    wire a : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 22:24]
    connect a, _a_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 22:24]
    node _b_T = bits(io.segOut, 5, 5) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 23:34]
    wire b : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 23:24]
    connect b, _b_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 23:24]
    node _c_T = bits(io.segOut, 4, 4) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 24:34]
    wire c : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 24:24]
    connect c, _c_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 24:24]
    node _d_T = bits(io.segOut, 3, 3) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 25:34]
    wire d : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 25:24]
    connect d, _d_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 25:24]
    node _e_T = bits(io.segOut, 2, 2) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 26:34]
    wire e : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 26:24]
    connect e, _e_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 26:24]
    node _f_T = bits(io.segOut, 1, 1) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 27:34]
    wire f : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 27:24]
    connect f, _f_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 27:24]
    node _g_T = bits(io.segOut, 0, 0) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 28:34]
    wire g : UInt<1> @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 28:24]
    connect g, _g_T @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 28:24]
    node _io_segOut_T = eq(io.binIn, UInt<1>(0h0)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 44:17]
    node _io_segOut_T_1 = eq(io.binIn, UInt<1>(0h1)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 45:17]
    node _io_segOut_T_2 = eq(io.binIn, UInt<2>(0h2)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 46:17]
    node _io_segOut_T_3 = eq(io.binIn, UInt<2>(0h3)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 47:17]
    node _io_segOut_T_4 = eq(io.binIn, UInt<3>(0h4)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 48:17]
    node _io_segOut_T_5 = eq(io.binIn, UInt<3>(0h5)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 49:17]
    node _io_segOut_T_6 = eq(io.binIn, UInt<3>(0h6)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 50:17]
    node _io_segOut_T_7 = eq(io.binIn, UInt<3>(0h7)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 51:17]
    node _io_segOut_T_8 = eq(io.binIn, UInt<4>(0h8)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 52:17]
    node _io_segOut_T_9 = eq(io.binIn, UInt<4>(0h9)) @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 53:17]
    node _io_segOut_T_10 = mux(_io_segOut_T_9, UInt<7>(0h7b), UInt<7>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_11 = mux(_io_segOut_T_8, UInt<7>(0h7f), _io_segOut_T_10) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_12 = mux(_io_segOut_T_7, UInt<7>(0h70), _io_segOut_T_11) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_13 = mux(_io_segOut_T_6, UInt<7>(0h5f), _io_segOut_T_12) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_14 = mux(_io_segOut_T_5, UInt<7>(0h5b), _io_segOut_T_13) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_15 = mux(_io_segOut_T_4, UInt<7>(0h33), _io_segOut_T_14) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_16 = mux(_io_segOut_T_3, UInt<7>(0h79), _io_segOut_T_15) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_17 = mux(_io_segOut_T_2, UInt<7>(0h6d), _io_segOut_T_16) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_18 = mux(_io_segOut_T_1, UInt<7>(0h30), _io_segOut_T_17) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    node _io_segOut_T_19 = mux(_io_segOut_T, UInt<7>(0h7e), _io_segOut_T_18) @[src/main/scala/chisel3/util/Mux.scala 126:16]
    connect io.segOut, _io_segOut_T_19 @[src/main/scala/scabook/SevenSegmentDisplayMuxCase.scala 43:15]
