DAY-3
Problem statement
![Screenshot (307)](https://github.com/user-attachments/assets/6af56a63-7e60-4a23-91e6-4b15d59628f8)
Verilog Code
![Screenshot (306)](https://github.com/user-attachments/assets/afb542f1-3330-453f-8004-a0d34bef5a32)
Compile and simulate
![Screenshot (308)](https://github.com/user-attachments/assets/7904429e-9db0-472b-867a-ecefce15ef48)
