Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  2 23:53:12 2019
| Host         : DESKTOP-S201MJR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/CNN_timing_routed.rpt
| Design       : CNN
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1572 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1150 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                29591        0.068        0.000                      0                29591        1.732        0.000                       0                  6827  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.056        0.000                      0                29591        0.068        0.000                      0                29591        1.732        0.000                       0                  6827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 padded_16_V_U/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.438ns (9.809%)  route 4.027ns (90.191%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.537     0.537    padded_16_V_U/ap_clk
    SLICE_X55Y142        FDRE                                         r  padded_16_V_U/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y142        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  padded_16_V_U/empty_n_reg/Q
                         net (fo=7, routed)           0.731     1.491    padded_16_V_U/padded_16_V_t_empty_n
    SLICE_X48Y142        LUT6 (Prop_lut6_I0_O)        0.043     1.534 r  padded_16_V_U/ap_enable_reg_pp0_iter0_reg_i_6/O
                         net (fo=1, routed)           0.542     2.076    padded_10_V_U/empty_n_reg_2
    SLICE_X48Y146        LUT5 (Prop_lut5_I3_O)        0.043     2.119 r  padded_10_V_U/ap_enable_reg_pp0_iter0_reg_i_2__0/O
                         net (fo=7, routed)           0.298     2.417    resample_U0/resample_U0_ap_start
    SLICE_X43Y147        LUT4 (Prop_lut4_I0_O)        0.043     2.460 r  resample_U0/ap_enable_reg_pp0_iter0_reg_i_1__1/O
                         net (fo=82, routed)          1.209     3.668    resample_U0/ap_enable_reg_pp0_iter0
    SLICE_X17Y164        LUT5 (Prop_lut5_I0_O)        0.043     3.711 r  resample_U0/ram_reg_i_34__31/O
                         net (fo=12, routed)          0.477     4.189    resample_U0/square_image_9_V_address01
    SLICE_X19Y168        LUT5 (Prop_lut5_I1_O)        0.043     4.232 r  resample_U0/ram_reg_i_6__23/O
                         net (fo=1, routed)           0.771     5.002    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ADDRARDADDR[1]
    RAMB18_X1Y72         RAMB18E1                                     r  padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.510     5.510    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ap_clk
    RAMB18_X1Y72         RAMB18E1                                     r  padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    RAMB18_X1Y72         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     5.059    padded_9_V_U/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  0.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.266     0.266    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X107Y158       FDRE                                         r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y158       FDRE (Prop_fdre_C_Q)         0.100     0.366 r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg_reg[7]/Q
                         net (fo=1, routed)           0.136     0.502    conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter1_reg[7]
    SLICE_X106Y156       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6826, unset)         0.280     0.280    conv2d_3x3_1chan_rev_U0/ap_clk
    SLICE_X106Y156       SRL16E                                       r  conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X106Y156       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.434    conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter5_reg_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X3Y18  batchnorm_0_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X58Y65  maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg_0_31_18_23/RAMB_D1/CLK



