<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Convert_HDL" build_result="2" build_time="1398283540">
            <Task name="HDL_Conv" build_result="2" update_result="0" update_time="1398283540"/>
        </Milestone>
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1398285111"/>
            <Task name="BitgenXO2" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Generate_HDL" build_result="2" build_time="1398283540">
            <Task name="HDL_Gen" build_result="2" update_result="0" update_time="1398283540"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1398285105">
            <Task name="Map" build_result="2" update_result="0" update_time="1398285105"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1398285108">
            <Task name="PAR" build_result="2" update_result="0" update_time="1398285108"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1398283541">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1398283541"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1398283541"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="0"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Report name="ECE272_Lab3_ECE272_Lab3.bgn" last_build_time="1398285111" last_build_size="3943"/>
        <Report name="ECE272_Lab3_ECE272_Lab3.jed" last_build_time="1398285111" last_build_size="1464722"/>
        <Report name="ECE272_Lab3_ECE272_Lab3.lsedata" last_build_time="1398283540" last_build_size="19831"/>
        <Report name="ECE272_Lab3_ECE272_Lab3.ncd" last_build_time="1398285108" last_build_size="30171"/>
        <Report name="ECE272_Lab3_ECE272_Lab3.ngd" last_build_time="1398283540" last_build_size="12935"/>
        <Report name="ECE272_Lab3_ECE272_Lab3_map.ncd" last_build_time="1398285105" last_build_size="21011"/>
        <Report name="lab3_schematic.v" last_build_time="1398283540" last_build_size="2645"/>
    </Strategy>
</BuildStatus>
