pmosfet fabrication home 100 nm pmosfet fabrication using hybrid afm stm lithography of resist for gate patterning we fabricated p channel metal oxide semiconductor field effect transistors pmosfets using the method of hybrid afm stm lithography for gate level patterning the gate level lithography required precise alignment capabilities 100 nm resolution and uniform patterning over transistor topography devices with 130 nm physical gate lengths and 100 nm effective channel lengths exhibited reasonable electrical characteristics this pmosfet fabrication demonstrates the capabilities of hybrid afm stm lithography and shows the system's compatibility with semiconductor processing pmosfet fabrication process gate lithography continuous exposure over active area topography uniform 100 nm gate over topography device characteristics device fabrication pmosfet fabrication process home micromachining imaging lithography biosensors other work questions comments mail quatewebmaster
