{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654960388249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654960388250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 16:13:08 2022 " "Processing started: Sat Jun 11 16:13:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654960388250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960388250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoAlex_Bruno -c ProjetoAlex_Bruno " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoAlex_Bruno -c ProjetoAlex_Bruno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960388251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654960388899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654960388899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangsignal_rom_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangsignal_rom_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriangSignal_ROM_256x8-Behavioral " "Found design unit 1: TriangSignal_ROM_256x8-Behavioral" {  } { { "TriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/TriangSignal_ROM_256x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411599 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriangSignal_ROM_256x8 " "Found entity 1: TriangSignal_ROM_256x8" {  } { { "TriangSignal_ROM_256x8.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/TriangSignal_ROM_256x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960411599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Address_Generator-Behavioral " "Found design unit 1: Address_Generator-Behavioral" {  } { { "Address_Generator.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/Address_Generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411618 ""} { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "Address_Generator.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/Address_Generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960411618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-Behavioral " "Found design unit 1: PulseGenerator-Behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/PulseGenerator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411632 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/PulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960411632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterDecoder-Behavioral " "Found design unit 1: RegisterDecoder-Behavioral" {  } { { "RegisterDecoder.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/RegisterDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411645 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterDecoder " "Found entity 1: RegisterDecoder" {  } { { "RegisterDecoder.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/RegisterDecoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960411645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_Demo-Shell " "Found design unit 1: ROM_Demo-Shell" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411649 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Demo " "Found entity 1: ROM_Demo" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654960411649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960411649 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ROM_Demo " "Elaborating entity \"ROM_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654960411807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG ROM_Demo.vhd(9) " "VHDL Signal Declaration warning at ROM_Demo.vhd(9): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654960411812 "|ROM_Demo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_decoder ROM_Demo.vhd(15) " "Verilog HDL or VHDL warning at ROM_Demo.vhd(15): object \"s_decoder\" assigned a value but never read" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654960411813 "|ROM_Demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGenerator PulseGenerator:PulseGenerator A:behavioral " "Elaborating entity \"PulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"PulseGenerator:PulseGenerator\"" {  } { { "ROM_Demo.vhd" "PulseGenerator" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654960411816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Address_Generator Address_Generator:Counter A:behavioral " "Elaborating entity \"Address_Generator\" using architecture \"A:behavioral\" for hierarchy \"Address_Generator:Counter\"" {  } { { "ROM_Demo.vhd" "Counter" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654960411822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TriangSignal_ROM_256x8 TriangSignal_ROM_256x8:ROM A:behavioral " "Elaborating entity \"TriangSignal_ROM_256x8\" using architecture \"A:behavioral\" for hierarchy \"TriangSignal_ROM_256x8:ROM\"" {  } { { "ROM_Demo.vhd" "ROM" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654960411830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterDecoder RegisterDecoder:RegisterDecoder A:behavioral " "Elaborating entity \"RegisterDecoder\" using architecture \"A:behavioral\" for hierarchy \"RegisterDecoder:RegisterDecoder\"" {  } { { "ROM_Demo.vhd" "RegisterDecoder" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654960411834 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk RegisterDecoder.vhd(15) " "VHDL Process Statement warning at RegisterDecoder.vhd(15): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterDecoder.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/RegisterDecoder.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654960411835 "|ROM_Demo|RegisterDecoder:RegisterDecoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "ROM_Demo.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/Projeto/ROM_Demo.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654960413300 "|ROM_Demo|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654960413300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654960413519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654960414950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654960414950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654960415003 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654960415003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654960415003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654960415003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654960415026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 16:13:35 2022 " "Processing ended: Sat Jun 11 16:13:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654960415026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654960415026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654960415026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654960415026 ""}
