// Seed: 841466533
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    output tri0 id_7,
    input wor id_8,
    output wand id_9,
    output wire id_10,
    input tri1 id_11
);
  assign id_3 = id_5;
endmodule
module module_1 #(
    parameter id_22 = 32'd8,
    parameter id_7  = 32'd22
) (
    input uwire id_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wand id_6,
    input supply1 _id_7,
    input wor id_8,
    input uwire id_9,
    output supply0 id_10
    , id_30,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output wand id_14,
    input wand id_15,
    output uwire id_16,
    input tri id_17,
    input uwire id_18,
    input supply0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input tri0 _id_22
    , id_31,
    output uwire id_23,
    input uwire id_24,
    input wand id_25,
    output supply1 id_26,
    input supply0 id_27,
    output wor id_28
);
  wire [-1 : 1 'b0] id_32;
  struct packed {
    logic [-1 'b0 : -1] id_33;
    logic id_34;
  } [-1  -  id_22 : !  {  !  id_7  ,  1  }] id_35;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_28,
      id_9,
      id_17,
      id_19,
      id_14,
      id_27,
      id_28,
      id_16,
      id_9
  );
  assign modCall_1.id_1 = 0;
  assign id_23 = id_19;
endmodule
