Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  8 20:20:18 2020
| Host         : SHIELD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wujian100_open_top_timing_summary_routed.rpt -pb wujian100_open_top_timing_summary_routed.pb -rpx wujian100_open_top_timing_summary_routed.rpx -warn_on_violation
| Design       : wujian100_open_top
| Device       : 7a200t-fbg484
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 53 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.428        0.000                      0                36160        0.068        0.000                      0                36160       23.870        0.000                       0                 13625  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
EHS       {0.000 25.000}       50.000          20.000          
JTAG_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EHS                 1.428        0.000                      0                23405        0.068        0.000                      0                23405       23.870        0.000                       0                 13560  
JTAG_CLK          497.990        0.000                      0                  104        0.150        0.000                      0                  104      499.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
JTAG_CLK      EHS                43.254        0.000                      0                  487        0.438        0.000                      0                  487  
EHS           JTAG_CLK           38.746        0.000                      0                   32        0.089        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  EHS                EHS                     41.235        0.000                      0                12426        1.009        0.000                      0                12426  
**async_default**  EHS                JTAG_CLK                44.621        0.000                      0                   21        0.973        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hreadyout_reg/D
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.230ns  (logic 11.839ns (24.547%)  route 36.391ns (75.453%))
  Logic Levels:           76  (CARRY4=15 LUT2=2 LUT3=5 LUT4=14 LUT5=10 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 55.069 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.261    38.221    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.105    38.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.284    38.610    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg_0
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.105    38.715 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=22, routed)          1.592    40.306    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/D[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I3_O)        0.105    40.411 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.491    40.902    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_req
    SLICE_X27Y73         LUT3 (Prop_lut3_I0_O)        0.108    41.010 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[5]_i_6/O
                         net (fo=12, routed)          1.034    42.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_sel
    SLICE_X17Y70         LUT4 (Prop_lut4_I3_O)        0.296    42.341 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_2/O
                         net (fo=7, routed)           0.502    42.842    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X15Y70         LUT2 (Prop_lut2_I0_O)        0.278    43.120 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5/O
                         net (fo=4, routed)           0.679    43.799    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.267    44.066 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2/O
                         net (fo=8, routed)           0.609    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2_n_0
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.107    44.782 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.562    45.344    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.274    45.618 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2/O
                         net (fo=3, routed)           0.493    46.111    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I0_O)        0.106    46.217 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27/O
                         net (fo=1, routed)           0.223    46.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.283    46.723 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12/O
                         net (fo=1, routed)           0.351    47.074    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.105    47.179 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_7/O
                         net (fo=34, routed)          1.093    48.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s10_cmd_cur
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.105    48.377 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_9/O
                         net (fo=4, routed)           1.048    49.425    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X26Y78         LUT6 (Prop_lut6_I2_O)        0.105    49.530 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5/O
                         net (fo=2, routed)           0.365    49.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I3_O)        0.105    50.000 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4/O
                         net (fo=1, routed)           0.533    50.533    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.105    50.638 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=5, routed)           0.491    51.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_ctrl_bus_ff_reg[40]
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.105    51.235 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=52, routed)          0.434    51.668    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.105    51.773 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_2__0/O
                         net (fo=5, routed)           1.374    53.148    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hsel
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.108    53.256 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hreadyout_i_1/O
                         net (fo=1, routed)           0.418    53.674    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hreadyout_i_1_n_0
    SLICE_X49Y96         FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hreadyout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.441    55.069    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X49Y96         FDPE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hreadyout_reg/C
                         clock pessimism              0.262    55.331    
                         clock uncertainty           -0.035    55.295    
    SLICE_X49Y96         FDPE (Setup_fdpe_C_D)       -0.194    55.101    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hreadyout_reg
  -------------------------------------------------------------------
                         required time                         55.101    
                         arrival time                         -53.674    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.118ns  (logic 11.875ns (24.679%)  route 36.243ns (75.321%))
  Logic Levels:           75  (CARRY4=15 LUT2=4 LUT3=8 LUT4=11 LUT5=9 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 55.296 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.295    38.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X63Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.360 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.353    38.713    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.640    40.458    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X27Y76         LUT5 (Prop_lut5_I3_O)        0.124    40.582 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.115    40.698    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I5_O)        0.267    40.965 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.488    41.452    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X24Y75         LUT3 (Prop_lut3_I0_O)        0.107    41.559 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.932    42.492    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.274    42.766 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.630    43.396    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X15Y66         LUT2 (Prop_lut2_I0_O)        0.267    43.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.618    44.280    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X17Y67         LUT4 (Prop_lut4_I0_O)        0.267    44.547 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.471    45.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X16Y66         LUT2 (Prop_lut2_I1_O)        0.106    45.125 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.639    45.763    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I0_O)        0.268    46.031 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.480    46.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X10Y66         LUT3 (Prop_lut3_I2_O)        0.105    46.617 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.322    46.939    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.105    47.044 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.348    47.392    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.105    47.497 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.668    48.165    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X23Y68         LUT4 (Prop_lut4_I1_O)        0.105    48.270 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9/O
                         net (fo=1, routed)           0.429    48.698    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I0_O)        0.105    48.803 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_3/O
                         net (fo=140, routed)         2.272    51.076    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[5]
    SLICE_X50Y36         LUT3 (Prop_lut3_I1_O)        0.126    51.202 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2/O
                         net (fo=3, routed)           1.391    52.593    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I4_O)        0.267    52.860 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11/O
                         net (fo=2, routed)           0.597    53.457    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I0_O)        0.105    53.562 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_re_i_1__11/O
                         net (fo=1, routed)           0.000    53.562    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_nxt_280
    SLICE_X9Y29          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.668    55.296    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/POUT_EHS_OBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg/C
                         clock pessimism              0.202    55.498    
                         clock uncertainty           -0.035    55.463    
    SLICE_X9Y29          FDCE (Setup_fdce_C_D)        0.032    55.495    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_re_reg
  -------------------------------------------------------------------
                         required time                         55.495    
                         arrival time                         -53.562    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.570ns  (logic 11.752ns (24.705%)  route 35.818ns (75.295%))
  Logic Levels:           75  (CARRY4=15 LUT2=2 LUT3=6 LUT4=13 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 55.008 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.261    38.221    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.105    38.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.284    38.610    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg_0
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.105    38.715 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=22, routed)          1.592    40.306    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/D[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I3_O)        0.105    40.411 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.491    40.902    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_req
    SLICE_X27Y73         LUT3 (Prop_lut3_I0_O)        0.108    41.010 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[5]_i_6/O
                         net (fo=12, routed)          1.034    42.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_sel
    SLICE_X17Y70         LUT4 (Prop_lut4_I3_O)        0.296    42.341 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_2/O
                         net (fo=7, routed)           0.502    42.842    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X15Y70         LUT2 (Prop_lut2_I0_O)        0.278    43.120 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5/O
                         net (fo=4, routed)           0.679    43.799    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.267    44.066 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2/O
                         net (fo=8, routed)           0.609    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2_n_0
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.107    44.782 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.562    45.344    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.274    45.618 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2/O
                         net (fo=3, routed)           0.493    46.111    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I0_O)        0.106    46.217 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27/O
                         net (fo=1, routed)           0.223    46.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.283    46.723 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12/O
                         net (fo=1, routed)           0.351    47.074    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.105    47.179 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_7/O
                         net (fo=34, routed)          1.093    48.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s10_cmd_cur
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.105    48.377 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_9/O
                         net (fo=4, routed)           1.048    49.425    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X26Y78         LUT6 (Prop_lut6_I2_O)        0.105    49.530 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5/O
                         net (fo=2, routed)           0.365    49.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I3_O)        0.105    50.000 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4/O
                         net (fo=1, routed)           0.533    50.533    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.105    50.638 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=5, routed)           0.491    51.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_ctrl_bus_ff_reg[40]
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.105    51.235 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=52, routed)          1.364    52.599    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X36Y100        LUT3 (Prop_lut3_I1_O)        0.126    52.725 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_i_1__0/O
                         net (fo=1, routed)           0.289    53.014    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/m_ctrl_bus_d_reg[41][4]
    SLICE_X37Y101        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.380    55.008    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X37Y101        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]/C
                         clock pessimism              0.195    55.203    
                         clock uncertainty           -0.035    55.167    
    SLICE_X37Y101        FDCE (Setup_fdce_C_D)       -0.210    54.957    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]
  -------------------------------------------------------------------
                         required time                         54.957    
                         arrival time                         -53.014    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        48.121ns  (logic 11.878ns (24.684%)  route 36.243ns (75.316%))
  Logic Levels:           75  (CARRY4=15 LUT2=4 LUT3=8 LUT4=11 LUT5=9 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 55.296 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.295    38.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X63Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.360 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.353    38.713    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.640    40.458    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X27Y76         LUT5 (Prop_lut5_I3_O)        0.124    40.582 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.115    40.698    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I5_O)        0.267    40.965 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.488    41.452    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X24Y75         LUT3 (Prop_lut3_I0_O)        0.107    41.559 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.932    42.492    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.274    42.766 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.630    43.396    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X15Y66         LUT2 (Prop_lut2_I0_O)        0.267    43.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.618    44.280    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X17Y67         LUT4 (Prop_lut4_I0_O)        0.267    44.547 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.471    45.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X16Y66         LUT2 (Prop_lut2_I1_O)        0.106    45.125 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.639    45.763    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I0_O)        0.268    46.031 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.480    46.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X10Y66         LUT3 (Prop_lut3_I2_O)        0.105    46.617 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.322    46.939    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.105    47.044 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.348    47.392    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.105    47.497 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.668    48.165    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X23Y68         LUT4 (Prop_lut4_I1_O)        0.105    48.270 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9/O
                         net (fo=1, routed)           0.429    48.698    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_9_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I0_O)        0.105    48.803 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_int_status_re_i_3/O
                         net (fo=140, routed)         2.272    51.076    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[5]
    SLICE_X50Y36         LUT3 (Prop_lut3_I1_O)        0.126    51.202 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2/O
                         net (fo=3, routed)           1.391    52.593    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_soft_req_we_i_2__2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I4_O)        0.267    52.860 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11/O
                         net (fo=2, routed)           0.597    53.457    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_2__11_n_0
    SLICE_X9Y29          LUT4 (Prop_lut4_I0_O)        0.108    53.565 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_mask_we_i_1__13/O
                         net (fo=1, routed)           0.000    53.565    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/m2_ctrl_bus_ff_reg[12]_0
    SLICE_X9Y29          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.668    55.296    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/POUT_EHS_OBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg/C
                         clock pessimism              0.202    55.498    
                         clock uncertainty           -0.035    55.463    
    SLICE_X9Y29          FDCE (Setup_fdce_C_D)        0.069    55.532    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we_reg
  -------------------------------------------------------------------
                         required time                         55.532    
                         arrival time                         -53.565    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_grplen_ext_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.936ns  (logic 12.134ns (25.313%)  route 35.802ns (74.687%))
  Logic Levels:           76  (CARRY4=15 LUT2=4 LUT3=7 LUT4=13 LUT5=9 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 55.213 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.295    38.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X63Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.360 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.353    38.713    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.640    40.458    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X27Y76         LUT5 (Prop_lut5_I3_O)        0.124    40.582 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.115    40.698    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I5_O)        0.267    40.965 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.488    41.452    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X24Y75         LUT3 (Prop_lut3_I0_O)        0.107    41.559 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.932    42.492    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.274    42.766 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.630    43.396    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X15Y66         LUT2 (Prop_lut2_I0_O)        0.267    43.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.618    44.280    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X17Y67         LUT4 (Prop_lut4_I0_O)        0.267    44.547 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.471    45.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X16Y66         LUT2 (Prop_lut2_I1_O)        0.106    45.125 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.639    45.763    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I0_O)        0.268    46.031 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.480    46.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X10Y66         LUT3 (Prop_lut3_I2_O)        0.105    46.617 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.322    46.939    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.105    47.044 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.348    47.392    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.105    47.497 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.575    48.072    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X23Y64         LUT4 (Prop_lut4_I1_O)        0.105    48.177 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8/O
                         net (fo=1, routed)           0.542    48.718    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I0_O)        0.105    48.823 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_4/O
                         net (fo=115, routed)         2.015    50.838    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[9]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.115    50.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__3/O
                         net (fo=3, routed)           0.589    51.542    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__3_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.267    51.809 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_re_i_2/O
                         net (fo=4, routed)           0.464    52.274    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_re_i_2_n_0
    SLICE_X47Y37         LUT4 (Prop_lut4_I0_O)        0.108    52.382 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_2__3/O
                         net (fo=1, routed)           0.334    52.716    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_2__3_n_0
    SLICE_X46Y37         LUT5 (Prop_lut5_I4_O)        0.267    52.983 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_grplen_ext_we_i_1__4/O
                         net (fo=1, routed)           0.397    53.379    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_grplen_ext_we_nxt_130
    SLICE_X46Y37         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_grplen_ext_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.585    55.213    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/POUT_EHS_OBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_grplen_ext_we_reg/C
                         clock pessimism              0.202    55.415    
                         clock uncertainty           -0.035    55.380    
    SLICE_X46Y37         FDCE (Setup_fdce_C_D)       -0.027    55.353    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_grplen_ext_we_reg
  -------------------------------------------------------------------
                         required time                         55.353    
                         arrival time                         -53.379    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.664ns  (logic 11.732ns (24.614%)  route 35.932ns (75.386%))
  Logic Levels:           75  (CARRY4=15 LUT2=2 LUT3=6 LUT4=13 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 55.069 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.261    38.221    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.105    38.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.284    38.610    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg_0
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.105    38.715 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=22, routed)          1.592    40.306    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/D[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I3_O)        0.105    40.411 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.491    40.902    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_req
    SLICE_X27Y73         LUT3 (Prop_lut3_I0_O)        0.108    41.010 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[5]_i_6/O
                         net (fo=12, routed)          1.034    42.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_sel
    SLICE_X17Y70         LUT4 (Prop_lut4_I3_O)        0.296    42.341 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_2/O
                         net (fo=7, routed)           0.502    42.842    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X15Y70         LUT2 (Prop_lut2_I0_O)        0.278    43.120 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5/O
                         net (fo=4, routed)           0.679    43.799    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.267    44.066 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2/O
                         net (fo=8, routed)           0.609    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2_n_0
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.107    44.782 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.562    45.344    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.274    45.618 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2/O
                         net (fo=3, routed)           0.493    46.111    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I0_O)        0.106    46.217 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27/O
                         net (fo=1, routed)           0.223    46.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.283    46.723 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12/O
                         net (fo=1, routed)           0.351    47.074    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.105    47.179 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_7/O
                         net (fo=34, routed)          1.093    48.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s10_cmd_cur
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.105    48.377 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_9/O
                         net (fo=4, routed)           1.048    49.425    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X26Y78         LUT6 (Prop_lut6_I2_O)        0.105    49.530 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5/O
                         net (fo=2, routed)           0.365    49.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I3_O)        0.105    50.000 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4/O
                         net (fo=1, routed)           0.533    50.533    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.105    50.638 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=5, routed)           0.491    51.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_ctrl_bus_ff_reg[40]
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.105    51.235 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=52, routed)          1.508    52.743    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X52Y95         LUT3 (Prop_lut3_I1_O)        0.106    52.849 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_pwrite_i_1__0/O
                         net (fo=1, routed)           0.259    53.108    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/lsbus_apb0_s2_hwrite
    SLICE_X52Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.441    55.069    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg/C
                         clock pessimism              0.262    55.331    
                         clock uncertainty           -0.035    55.295    
    SLICE_X52Y95         FDCE (Setup_fdce_C_D)       -0.193    55.102    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg
  -------------------------------------------------------------------
                         required time                         55.102    
                         arrival time                         -53.108    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_en_we_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.735ns  (logic 11.990ns (25.118%)  route 35.745ns (74.882%))
  Logic Levels:           76  (CARRY4=15 LUT2=4 LUT3=7 LUT4=14 LUT5=8 LUT6=26 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 55.213 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.295    38.255    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_st_reg[2]
    SLICE_X63Y67         LUT5 (Prop_lut5_I2_O)        0.105    38.360 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/m2_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.353    38.713    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg
    SLICE_X63Y66         LUT4 (Prop_lut4_I3_O)        0.105    38.818 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/m2_ctrl_bus_ff[12]_i_1/O
                         net (fo=20, routed)          1.640    40.458    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/iahbl_hit_ff_reg[3]
    SLICE_X27Y76         LUT5 (Prop_lut5_I3_O)        0.124    40.582 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4/O
                         net (fo=1, routed)           0.115    40.698    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_4_n_0
    SLICE_X27Y76         LUT6 (Prop_lut6_I5_O)        0.267    40.965 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s0_req_pend_tmp_i_2/O
                         net (fo=3, routed)           0.488    41.452    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s0_req
    SLICE_X24Y75         LUT3 (Prop_lut3_I0_O)        0.107    41.559 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3/O
                         net (fo=14, routed)          0.932    42.492    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_3_n_0
    SLICE_X16Y68         LUT3 (Prop_lut3_I2_O)        0.274    42.766 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[1]_i_2/O
                         net (fo=8, routed)           0.630    43.396    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_s0_sel
    SLICE_X15Y66         LUT2 (Prop_lut2_I0_O)        0.267    43.663 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5/O
                         net (fo=7, routed)           0.618    44.280    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[8]_i_5_n_0
    SLICE_X17Y67         LUT4 (Prop_lut4_I0_O)        0.267    44.547 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6/O
                         net (fo=2, routed)           0.471    45.019    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[9]_i_6_n_0
    SLICE_X16Y66         LUT2 (Prop_lut2_I1_O)        0.106    45.125 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6/O
                         net (fo=6, routed)           0.639    45.763    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_6_n_0
    SLICE_X13Y66         LUT2 (Prop_lut2_I0_O)        0.268    46.031 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2/O
                         net (fo=5, routed)           0.480    46.512    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[24]_i_2_n_0
    SLICE_X10Y66         LUT3 (Prop_lut3_I2_O)        0.105    46.617 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6/O
                         net (fo=3, routed)           0.322    46.939    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[28]_i_6_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.105    47.044 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17/O
                         net (fo=1, routed)           0.348    47.392    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_17_n_0
    SLICE_X12Y65         LUT2 (Prop_lut2_I1_O)        0.105    47.497 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/dmaccfg_we_i_6/O
                         net (fo=13, routed)          0.575    48.072    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m3_s6_cmd_cur
    SLICE_X23Y64         LUT4 (Prop_lut4_I1_O)        0.105    48.177 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8/O
                         net (fo=1, routed)           0.542    48.718    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_8_n_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I0_O)        0.105    48.823 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/chn_en_we_i_4/O
                         net (fo=115, routed)         2.015    50.838    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_dmac0_s6_haddr[9]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.115    50.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__3/O
                         net (fo=3, routed)           0.589    51.542    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_int_clear_we_i_3__3_n_0
    SLICE_X50Y36         LUT4 (Prop_lut4_I3_O)        0.267    51.809 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_re_i_2/O
                         net (fo=4, routed)           0.464    52.274    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_re_i_2_n_0
    SLICE_X47Y37         LUT4 (Prop_lut4_I0_O)        0.105    52.379 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__4/O
                         net (fo=1, routed)           0.415    52.794    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_2__4_n_0
    SLICE_X46Y37         LUT4 (Prop_lut4_I0_O)        0.126    52.920 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/chn_en_we_i_1__2/O
                         net (fo=1, routed)           0.259    53.179    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_en_we_nxt_120
    SLICE_X46Y37         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_en_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.585    55.213    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/POUT_EHS_OBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_en_we_reg/C
                         clock pessimism              0.202    55.415    
                         clock uncertainty           -0.035    55.380    
    SLICE_X46Y37         FDCE (Setup_fdce_C_D)       -0.193    55.187    x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_en_we_reg
  -------------------------------------------------------------------
                         required time                         55.187    
                         arrival time                         -53.179    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.640ns  (logic 11.731ns (24.624%)  route 35.909ns (75.376%))
  Logic Levels:           75  (CARRY4=15 LUT2=2 LUT3=6 LUT4=13 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 55.005 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.261    38.221    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.105    38.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.284    38.610    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg_0
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.105    38.715 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=22, routed)          1.592    40.306    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/D[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I3_O)        0.105    40.411 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.491    40.902    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_req
    SLICE_X27Y73         LUT3 (Prop_lut3_I0_O)        0.108    41.010 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[5]_i_6/O
                         net (fo=12, routed)          1.034    42.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_sel
    SLICE_X17Y70         LUT4 (Prop_lut4_I3_O)        0.296    42.341 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_2/O
                         net (fo=7, routed)           0.502    42.842    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X15Y70         LUT2 (Prop_lut2_I0_O)        0.278    43.120 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5/O
                         net (fo=4, routed)           0.679    43.799    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.267    44.066 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2/O
                         net (fo=8, routed)           0.609    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2_n_0
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.107    44.782 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.562    45.344    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.274    45.618 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2/O
                         net (fo=3, routed)           0.493    46.111    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I0_O)        0.106    46.217 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27/O
                         net (fo=1, routed)           0.223    46.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.283    46.723 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12/O
                         net (fo=1, routed)           0.351    47.074    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.105    47.179 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_7/O
                         net (fo=34, routed)          1.093    48.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s10_cmd_cur
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.105    48.377 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_9/O
                         net (fo=4, routed)           1.048    49.425    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X26Y78         LUT6 (Prop_lut6_I2_O)        0.105    49.530 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5/O
                         net (fo=2, routed)           0.365    49.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I3_O)        0.105    50.000 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4/O
                         net (fo=1, routed)           0.533    50.533    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.105    50.638 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=5, routed)           0.491    51.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_ctrl_bus_ff_reg[40]
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.105    51.235 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=52, routed)          1.257    52.492    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X39Y104        LUT3 (Prop_lut3_I1_O)        0.105    52.597 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.488    53.084    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/m_ctrl_bus_d_reg[14]_2
    SLICE_X39Y104        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.377    55.005    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X39Y104        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__2/C
                         clock pessimism              0.195    55.200    
                         clock uncertainty           -0.035    55.164    
    SLICE_X39Y104        FDCE (Setup_fdce_C_D)       -0.042    55.122    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         55.122    
                         arrival time                         -53.084    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.594ns  (logic 11.731ns (24.648%)  route 35.863ns (75.352%))
  Logic Levels:           75  (CARRY4=15 LUT2=2 LUT3=6 LUT4=13 LUT5=10 LUT6=27 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 55.005 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.261    38.221    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.105    38.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.284    38.610    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg_0
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.105    38.715 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=22, routed)          1.592    40.306    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/D[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I3_O)        0.105    40.411 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.491    40.902    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_req
    SLICE_X27Y73         LUT3 (Prop_lut3_I0_O)        0.108    41.010 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[5]_i_6/O
                         net (fo=12, routed)          1.034    42.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_sel
    SLICE_X17Y70         LUT4 (Prop_lut4_I3_O)        0.296    42.341 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_2/O
                         net (fo=7, routed)           0.502    42.842    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X15Y70         LUT2 (Prop_lut2_I0_O)        0.278    43.120 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5/O
                         net (fo=4, routed)           0.679    43.799    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.267    44.066 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2/O
                         net (fo=8, routed)           0.609    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2_n_0
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.107    44.782 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.562    45.344    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.274    45.618 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2/O
                         net (fo=3, routed)           0.493    46.111    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I0_O)        0.106    46.217 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27/O
                         net (fo=1, routed)           0.223    46.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.283    46.723 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12/O
                         net (fo=1, routed)           0.351    47.074    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.105    47.179 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_7/O
                         net (fo=34, routed)          1.093    48.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s10_cmd_cur
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.105    48.377 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_9/O
                         net (fo=4, routed)           1.048    49.425    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X26Y78         LUT6 (Prop_lut6_I2_O)        0.105    49.530 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5/O
                         net (fo=2, routed)           0.365    49.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I3_O)        0.105    50.000 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4/O
                         net (fo=1, routed)           0.533    50.533    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.105    50.638 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=5, routed)           0.491    51.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_ctrl_bus_ff_reg[40]
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.105    51.235 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=52, routed)          1.244    52.478    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X39Y100        LUT3 (Prop_lut3_I1_O)        0.105    52.583 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_paddr[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.455    53.038    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/m_ctrl_bus_d_reg[15]_1
    SLICE_X41Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.377    55.005    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X41Y100        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1/C
                         clock pessimism              0.195    55.200    
                         clock uncertainty           -0.035    55.164    
    SLICE_X41Y100        FDCE (Setup_fdce_C_D)       -0.081    55.083    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         55.083    
                         arrival time                         -53.038    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        47.832ns  (logic 11.836ns (24.745%)  route 35.996ns (75.255%))
  Logic Levels:           76  (CARRY4=15 LUT2=2 LUT3=5 LUT4=13 LUT5=11 LUT6=28 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.069ns = ( 55.069 - 50.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.628     5.444    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/POUT_EHS_OBUF_BUFG
    SLICE_X27Y80         FDCE                                         r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDCE (Prop_fdce_C_Q)         0.379     5.823 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[2]/Q
                         net (fo=7, routed)           1.070     6.893    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/p_0_in
    SLICE_X27Y81         LUT5 (Prop_lut5_I0_O)        0.105     6.998 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4/O
                         net (fo=6, routed)           0.571     7.569    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_4_n_0
    SLICE_X27Y79         LUT3 (Prop_lut3_I2_O)        0.126     7.695 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2/O
                         net (fo=7, routed)           0.476     8.171    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st[6]_i_2_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I5_O)        0.267     8.438 f  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m3_cur_st[44]_i_3/O
                         net (fo=58, routed)          1.326     9.764    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/lsbus_hmain0_s10_hready
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.105     9.869 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34/O
                         net (fo=1, routed)           0.262    10.131    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_34_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.105    10.236 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33/O
                         net (fo=1, routed)           0.120    10.356    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_33_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I5_O)        0.105    10.461 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30/O
                         net (fo=1, routed)           0.221    10.682    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_30_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I5_O)        0.105    10.787 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26/O
                         net (fo=1, routed)           0.263    11.050    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_26_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.105    11.155 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23/O
                         net (fo=1, routed)           0.355    11.509    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_23_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I1_O)        0.105    11.614 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0/O
                         net (fo=1, routed)           0.342    11.956    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_20__0_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.105    12.061 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16/O
                         net (fo=1, routed)           0.225    12.286    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_16_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.391 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10/O
                         net (fo=1, routed)           0.473    12.864    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_10_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I0_O)        0.105    12.969 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0/O
                         net (fo=1, routed)           0.527    13.496    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_7__0_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I0_O)        0.105    13.601 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5/O
                         net (fo=1, routed)           0.246    13.848    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_5_n_0
    SLICE_X10Y70         LUT6 (Prop_lut6_I0_O)        0.105    13.953 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/FSM_onehot_ahbLif_cur_state[4]_i_4__0/O
                         net (fo=2, routed)           1.019    14.971    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_nor_hready
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.095 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/FSM_onehot_ahbLif_cur_state[4]_i_2__0/O
                         net (fo=22, routed)          1.076    16.171    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/hmain0_cpu_m2_hready
    SLICE_X46Y69         LUT5 (Prop_lut5_I4_O)        0.267    16.438 r  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[31]_i_10/O
                         net (fo=26, routed)          1.007    17.445    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/buf_write_reg_2
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.105    17.550 f  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_5/O
                         net (fo=1, routed)           0.562    18.112    x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/buf_write_reg_4
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.105    18.217 f  x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/x_reg_dout[10]_i_3/O
                         net (fo=2, routed)           0.511    18.727    x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/cnt_reg[13][0]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.125    18.852 f  x_cpu_top/CPU/x_cr_core_top/x_cr_sahbl_top/x_cr_ahbl_if/x_reg_dout[10]_i_4/O
                         net (fo=2, routed)           0.698    19.551    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/ldst_size_buffer_reg[1]_7
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.264    19.815 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_lsu_top/x_cr_lsu_dp/x_reg_dout[2]_i_2/O
                         net (fo=3, routed)           0.941    20.756    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/lsu_iu_wb_load_data[0]
    SLICE_X68Y72         LUT4 (Prop_lut4_I0_O)        0.105    20.861 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout[2]_i_1/O
                         net (fo=22, routed)          0.590    21.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/D[2]
    SLICE_X73Y77         LUT4 (Prop_lut4_I2_O)        0.105    21.556 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113/O
                         net (fo=1, routed)           0.000    21.556    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_113_n_0
    SLICE_X73Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.013 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.013    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_83_n_0
    SLICE_X73Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.111 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_81_n_0
    SLICE_X73Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.209 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000    22.209    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_87_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.307 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.307    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_74_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.405 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.405    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_78_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.503 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.503    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[0]_i_70_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.601 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.601    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_14_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    22.866 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt_reg[1]_i_10/O[1]
                         net (fo=1, routed)           0.368    23.235    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_cr_iu_mad/mad_rs2_abs0[30]
    SLICE_X77Y84         LUT4 (Prop_lut4_I0_O)        0.250    23.485 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/split_cnt[0]_i_43/O
                         net (fo=4, routed)           0.857    24.341    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_alu_div_rs2[22]
    SLICE_X83Y84         LUT6 (Prop_lut6_I0_O)        0.105    24.446 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165/O
                         net (fo=1, routed)           0.000    24.446    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_165_n_0
    SLICE_X83Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    24.652 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155/O
                         net (fo=1, routed)           0.000    24.652    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_155_n_0
    SLICE_X83Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    24.737 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124/O
                         net (fo=1, routed)           0.374    25.111    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[31]_i_124_n_0
    SLICE_X84Y83         LUT6 (Prop_lut6_I1_O)        0.264    25.375 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_61/O
                         net (fo=82, routed)          0.934    26.309    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt_reg[4]_0
    SLICE_X90Y83         LUT4 (Prop_lut4_I3_O)        0.125    26.434 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[3]_i_20/O
                         net (fo=5, routed)           0.686    27.121    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal_reg[1]_2
    SLICE_X92Y85         LUT6 (Prop_lut6_I4_O)        0.264    27.385 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/mad_internal[31]_i_108/O
                         net (fo=2, routed)           0.486    27.870    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st_reg[2]_0[12]
    SLICE_X92Y86         LUT6 (Prop_lut6_I1_O)        0.105    27.975 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal[31]_i_56/O
                         net (fo=2, routed)           0.644    28.619    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[15]_17
    SLICE_X92Y88         LUT3 (Prop_lut3_I2_O)        0.125    28.744 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/wb_data_buffer[28]_i_10/O
                         net (fo=4, routed)           0.760    29.504    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/split_cnt_reg[2]
    SLICE_X92Y85         LUT4 (Prop_lut4_I2_O)        0.264    29.768 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer[28]_i_7/O
                         net (fo=3, routed)           0.660    30.429    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/x_cr_iu_top/x_cr_iu_alu/alu_shifter_rst_left_out_0[3]
    SLICE_X89Y78         LUT6 (Prop_lut6_I4_O)        0.264    30.693 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13/O
                         net (fo=1, routed)           0.000    30.693    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal[3]_i_13_n_0
    SLICE_X89Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    31.025 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.025    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[3]_i_7_n_0
    SLICE_X89Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.123 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.123    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[7]_i_5_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.221 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.221    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[11]_i_5_n_0
    SLICE_X89Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.319 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_i_5_n_0
    SLICE_X89Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.417 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.417    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[19]_i_6_n_0
    SLICE_X89Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.515 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.515    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[23]_i_5_n_0
    SLICE_X89Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    31.775 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[27]_i_6/O[3]
                         net (fo=7, routed)           0.889    32.664    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/alu_mad_adder_rst[27]
    SLICE_X86Y84         LUT4 (Prop_lut4_I3_O)        0.271    32.935 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48/O
                         net (fo=1, routed)           0.517    33.451    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_48_n_0
    SLICE_X86Y83         LUT5 (Prop_lut5_I4_O)        0.275    33.726 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31/O
                         net (fo=1, routed)           0.468    34.194    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_31_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.105    34.299 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[1]_i_16/O
                         net (fo=5, routed)           0.613    34.912    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mad_internal_reg[3]_9
    SLICE_X83Y75         LUT6 (Prop_lut6_I2_O)        0.105    35.017 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43/O
                         net (fo=3, routed)           0.826    35.843    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_43_n_0
    SLICE_X69Y69         LUT6 (Prop_lut6_I2_O)        0.105    35.948 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_sequential_cur_st[2]_i_32/O
                         net (fo=4, routed)           0.371    36.319    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/cur_state_reg[1]_0
    SLICE_X66Y67         LUT6 (Prop_lut6_I4_O)        0.105    36.424 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/FSM_sequential_cur_st[2]_i_23/O
                         net (fo=1, routed)           0.467    36.891    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st_reg[2]
    SLICE_X69Y66         LUT6 (Prop_lut6_I3_O)        0.105    36.996 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12/O
                         net (fo=1, routed)           0.466    37.462    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_12_n_0
    SLICE_X66Y66         LUT6 (Prop_lut6_I3_O)        0.105    37.567 f  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/FSM_sequential_cur_st[2]_i_4/O
                         net (fo=9, routed)           0.288    37.855    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/fetch_cur_state_reg
    SLICE_X65Y66         LUT5 (Prop_lut5_I0_O)        0.105    37.960 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_not_granted_i_2/O
                         net (fo=7, routed)           0.261    38.221    x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/ifu_bmu_req
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.105    38.326 f  x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/m0_ctrl_bus_ff[12]_i_2/O
                         net (fo=6, routed)           0.284    38.610    x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/iahbl_hit_ff_reg_0
    SLICE_X63Y64         LUT4 (Prop_lut4_I3_O)        0.105    38.715 r  x_cpu_top/CPU/x_cr_core_top/x_cr_iahbl_top/x_cr_ahbl_if/m0_ctrl_bus_ff[12]_i_1/O
                         net (fo=22, routed)          1.592    40.306    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/D[3]
    SLICE_X29Y75         LUT6 (Prop_lut6_I3_O)        0.105    40.411 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_addr_err_d_i_6/O
                         net (fo=3, routed)           0.491    40.902    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_req
    SLICE_X27Y73         LUT3 (Prop_lut3_I0_O)        0.108    41.010 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m3_cur_st[5]_i_6/O
                         net (fo=12, routed)          1.034    42.045    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_s1_sel
    SLICE_X17Y70         LUT4 (Prop_lut4_I3_O)        0.296    42.341 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[8]_i_2/O
                         net (fo=7, routed)           0.502    42.842    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_s1_sel
    SLICE_X15Y70         LUT2 (Prop_lut2_I0_O)        0.278    43.120 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5/O
                         net (fo=4, routed)           0.679    43.799    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_5_n_0
    SLICE_X13Y70         LUT4 (Prop_lut4_I0_O)        0.267    44.066 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2/O
                         net (fo=8, routed)           0.609    44.675    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[16]_i_2_n_0
    SLICE_X11Y72         LUT2 (Prop_lut2_I1_O)        0.107    44.782 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5/O
                         net (fo=3, routed)           0.562    45.344    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_5_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I1_O)        0.274    45.618 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2/O
                         net (fo=3, routed)           0.493    46.111    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st[44]_i_2_n_0
    SLICE_X8Y69          LUT5 (Prop_lut5_I0_O)        0.106    46.217 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27/O
                         net (fo=1, routed)           0.223    46.440    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_27_n_0
    SLICE_X8Y69          LUT6 (Prop_lut6_I4_O)        0.283    46.723 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12/O
                         net (fo=1, routed)           0.351    47.074    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_12_n_0
    SLICE_X10Y69         LUT5 (Prop_lut5_I2_O)        0.105    47.179 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/cstate[5]_i_7/O
                         net (fo=34, routed)          1.093    48.272    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m2_s10_cmd_cur
    SLICE_X25Y74         LUT6 (Prop_lut6_I2_O)        0.105    48.377 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m_cur_st[12]_i_9/O
                         net (fo=4, routed)           1.048    49.425    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/hmain0_lsbus_s10_haddr[12]
    SLICE_X26Y78         LUT6 (Prop_lut6_I2_O)        0.105    49.530 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5/O
                         net (fo=2, routed)           0.365    49.895    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_5_n_0
    SLICE_X28Y78         LUT4 (Prop_lut4_I3_O)        0.105    50.000 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4/O
                         net (fo=1, routed)           0.533    50.533    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_4_n_0
    SLICE_X27Y78         LUT4 (Prop_lut4_I0_O)        0.105    50.638 r  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m_cur_st[6]_i_3/O
                         net (fo=5, routed)           0.491    51.130    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m2_ctrl_bus_ff_reg[40]
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.105    51.235 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0/O
                         net (fo=52, routed)          1.508    52.743    x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/cstate[5]_i_3__0_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.105    52.848 r  x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/o_root_psel_i_2__0/O
                         net (fo=1, routed)           0.323    53.171    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/m_ctrl_bus_d_reg[0]_0
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.105    53.276 r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1/O
                         net (fo=1, routed)           0.000    53.276    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.441    55.069    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/POUT_EHS_OBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg/C
                         clock pessimism              0.262    55.331    
                         clock uncertainty           -0.035    55.295    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.072    55.367    x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg
  -------------------------------------------------------------------
                         required time                         55.367    
                         arrival time                         -53.276    
  -------------------------------------------------------------------
                         slack                                  2.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.095%)  route 0.220ns (60.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y151        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[2]/Q
                         net (fo=26, routed)          0.220     2.145    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/ADDRD2
    SLICE_X56Y150        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.853     2.327    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/WCLK
    SLICE_X56Y150        RAMS32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.504     1.823    
    SLICE_X56Y150        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.077    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.348%)  route 0.258ns (64.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y150        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y150        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[0]/Q
                         net (fo=28, routed)          0.258     2.183    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD0
    SLICE_X60Y151        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.851     2.325    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X60Y151        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.525     1.800    
    SLICE_X60Y151        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.110    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.348%)  route 0.258ns (64.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.580     1.784    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/POUT_EHS_OBUF_BUFG
    SLICE_X59Y150        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y150        FDCE (Prop_fdce_C_Q)         0.141     1.925 r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/wr_ptr_reg[0]/Q
                         net (fo=28, routed)          0.258     2.183    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/ADDRD0
    SLICE_X60Y151        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.851     2.325    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/WCLK
    SLICE_X60Y151        RAMD32                                       r  x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.525     1.800    
    SLICE_X60Y151        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.110    x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EHS
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PIN_EHS }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X2Y5    x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y8    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y15   x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X2Y6    x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y11   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y7    x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X4Y12   x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X0Y13   x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X3Y15   x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         50.000      47.830     RAMB36_X1Y13   x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y78   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y79   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y79   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         25.000      23.870     SLICE_X42Y150  x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_rx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         25.000      23.870     SLICE_X16Y82   x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_tx_sync_fifo_16x16/mem_fifo_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack      497.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.990ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
                            (falling edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (JTAG_CLK fall@500.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.484ns (24.471%)  route 1.494ns (75.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 505.779 - 500.000 ) 
    Source Clock Delay      (SCD):    6.425ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.537     6.425    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.379     6.804 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/Q
                         net (fo=15, routed)          1.494     8.297    x_cpu_top/CPU/x_cr_had_top/A15d/Q[0]
    SLICE_X63Y93         LUT6 (Prop_lut6_I3_O)        0.105     8.402 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1/O
                         net (fo=1, routed)           0.000     8.402    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_i_1_n_0
    SLICE_X63Y93         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.433   505.779    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y93         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.614   506.394    
                         clock uncertainty           -0.035   506.358    
    SLICE_X63Y93         FDPE (Setup_fdpe_C_D)        0.034   506.392    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        506.392    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                497.990    

Slack (MET) :             988.749ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.196ns  (logic 0.958ns (8.556%)  route 10.238ns (91.444%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.546     6.434    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y89         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.433     6.867 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=14, routed)          2.397     9.263    x_cpu_top/CPU/x_cr_had_top/A15d/A18649
    SLICE_X50Y79         LUT5 (Prop_lut5_I4_O)        0.105     9.368 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[28]_i_5/O
                         net (fo=3, routed)           1.199    10.567    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.105    10.672 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4/O
                         net (fo=31, routed)          2.675    13.348    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_4_n_0
    SLICE_X58Y78         LUT4 (Prop_lut4_I0_O)        0.105    13.453 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           1.558    15.011    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.105    15.116 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           2.409    17.525    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.105    17.630 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000    17.630    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][13]
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.614  1006.385    
                         clock uncertainty           -0.035  1006.349    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.030  1006.379    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1006.379    
                         arrival time                         -17.630    
  -------------------------------------------------------------------
                         slack                                988.749    

Slack (MET) :             988.793ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        11.150ns  (logic 0.958ns (8.592%)  route 10.192ns (91.408%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 1005.767 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.546     6.434    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y89         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.433     6.867 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=14, routed)          2.253     9.120    x_cpu_top/CPU/x_cr_had_top/A15d/A18649
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.105     9.225 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.749    10.974    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.105    11.079 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          2.577    13.656    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I2_O)        0.105    13.761 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7/O
                         net (fo=1, routed)           1.395    15.156    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.105    15.261 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4/O
                         net (fo=1, routed)           2.218    17.479    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.584 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_1/O
                         net (fo=1, routed)           0.000    17.584    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][22]
    SLICE_X58Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.421  1005.767    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X58Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                         clock pessimism              0.614  1006.382    
                         clock uncertainty           -0.035  1006.346    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.030  1006.376    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]
  -------------------------------------------------------------------
                         required time                       1006.376    
                         arrival time                         -17.584    
  -------------------------------------------------------------------
                         slack                                988.793    

Slack (MET) :             989.021ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.923ns  (logic 0.904ns (8.276%)  route 10.019ns (91.724%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 1005.769 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.549     6.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.379     6.816 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=15, routed)          2.050     8.865    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.970 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.621    10.591    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105    10.696 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7/O
                         net (fo=32, routed)          2.413    13.109    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7_n_0
    SLICE_X48Y75         LUT4 (Prop_lut4_I0_O)        0.105    13.214 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4/O
                         net (fo=1, routed)           1.492    14.706    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_4_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I0_O)        0.105    14.811 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_3/O
                         net (fo=1, routed)           2.443    17.255    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_3_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.105    17.360 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_1/O
                         net (fo=1, routed)           0.000    17.360    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][9]
    SLICE_X55Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.423  1005.769    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                         clock pessimism              0.614  1006.384    
                         clock uncertainty           -0.035  1006.348    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.032  1006.380    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]
  -------------------------------------------------------------------
                         required time                       1006.380    
                         arrival time                         -17.360    
  -------------------------------------------------------------------
                         slack                                989.021    

Slack (MET) :             989.045ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.906ns  (logic 0.958ns (8.785%)  route 9.948ns (91.215%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 1005.775 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.434ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.546     6.434    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y89         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.433     6.867 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=14, routed)          2.253     9.120    x_cpu_top/CPU/x_cr_had_top/A15d/A18649
    SLICE_X50Y79         LUT6 (Prop_lut6_I1_O)        0.105     9.225 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.749    10.974    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.105    11.079 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          2.462    13.541    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.105    13.646 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_7/O
                         net (fo=1, routed)           1.756    15.402    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_7_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.105    15.507 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_5/O
                         net (fo=1, routed)           1.727    17.234    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_5_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I5_O)        0.105    17.339 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000    17.339    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][21]
    SLICE_X57Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.429  1005.775    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X57Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.614  1006.390    
                         clock uncertainty           -0.035  1006.354    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)        0.030  1006.384    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                       1006.384    
                         arrival time                         -17.339    
  -------------------------------------------------------------------
                         slack                                989.045    

Slack (MET) :             989.165ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.780ns  (logic 0.904ns (8.386%)  route 9.876ns (91.614%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 1005.773 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.549     6.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.379     6.816 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=15, routed)          2.050     8.865    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.970 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.621    10.591    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105    10.696 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7/O
                         net (fo=32, routed)          2.099    12.795    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I3_O)        0.105    12.900 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6/O
                         net (fo=1, routed)           1.946    14.846    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.105    14.951 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_3/O
                         net (fo=1, routed)           2.161    17.112    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_3_n_0
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.105    17.217 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_1/O
                         net (fo=1, routed)           0.000    17.217    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][7]
    SLICE_X51Y72         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.427  1005.773    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y72         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                         clock pessimism              0.614  1006.388    
                         clock uncertainty           -0.035  1006.352    
    SLICE_X51Y72         FDRE (Setup_fdre_C_D)        0.030  1006.382    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]
  -------------------------------------------------------------------
                         required time                       1006.382    
                         arrival time                         -17.217    
  -------------------------------------------------------------------
                         slack                                989.165    

Slack (MET) :             989.298ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.904ns (8.493%)  route 9.741ns (91.507%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.549     6.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.379     6.816 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=15, routed)          2.050     8.865    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.970 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.279    10.249    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105    10.354 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_4/O
                         net (fo=32, routed)          2.614    12.968    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[20]
    SLICE_X58Y77         LUT6 (Prop_lut6_I4_O)        0.105    13.073 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_6/O
                         net (fo=1, routed)           2.072    15.145    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_6_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.105    15.250 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_4/O
                         net (fo=1, routed)           1.726    16.976    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_4_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.105    17.081 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000    17.081    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][0]
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.614  1006.385    
                         clock uncertainty           -0.035  1006.349    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.030  1006.379    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1006.379    
                         arrival time                         -17.081    
  -------------------------------------------------------------------
                         slack                                989.298    

Slack (MET) :             989.394ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 0.904ns (8.569%)  route 9.645ns (91.431%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 1005.771 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.549     6.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.379     6.816 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=15, routed)          2.050     8.865    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.970 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.621    10.591    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105    10.696 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7/O
                         net (fo=32, routed)          2.538    13.234    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_7_n_0
    SLICE_X50Y75         LUT4 (Prop_lut4_I2_O)        0.105    13.339 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_6/O
                         net (fo=1, routed)           0.950    14.289    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_6_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I4_O)        0.105    14.394 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_4/O
                         net (fo=1, routed)           2.487    16.881    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_4_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I2_O)        0.105    16.986 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_1/O
                         net (fo=1, routed)           0.000    16.986    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][1]
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.425  1005.771    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                         clock pessimism              0.614  1006.386    
                         clock uncertainty           -0.035  1006.350    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.030  1006.380    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]
  -------------------------------------------------------------------
                         required time                       1006.380    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                989.394    

Slack (MET) :             989.436ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.509ns  (logic 0.904ns (8.602%)  route 9.605ns (91.398%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.549     6.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.379     6.816 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=15, routed)          2.050     8.865    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.970 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.275    10.245    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105    10.350 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.959    13.309    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.105    13.414 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4/O
                         net (fo=1, routed)           1.477    14.891    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.105    14.996 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           1.845    16.841    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.105    16.946 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000    16.946    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][4]
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.614  1006.385    
                         clock uncertainty           -0.035  1006.349    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.032  1006.381    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1006.381    
                         arrival time                         -16.946    
  -------------------------------------------------------------------
                         slack                                989.436    

Slack (MET) :             989.455ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (JTAG_CLK rise@1000.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        10.493ns  (logic 0.904ns (8.615%)  route 9.589ns (91.385%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 1005.775 - 1000.000 ) 
    Source Clock Delay      (SCD):    6.437ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.549     6.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y92         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.379     6.816 r  x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg[1]/Q
                         net (fo=15, routed)          2.050     8.865    x_cpu_top/CPU/x_cr_had_top/A15d/A59_reg_n_0_[1]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.105     8.970 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.275    10.245    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105    10.350 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.423    12.773    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X50Y79         LUT4 (Prop_lut4_I0_O)        0.105    12.878 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_4/O
                         net (fo=1, routed)           1.919    14.796    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_4_n_0
    SLICE_X54Y79         LUT5 (Prop_lut5_I4_O)        0.105    14.901 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_3/O
                         net (fo=1, routed)           1.923    16.824    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_3_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.105    16.929 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_1/O
                         net (fo=1, routed)           0.000    16.929    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][18]
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.429  1005.775    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
                         clock pessimism              0.614  1006.390    
                         clock uncertainty           -0.035  1006.354    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.030  1006.384    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]
  -------------------------------------------------------------------
                         required time                       1006.384    
                         arrival time                         -16.929    
  -------------------------------------------------------------------
                         slack                                989.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.645     2.712    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y92         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDSE (Prop_fdse_C_Q)         0.141     2.853 f  x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/Q
                         net (fo=2, routed)           0.097     2.950    x_cpu_top/CPU/x_cr_had_top/A15d/A18648
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.045     2.995 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.995    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[4]_i_1_n_0
    SLICE_X64Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.920     3.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism             -0.712     2.725    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.120     2.845    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.115%)  route 0.100ns (34.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.647     2.714    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141     2.855 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/Q
                         net (fo=6, routed)           0.100     2.955    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[8]
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.045     3.000 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1/O
                         net (fo=1, routed)           0.000     3.000    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[0]_i_1_n_0
    SLICE_X62Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism             -0.712     2.727    
    SLICE_X62Y94         FDPE (Hold_fdpe_C_D)         0.121     2.848    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.663%)  route 0.102ns (35.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.647     2.714    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141     2.855 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/Q
                         net (fo=6, routed)           0.102     2.957    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[8]
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.045     3.002 r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_i_2/O
                         net (fo=1, routed)           0.000     3.002    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_i_1_n_0
    SLICE_X62Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism             -0.712     2.727    
    SLICE_X62Y94         FDPE (Hold_fdpe_C_D)         0.120     2.847    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.246ns (72.945%)  route 0.091ns (27.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.646     2.713    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.148     2.861 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/Q
                         net (fo=4, routed)           0.091     2.953    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[3]
    SLICE_X64Y94         LUT6 (Prop_lut6_I1_O)        0.098     3.051 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1/O
                         net (fo=1, routed)           0.000     3.051    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[4]_i_1_n_0
    SLICE_X64Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism             -0.725     2.713    
    SLICE_X64Y94         FDPE (Hold_fdpe_C_D)         0.121     2.834    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.955%)  route 0.129ns (41.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.646     2.713    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y94         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDSE (Prop_fdse_C_Q)         0.141     2.854 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/Q
                         net (fo=5, routed)           0.129     2.984    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[1]
    SLICE_X65Y94         LUT3 (Prop_lut3_I2_O)        0.045     3.029 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[1]_i_1/O
                         net (fo=1, routed)           0.000     3.029    x_cpu_top/CPU/x_cr_had_top/A15d/A57[1]_i_1_n_0
    SLICE_X65Y94         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y94         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]/C
                         clock pessimism             -0.725     2.713    
    SLICE_X65Y94         FDSE (Hold_fdse_C_D)         0.092     2.805    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.509%)  route 0.154ns (42.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.711    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y89         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     2.875 f  x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/Q
                         net (fo=14, routed)          0.154     3.030    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A18649
    SLICE_X64Y90         LUT5 (Prop_lut5_I0_O)        0.045     3.075 r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_i_1__0/O
                         net (fo=1, routed)           0.000     3.075    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A6b
    SLICE_X64Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.920     3.437    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism             -0.709     2.728    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.121     2.849    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.131%)  route 0.140ns (42.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.646     2.713    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y94         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDSE (Prop_fdse_C_Q)         0.141     2.854 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[0]/Q
                         net (fo=6, routed)           0.140     2.994    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg_n_0_[0]
    SLICE_X65Y94         LUT4 (Prop_lut4_I1_O)        0.045     3.039 r  x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1/O
                         net (fo=1, routed)           0.000     3.039    x_cpu_top/CPU/x_cr_had_top/A15d/A57[2]_i_1_n_0
    SLICE_X65Y94         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y94         FDSE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]/C
                         clock pessimism             -0.725     2.713    
    SLICE_X65Y94         FDSE (Hold_fdse_C_D)         0.092     2.805    x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.831%)  route 0.202ns (49.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.647     2.714    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y93         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDCE (Prop_fdce_C_Q)         0.164     2.878 f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/Q
                         net (fo=8, routed)           0.202     3.080    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[1]
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.045     3.125 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1/O
                         net (fo=1, routed)           0.000     3.125    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b[3]_i_1_n_0
    SLICE_X64Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.920     3.437    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism             -0.688     2.749    
    SLICE_X64Y92         FDCE (Hold_fdce_C_D)         0.121     2.870    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.910%)  route 0.228ns (55.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.647     2.714    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141     2.855 r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/Q
                         net (fo=6, routed)           0.228     3.083    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/out[0]
    SLICE_X64Y90         LUT4 (Prop_lut4_I1_O)        0.045     3.128 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_i_1__1/O
                         net (fo=1, routed)           0.000     3.128    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A6c
    SLICE_X64Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.920     3.437    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism             -0.688     2.749    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.120     2.869    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.646     2.713    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     2.877 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/Q
                         net (fo=5, routed)           0.184     3.062    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg_n_0_[2]
    SLICE_X64Y94         LUT5 (Prop_lut5_I1_O)        0.043     3.105 r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1/O
                         net (fo=1, routed)           0.000     3.105    x_cpu_top/CPU/x_cr_had_top/A15d/A5a[3]_i_1_n_0
    SLICE_X64Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism             -0.725     2.713    
    SLICE_X64Y94         FDCE (Hold_fdce_C_D)         0.131     2.844    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTAG_CLK
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { PAD_JTAG_TCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         1000.000    998.408    BUFGCTRL_X0Y0  padmux_cpu_jtg_tclk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X64Y90   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         1000.000    999.000    SLICE_X62Y94   x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         1000.000    999.000    SLICE_X65Y92   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X64Y89   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X51Y75   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X46Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X47Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X48Y74   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X59Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X64Y90   x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         500.000     499.500    SLICE_X65Y92   x_cpu_top/CPU/x_cr_had_top/A15d/A18648_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X46Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X47Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y73   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X64Y91   x_cpu_top/CPU/x_cr_had_top/A15d/A55_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X65Y91   x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X64Y91   x_cpu_top/CPU/x_cr_had_top/A15d/A57_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X65Y93   x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         500.000     499.500    SLICE_X65Y93   x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X64Y89   x_cpu_top/CPU/x_cr_had_top/A15d/A18649_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X46Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X47Y76   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X59Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X59Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X59Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X59Y78   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X54Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X50Y80   x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  JTAG_CLK
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       43.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.254ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 0.602ns (12.005%)  route 4.413ns (87.995%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 55.060 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.093     9.702    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.118     9.820 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          1.620    11.440    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X57Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.432    55.060    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[8]/C
                         clock pessimism              0.000    55.060    
                         clock uncertainty           -0.035    55.025    
    SLICE_X57Y68         FDRE (Setup_fdre_C_CE)      -0.331    54.694    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[8]
  -------------------------------------------------------------------
                         required time                         54.694    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                 43.254    

Slack (MET) :             43.302ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.602ns (12.128%)  route 4.362ns (87.872%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 55.058 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.093     9.702    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.118     9.820 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          1.570    11.389    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X58Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.430    55.058    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[1]/C
                         clock pessimism              0.000    55.058    
                         clock uncertainty           -0.035    55.023    
    SLICE_X58Y68         FDRE (Setup_fdre_C_CE)      -0.331    54.692    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         54.692    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 43.302    

Slack (MET) :             43.395ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 0.602ns (12.345%)  route 4.274ns (87.655%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 55.063 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.093     9.702    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.118     9.820 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          1.482    11.302    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X53Y65         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.435    55.063    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X53Y65         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[2]/C
                         clock pessimism              0.000    55.063    
                         clock uncertainty           -0.035    55.028    
    SLICE_X53Y65         FDRE (Setup_fdre_C_CE)      -0.331    54.697    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[2]
  -------------------------------------------------------------------
                         required time                         54.697    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                 43.395    

Slack (MET) :             43.496ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 0.602ns (12.609%)  route 4.172ns (87.391%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 55.062 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          0.807     9.416    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X59Y66         LUT3 (Prop_lut3_I1_O)        0.118     9.534 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__1/O
                         net (fo=17, routed)          1.666    11.200    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/push0_reg[3]_0[0]
    SLICE_X45Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.434    55.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[10]/C
                         clock pessimism              0.000    55.062    
                         clock uncertainty           -0.035    55.027    
    SLICE_X45Y68         FDRE (Setup_fdre_C_CE)      -0.331    54.696    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         54.696    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                 43.496    

Slack (MET) :             43.496ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.774ns  (logic 0.602ns (12.609%)  route 4.172ns (87.391%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 55.062 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          0.807     9.416    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X59Y66         LUT3 (Prop_lut3_I1_O)        0.118     9.534 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__1/O
                         net (fo=17, routed)          1.666    11.200    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/push0_reg[3]_0[0]
    SLICE_X45Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.434    55.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X45Y68         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]/C
                         clock pessimism              0.000    55.062    
                         clock uncertainty           -0.035    55.027    
    SLICE_X45Y68         FDRE (Setup_fdre_C_CE)      -0.331    54.696    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         54.696    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                 43.496    

Slack (MET) :             43.503ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.602ns (12.629%)  route 4.165ns (87.371%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 55.062 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.093     9.702    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.118     9.820 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          1.373    11.192    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X53Y67         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.434    55.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]/C
                         clock pessimism              0.000    55.062    
                         clock uncertainty           -0.035    55.027    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.331    54.696    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[3]
  -------------------------------------------------------------------
                         required time                         54.696    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                 43.503    

Slack (MET) :             43.503ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 0.602ns (12.629%)  route 4.165ns (87.371%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 55.062 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.093     9.702    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.118     9.820 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          1.373    11.192    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X53Y67         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.434    55.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X53Y67         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]/C
                         clock pessimism              0.000    55.062    
                         clock uncertainty           -0.035    55.027    
    SLICE_X53Y67         FDRE (Setup_fdre_C_CE)      -0.331    54.696    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[5]
  -------------------------------------------------------------------
                         required time                         54.696    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                 43.503    

Slack (MET) :             43.531ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.602ns (12.717%)  route 4.132ns (87.283%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 55.057 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.093     9.702    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.118     9.820 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          1.340    11.159    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X58Y69         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.429    55.057    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[0]/C
                         clock pessimism              0.000    55.057    
                         clock uncertainty           -0.035    55.022    
    SLICE_X58Y69         FDRE (Setup_fdre_C_CE)      -0.331    54.691    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         54.691    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 43.531    

Slack (MET) :             43.620ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 0.602ns (12.946%)  route 4.048ns (87.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 55.062 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          0.807     9.416    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X59Y66         LUT3 (Prop_lut3_I1_O)        0.118     9.534 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__1/O
                         net (fo=17, routed)          1.541    11.076    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/push0_reg[3]_0[0]
    SLICE_X51Y67         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.434    55.062    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/POUT_EHS_OBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[6]/C
                         clock pessimism              0.000    55.062    
                         clock uncertainty           -0.035    55.027    
    SLICE_X51Y67         FDRE (Setup_fdre_C_CE)      -0.331    54.696    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst_reg[6]
  -------------------------------------------------------------------
                         required time                         54.696    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                 43.620    

Slack (MET) :             43.634ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 0.602ns (12.898%)  route 4.065ns (87.102%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 55.061 - 50.000 ) 
    Source Clock Delay      (SCD):    6.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.447     1.447 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           3.360     4.807    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.888 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.538     6.426    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.379     6.805 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/Q
                         net (fo=14, routed)          1.699     8.504    x_cpu_top/CPU/x_cr_had_top/A15d/Q[1]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.105     8.609 f  x_cpu_top/CPU/x_cr_had_top/A15d/entry_acc_err_i_4/O
                         net (fo=17, routed)          1.093     9.702    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/unalign_fetch_reg_reg_0
    SLICE_X58Y64         LUT3 (Prop_lut3_I1_O)        0.118     9.820 r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst[15]_i_1__2/O
                         net (fo=17, routed)          1.273    11.093    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/push0_reg[2]_1[0]
    SLICE_X44Y69         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.433    55.061    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/POUT_EHS_OBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[11]/C
                         clock pessimism              0.000    55.061    
                         clock uncertainty           -0.035    55.026    
    SLICE_X44Y69         FDRE (Setup_fdre_C_CE)      -0.299    54.727    x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         54.727    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                 43.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.950%)  route 0.090ns (39.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.642     2.709    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X57Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     2.850 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/Q
                         net (fo=10, routed)          0.090     2.941    x_cpu_top/CPU/x_cr_had_top/A18545/D[24]
    SLICE_X56Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.917     2.391    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]/C
                         clock pessimism              0.000     2.391    
                         clock uncertainty            0.035     2.427    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.076     2.503    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.708%)  route 0.112ns (44.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     2.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/Q
                         net (fo=12, routed)          0.112     2.959    x_cpu_top/CPU/x_cr_had_top/A18545/D[4]
    SLICE_X53Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.912     2.386    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[4]/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.035     2.422    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.072     2.494    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.708%)  route 0.112ns (44.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     2.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[2]/Q
                         net (fo=13, routed)          0.112     2.959    x_cpu_top/CPU/x_cr_had_top/A18545/D[2]
    SLICE_X53Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.912     2.386    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[2]/C
                         clock pessimism              0.000     2.386    
                         clock uncertainty            0.035     2.422    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.070     2.492    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.042%)  route 0.125ns (46.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     2.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/Q
                         net (fo=10, routed)          0.125     2.972    x_cpu_top/CPU/x_cr_had_top/A18545/D[28]
    SLICE_X60Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.914     2.388    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.424    
    SLICE_X60Y78         FDRE (Hold_fdre_C_D)         0.059     2.483    x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.871%)  route 0.142ns (50.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.141     2.851 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[30]/Q
                         net (fo=9, routed)           0.142     2.993    x_cpu_top/CPU/x_cr_had_top/A18545/D[30]
    SLICE_X53Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.917     2.391    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X53Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[30]/C
                         clock pessimism              0.000     2.391    
                         clock uncertainty            0.035     2.427    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.070     2.497    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.830%)  route 0.142ns (50.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.642     2.709    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X45Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     2.850 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/Q
                         net (fo=10, routed)          0.142     2.992    x_cpu_top/CPU/x_cr_had_top/A18545/D[17]
    SLICE_X45Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.916     2.390    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[17]/C
                         clock pessimism              0.000     2.390    
                         clock uncertainty            0.035     2.426    
    SLICE_X45Y77         FDRE (Hold_fdre_C_D)         0.070     2.496    x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.332%)  route 0.139ns (49.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.644     2.711    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     2.852 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[31]/Q
                         net (fo=9, routed)           0.139     2.991    x_cpu_top/CPU/x_cr_had_top/A18545/D[31]
    SLICE_X48Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.917     2.391    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X48Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[31]/C
                         clock pessimism              0.000     2.391    
                         clock uncertainty            0.035     2.427    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.064     2.491    x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.350%)  route 0.132ns (44.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X48Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.164     2.870 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[6]/Q
                         net (fo=13, routed)          0.132     3.003    x_cpu_top/CPU/x_cr_had_top/A18545/D[6]
    SLICE_X49Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.913     2.387    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[6]/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.423    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.075     2.498    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.912%)  route 0.153ns (52.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.639     2.706    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     2.847 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/Q
                         net (fo=10, routed)          0.153     3.001    x_cpu_top/CPU/x_cr_had_top/A18545/D[13]
    SLICE_X59Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.915     2.389    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X59Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[13]/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.035     2.425    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.070     2.495    x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_reg/D
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             EHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - JTAG_CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.763%)  route 0.142ns (50.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.283     0.283 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           1.758     2.041    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.067 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.643     2.710    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.141     2.851 r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/Q
                         net (fo=10, routed)          0.142     2.994    x_cpu_top/CPU/x_cr_had_top/A18545/D[26]
    SLICE_X56Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.919     2.393    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_reg/C
                         clock pessimism              0.000     2.393    
                         clock uncertainty            0.035     2.429    
    SLICE_X56Y81         FDRE (Hold_fdre_C_D)         0.059     2.488    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_reg
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       38.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.746ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.659ns  (logic 1.249ns (10.712%)  route 10.410ns (89.288%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 1005.769 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.398   955.759 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          3.161   958.920    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.253   959.173 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.032   960.205    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.283   960.488 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          1.959   962.447    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X53Y75         LUT6 (Prop_lut6_I3_O)        0.105   962.552 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_5/O
                         net (fo=1, routed)           1.815   964.367    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_5_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105   964.472 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_3/O
                         net (fo=1, routed)           2.443   966.915    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_3_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.105   967.020 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[9]_i_1/O
                         net (fo=1, routed)           0.000   967.020    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][9]
    SLICE_X55Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.423  1005.769    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X55Y74         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]/C
                         clock pessimism              0.000  1005.769    
                         clock uncertainty           -0.035  1005.734    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)        0.032  1005.766    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[9]
  -------------------------------------------------------------------
                         required time                       1005.766    
                         arrival time                        -967.020    
  -------------------------------------------------------------------
                         slack                                 38.746    

Slack (MET) :             38.861ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.541ns  (logic 0.958ns (8.301%)  route 10.583ns (91.699%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.767ns = ( 1005.767 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDPE (Prop_fdpe_C_Q)         0.433   955.794 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.644   958.438    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.105   958.543 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.749   960.292    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.105   960.397 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          2.577   962.974    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X53Y79         LUT4 (Prop_lut4_I2_O)        0.105   963.079 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7/O
                         net (fo=1, routed)           1.395   964.474    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_7_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.105   964.579 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4/O
                         net (fo=1, routed)           2.218   966.796    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_4_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I5_O)        0.105   966.901 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_1/O
                         net (fo=1, routed)           0.000   966.901    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][22]
    SLICE_X58Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.421  1005.767    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X58Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]/C
                         clock pessimism              0.000  1005.767    
                         clock uncertainty           -0.035  1005.732    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)        0.030  1005.762    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[22]
  -------------------------------------------------------------------
                         required time                       1005.762    
                         arrival time                        -966.901    
  -------------------------------------------------------------------
                         slack                                 38.861    

Slack (MET) :             38.928ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.477ns  (logic 0.958ns (8.347%)  route 10.519ns (91.653%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDPE (Prop_fdpe_C_Q)         0.433   955.794 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.424   958.218    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.105   958.323 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.275   959.598    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105   959.703 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.852   962.555    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X58Y78         LUT4 (Prop_lut4_I2_O)        0.105   962.660 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4/O
                         net (fo=1, routed)           1.558   964.218    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_4_n_0
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.105   964.323 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3/O
                         net (fo=1, routed)           2.409   966.732    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_3_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.105   966.837 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[13]_i_1/O
                         net (fo=1, routed)           0.000   966.837    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][13]
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]/C
                         clock pessimism              0.000  1005.770    
                         clock uncertainty           -0.035  1005.735    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.030  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[13]
  -------------------------------------------------------------------
                         required time                       1005.765    
                         arrival time                        -966.837    
  -------------------------------------------------------------------
                         slack                                 38.928    

Slack (MET) :             39.027ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.378ns  (logic 1.249ns (10.977%)  route 10.129ns (89.023%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 1005.771 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.398   955.759 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          3.161   958.920    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.253   959.173 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.032   960.205    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.283   960.488 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          2.870   963.358    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X51Y71         LUT4 (Prop_lut4_I2_O)        0.105   963.463 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_5/O
                         net (fo=1, routed)           1.275   964.738    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_5_n_0
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.105   964.843 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_3/O
                         net (fo=1, routed)           1.791   966.634    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_3_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I1_O)        0.105   966.739 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[1]_i_1/O
                         net (fo=1, routed)           0.000   966.739    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][1]
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.425  1005.771    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y73         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]/C
                         clock pessimism              0.000  1005.771    
                         clock uncertainty           -0.035  1005.736    
    SLICE_X50Y73         FDRE (Setup_fdre_C_D)        0.030  1005.766    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[1]
  -------------------------------------------------------------------
                         required time                       1005.766    
                         arrival time                        -966.739    
  -------------------------------------------------------------------
                         slack                                 39.027    

Slack (MET) :             39.082ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.367ns  (logic 1.249ns (10.988%)  route 10.118ns (89.012%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.769ns = ( 1005.769 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.398   955.759 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          3.161   958.920    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.253   959.173 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.032   960.205    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.283   960.488 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          2.817   963.305    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I2_O)        0.105   963.410 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_7/O
                         net (fo=1, routed)           1.390   964.799    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_7_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I0_O)        0.105   964.904 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_5/O
                         net (fo=1, routed)           1.719   966.623    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_5_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.105   966.728 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_1/O
                         net (fo=1, routed)           0.000   966.728    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][23]
    SLICE_X56Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.423  1005.769    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X56Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/C
                         clock pessimism              0.000  1005.769    
                         clock uncertainty           -0.035  1005.734    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)        0.076  1005.810    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]
  -------------------------------------------------------------------
                         required time                       1005.810    
                         arrival time                        -966.728    
  -------------------------------------------------------------------
                         slack                                 39.082    

Slack (MET) :             39.091ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.315ns  (logic 1.249ns (11.038%)  route 10.066ns (88.962%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.398   955.759 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          3.161   958.920    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.253   959.173 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.032   960.205    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.283   960.488 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          2.280   962.768    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I0_O)        0.105   962.873 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_6/O
                         net (fo=1, routed)           1.321   964.194    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_6_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.105   964.299 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4/O
                         net (fo=1, routed)           2.272   966.571    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_4_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I5_O)        0.105   966.676 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[28]_i_1/O
                         net (fo=1, routed)           0.000   966.676    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][28]
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X59Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]/C
                         clock pessimism              0.000  1005.770    
                         clock uncertainty           -0.035  1005.735    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.032  1005.767    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[28]
  -------------------------------------------------------------------
                         required time                       1005.767    
                         arrival time                        -966.676    
  -------------------------------------------------------------------
                         slack                                 39.091    

Slack (MET) :             39.113ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.296ns  (logic 0.958ns (8.481%)  route 10.338ns (91.519%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.775ns = ( 1005.775 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDPE (Prop_fdpe_C_Q)         0.433   955.794 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.644   958.438    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.105   958.543 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_9/O
                         net (fo=5, routed)           1.749   960.292    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_1
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.105   960.397 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6/O
                         net (fo=22, routed)          2.462   962.859    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[31]_i_6_n_0
    SLICE_X59Y77         LUT4 (Prop_lut4_I2_O)        0.105   962.964 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_7/O
                         net (fo=1, routed)           1.756   964.720    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_7_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.105   964.825 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_5/O
                         net (fo=1, routed)           1.727   966.552    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_5_n_0
    SLICE_X57Y80         LUT6 (Prop_lut6_I5_O)        0.105   966.657 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000   966.657    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][21]
    SLICE_X57Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.429  1005.775    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X57Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.000  1005.775    
                         clock uncertainty           -0.035  1005.740    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)        0.030  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                       1005.770    
                         arrival time                        -966.657    
  -------------------------------------------------------------------
                         slack                                 39.113    

Slack (MET) :             39.169ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.238ns  (logic 1.249ns (11.114%)  route 9.989ns (88.886%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.773ns = ( 1005.773 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.398   955.759 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[3]/Q
                         net (fo=35, routed)          3.161   958.920    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg_n_0_[3]
    SLICE_X46Y73         LUT2 (Prop_lut2_I0_O)        0.253   959.173 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3/O
                         net (fo=3, routed)           1.032   960.205    x_cpu_top/CPU/x_cr_had_top/A18545/A1861a_i_3_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.283   960.488 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3/O
                         net (fo=32, routed)          1.689   962.177    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[22]_i_3_n_0
    SLICE_X48Y74         LUT6 (Prop_lut6_I0_O)        0.105   962.282 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6/O
                         net (fo=1, routed)           1.946   964.228    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_6_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.105   964.333 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_3/O
                         net (fo=1, routed)           2.161   966.494    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_3_n_0
    SLICE_X51Y72         LUT4 (Prop_lut4_I1_O)        0.105   966.599 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[7]_i_1/O
                         net (fo=1, routed)           0.000   966.599    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][7]
    SLICE_X51Y72         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.427  1005.773    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y72         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]/C
                         clock pessimism              0.000  1005.773    
                         clock uncertainty           -0.035  1005.738    
    SLICE_X51Y72         FDRE (Setup_fdre_C_D)        0.030  1005.768    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[7]
  -------------------------------------------------------------------
                         required time                       1005.768    
                         arrival time                        -966.599    
  -------------------------------------------------------------------
                         slack                                 39.169    

Slack (MET) :             39.331ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        11.073ns  (logic 0.958ns (8.651%)  route 10.115ns (91.349%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDPE (Prop_fdpe_C_Q)         0.433   955.794 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.424   958.218    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.105   958.323 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.279   959.602    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105   959.707 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_4/O
                         net (fo=32, routed)          2.614   962.321    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[20]
    SLICE_X58Y77         LUT6 (Prop_lut6_I4_O)        0.105   962.426 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_6/O
                         net (fo=1, routed)           2.072   964.498    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_6_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.105   964.603 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_4/O
                         net (fo=1, routed)           1.726   966.329    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_4_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I5_O)        0.105   966.434 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[0]_i_1/O
                         net (fo=1, routed)           0.000   966.434    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][0]
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]/C
                         clock pessimism              0.000  1005.770    
                         clock uncertainty           -0.035  1005.735    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.030  1005.765    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[0]
  -------------------------------------------------------------------
                         required time                       1005.765    
                         arrival time                        -966.434    
  -------------------------------------------------------------------
                         slack                                 39.331    

Slack (MET) :             39.468ns  (required time - arrival time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        10.938ns  (logic 0.958ns (8.759%)  route 9.980ns (91.241%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.770ns = ( 1005.770 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.361ns = ( 955.361 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.545   955.361    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X56Y70         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDPE (Prop_fdpe_C_Q)         0.433   955.794 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[1]/Q
                         net (fo=20, routed)          2.424   958.218    x_cpu_top/CPU/x_cr_had_top/A15d/A1861c_reg[4][0]
    SLICE_X55Y79         LUT6 (Prop_lut6_I1_O)        0.105   958.323 f  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[23]_i_6/O
                         net (fo=5, routed)           1.275   959.598    x_cpu_top/CPU/x_cr_had_top/A18545/A1861c_reg[4]_2
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.105   959.703 f  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3/O
                         net (fo=32, routed)          2.959   962.662    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_3_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I5_O)        0.105   962.767 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4/O
                         net (fo=1, routed)           1.477   964.244    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_4_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I0_O)        0.105   964.349 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3/O
                         net (fo=1, routed)           1.845   966.194    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_3_n_0
    SLICE_X51Y75         LUT5 (Prop_lut5_I4_O)        0.105   966.299 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[4]_i_1/O
                         net (fo=1, routed)           0.000   966.299    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][4]
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.424  1005.770    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X51Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]/C
                         clock pessimism              0.000  1005.770    
                         clock uncertainty           -0.035  1005.735    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.032  1005.767    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.767    
                         arrival time                        -966.299    
  -------------------------------------------------------------------
                         slack                                 39.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.828ns  (logic 0.227ns (12.417%)  route 1.601ns (87.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.639     1.844    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.128     1.972 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[23]/Q
                         net (fo=3, routed)           1.601     3.573    x_cpu_top/CPU/x_cr_had_top/A18545/A82[23]
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.099     3.672 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[23]_i_1/O
                         net (fo=1, routed)           0.000     3.672    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][23]
    SLICE_X56Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.910     3.427    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X56Y75         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]/C
                         clock pessimism              0.000     3.427    
                         clock uncertainty            0.035     3.462    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.121     3.583    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.583    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A8d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.186ns (10.337%)  route 1.613ns (89.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.645     1.850    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A8d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.991 r  x_cpu_top/CPU/x_cr_had_top/A18545/A8d_reg[20]/Q
                         net (fo=2, routed)           1.613     3.604    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c_reg[31]_0[20]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.649 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[21]_i_1/O
                         net (fo=1, routed)           0.000     3.649    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][21]
    SLICE_X57Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.916     3.433    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X57Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]/C
                         clock pessimism              0.000     3.433    
                         clock uncertainty            0.035     3.468    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.091     3.559    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.209ns (11.607%)  route 1.592ns (88.393%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.646     1.851    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.164     2.015 r  x_cpu_top/CPU/x_cr_had_top/A18545/A18620_reg[26]/Q
                         net (fo=3, routed)           1.592     3.606    x_cpu_top/CPU/x_cr_had_top/A18545/A18620[26]
    SLICE_X54Y80         LUT6 (Prop_lut6_I2_O)        0.045     3.651 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[26]_i_1/O
                         net (fo=1, routed)           0.000     3.651    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][26]
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.916     3.433    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]/C
                         clock pessimism              0.000     3.433    
                         clock uncertainty            0.035     3.468    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.092     3.560    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.186ns (10.315%)  route 1.617ns (89.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.643     1.848    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.989 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[20]/Q
                         net (fo=3, routed)           1.617     3.606    x_cpu_top/CPU/x_cr_had_top/A18545/A82[20]
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.045     3.651 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[20]_i_1/O
                         net (fo=1, routed)           0.000     3.651    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][20]
    SLICE_X57Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.915     3.432    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X57Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]/C
                         clock pessimism              0.000     3.432    
                         clock uncertainty            0.035     3.467    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.091     3.558    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.651    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.186ns (10.283%)  route 1.623ns (89.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.642     1.847    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[19]/Q
                         net (fo=3, routed)           1.623     3.611    x_cpu_top/CPU/x_cr_had_top/A18545/Q[11]
    SLICE_X50Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.656 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[19]_i_1/O
                         net (fo=1, routed)           0.000     3.656    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][19]
    SLICE_X50Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.916     3.433    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X50Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]/C
                         clock pessimism              0.000     3.433    
                         clock uncertainty            0.035     3.468    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.091     3.559    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.254ns (14.033%)  route 1.556ns (85.967%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.644     1.849    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X48Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.164     2.013 r  x_cpu_top/CPU/x_cr_had_top/A18545/A81_reg[16]/Q
                         net (fo=3, routed)           0.824     2.837    x_cpu_top/CPU/x_cr_had_top/A18545/A81[16]
    SLICE_X47Y81         LUT5 (Prop_lut5_I2_O)        0.045     2.882 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3/O
                         net (fo=1, routed)           0.732     3.614    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_3_n_0
    SLICE_X53Y81         LUT6 (Prop_lut6_I5_O)        0.045     3.659 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[16]_i_1/O
                         net (fo=1, routed)           0.000     3.659    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][16]
    SLICE_X53Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.917     3.434    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X53Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]/C
                         clock pessimism              0.000     3.434    
                         clock uncertainty            0.035     3.469    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.091     3.560    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.560    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.186ns (10.266%)  route 1.626ns (89.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.644     1.849    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[18]/Q
                         net (fo=3, routed)           1.626     3.616    x_cpu_top/CPU/x_cr_had_top/A18545/Q[10]
    SLICE_X54Y80         LUT6 (Prop_lut6_I4_O)        0.045     3.661 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[18]_i_1/O
                         net (fo=1, routed)           0.000     3.661    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][18]
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.916     3.433    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X54Y80         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]/C
                         clock pessimism              0.000     3.433    
                         clock uncertainty            0.035     3.468    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.091     3.559    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.231ns (12.734%)  route 1.583ns (87.266%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.642     1.847    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X49Y76         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  x_cpu_top/CPU/x_cr_had_top/A18545/A82_reg[17]/Q
                         net (fo=3, routed)           0.782     2.770    x_cpu_top/CPU/x_cr_had_top/A18545/A82[17]
    SLICE_X46Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.815 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3/O
                         net (fo=1, routed)           0.801     3.616    x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_3_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.045     3.661 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[17]_i_1/O
                         net (fo=1, routed)           0.000     3.661    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][17]
    SLICE_X45Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.915     3.432    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X45Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]/C
                         clock pessimism              0.000     3.432    
                         clock uncertainty            0.035     3.467    
    SLICE_X45Y78         FDRE (Hold_fdre_C_D)         0.091     3.558    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.186ns (10.246%)  route 1.629ns (89.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.644     1.849    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X51Y78         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[25]/Q
                         net (fo=3, routed)           1.629     3.619    x_cpu_top/CPU/x_cr_had_top/A18545/Q[17]
    SLICE_X53Y81         LUT5 (Prop_lut5_I3_O)        0.045     3.664 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[25]_i_1/O
                         net (fo=1, routed)           0.000     3.664    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][25]
    SLICE_X53Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.917     3.434    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X53Y81         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]/C
                         clock pessimism              0.000     3.434    
                         clock uncertainty            0.035     3.469    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.092     3.561    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             JTAG_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.209ns (11.497%)  route 1.609ns (88.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.641     1.846    x_cpu_top/CPU/x_cr_had_top/A18545/POUT_EHS_OBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.164     2.010 r  x_cpu_top/CPU/x_cr_had_top/A18545/A80_reg[24]/Q
                         net (fo=3, routed)           1.609     3.619    x_cpu_top/CPU/x_cr_had_top/A18545/Q[16]
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.045     3.664 r  x_cpu_top/CPU/x_cr_had_top/A18545/A1864c[24]_i_1/O
                         net (fo=1, routed)           0.000     3.664    x_cpu_top/CPU/x_cr_had_top/A15d/A18620_reg[31][24]
    SLICE_X57Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.915     3.432    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X57Y79         FDRE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]/C
                         clock pessimism              0.000     3.432    
                         clock uncertainty            0.035     3.467    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.092     3.559    x_cpu_top/CPU/x_cr_had_top/A15d/A1864c_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.559    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  EHS

Setup :            0  Failing Endpoints,  Worst Slack       41.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.235ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[1]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.484ns (5.634%)  route 8.107ns (94.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 55.228 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       6.615    13.822    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/sys_rst_reg
    SLICE_X114Y33        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.600    55.228    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/POUT_EHS_OBUF_BUFG
    SLICE_X114Y33        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[1]/C
                         clock pessimism              0.195    55.423    
                         clock uncertainty           -0.035    55.388    
    SLICE_X114Y33        FDCE (Recov_fdce_C_CLR)     -0.331    55.057    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         55.057    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 41.235    

Slack (MET) :             41.235ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[2]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        8.591ns  (logic 0.484ns (5.634%)  route 8.107ns (94.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.228ns = ( 55.228 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       6.615    13.822    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/sys_rst_reg
    SLICE_X114Y33        FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.600    55.228    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/POUT_EHS_OBUF_BUFG
    SLICE_X114Y33        FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[2]/C
                         clock pessimism              0.195    55.423    
                         clock uncertainty           -0.035    55.388    
    SLICE_X114Y33        FDCE (Recov_fdce_C_CLR)     -0.331    55.057    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_wrdstctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         55.057    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 41.235    

Slack (MET) :             41.950ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[28]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 0.484ns (6.154%)  route 7.381ns (93.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.889    13.095    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X47Y0          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X47Y0          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[28]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X47Y0          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[28]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                 41.950    

Slack (MET) :             41.963ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[16]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 0.484ns (6.165%)  route 7.367ns (93.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.875    13.081    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X50Y2          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X50Y2          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[16]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X50Y2          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[16]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                 41.963    

Slack (MET) :             41.967ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[9]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 0.484ns (6.168%)  route 7.363ns (93.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.871    13.078    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X51Y2          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X51Y2          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[9]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X51Y2          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[9]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                 41.967    

Slack (MET) :             42.023ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[20]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.865ns  (logic 0.484ns (6.154%)  route 7.381ns (93.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.889    13.095    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X46Y0          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X46Y0          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[20]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X46Y0          FDCE (Recov_fdce_C_CLR)     -0.258    55.118    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[20]
  -------------------------------------------------------------------
                         required time                         55.118    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                 42.023    

Slack (MET) :             42.082ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[17]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 0.484ns (6.260%)  route 7.248ns (93.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.756    12.963    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X47Y2          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X47Y2          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[17]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X47Y2          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[17]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                 42.082    

Slack (MET) :             42.082ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[1]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 0.484ns (6.260%)  route 7.248ns (93.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.756    12.963    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X47Y2          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X47Y2          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[1]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X47Y2          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[1]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -12.963    
  -------------------------------------------------------------------
                         slack                                 42.082    

Slack (MET) :             42.087ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[0]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 0.484ns (6.264%)  route 7.243ns (93.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.752    12.958    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/sys_rst_reg
    SLICE_X50Y4          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/POUT_EHS_OBUF_BUFG
    SLICE_X50Y4          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[0]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X50Y4          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata_reg[0]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 42.087    

Slack (MET) :             42.126ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[0]/CLR
                            (recovery check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (EHS rise@50.000ns - EHS rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.484ns (6.295%)  route 7.204ns (93.705%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 55.216 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329     3.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415     5.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379     5.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492     7.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105     7.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       5.713    12.919    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/sys_rst_reg
    SLICE_X47Y6          FDCE                                         f  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)       50.000    50.000 r  
    B17                                               0.000    50.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000    50.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.340    51.340 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.211    53.551    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    53.628 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.588    55.216    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/POUT_EHS_OBUF_BUFG
    SLICE_X47Y6          FDCE                                         r  x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[0]/C
                         clock pessimism              0.195    55.411    
                         clock uncertainty           -0.035    55.376    
    SLICE_X47Y6          FDCE (Recov_fdce_C_CLR)     -0.331    55.045    x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata_reg[0]
  -------------------------------------------------------------------
                         required time                         55.045    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                 42.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.186ns (14.095%)  route 1.134ns (85.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.569     2.503    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.548 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[31]_i_3__8/O
                         net (fo=45, routed)          0.565     3.113    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg_0
    SLICE_X14Y98         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X14Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[15]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.186ns (14.095%)  route 1.134ns (85.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.569     2.503    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.548 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[31]_i_3__8/O
                         net (fo=45, routed)          0.565     3.113    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg_0
    SLICE_X14Y98         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[15]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X14Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[16]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.186ns (14.095%)  route 1.134ns (85.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.569     2.503    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X38Y102        LUT2 (Prop_lut2_I0_O)        0.045     2.548 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[31]_i_3__8/O
                         net (fo=45, routed)          0.565     3.113    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/sys_rst_reg_0
    SLICE_X14Y98         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/POUT_EHS_OBUF_BUFG
    SLICE_X14Y98         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[16]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X14Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/div_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[10]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.862%)  route 1.156ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.948     2.882    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X16Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.927 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.208     3.135    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/sys_rst_reg
    SLICE_X12Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/POUT_EHS_OBUF_BUFG
    SLICE_X12Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[10]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X12Y99         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[12]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.862%)  route 1.156ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.948     2.882    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X16Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.927 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.208     3.135    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/sys_rst_reg
    SLICE_X12Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/POUT_EHS_OBUF_BUFG
    SLICE_X12Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[12]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X12Y99         FDCE (Remov_fdce_C_CLR)     -0.067     2.104    x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_cnt/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[10]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.862%)  route 1.156ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.948     2.882    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X16Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.927 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.208     3.135    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/sys_rst_reg
    SLICE_X13Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/POUT_EHS_OBUF_BUFG
    SLICE_X13Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[10]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X13Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.079    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[11]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.862%)  route 1.156ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.948     2.882    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X16Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.927 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.208     3.135    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/sys_rst_reg
    SLICE_X13Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/POUT_EHS_OBUF_BUFG
    SLICE_X13Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[11]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X13Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.079    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[12]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.862%)  route 1.156ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.948     2.882    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X16Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.927 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.208     3.135    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/sys_rst_reg
    SLICE_X13Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/POUT_EHS_OBUF_BUFG
    SLICE_X13Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[12]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X13Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.079    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[13]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.862%)  route 1.156ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.948     2.882    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X16Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.927 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.208     3.135    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/sys_rst_reg
    SLICE_X13Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/POUT_EHS_OBUF_BUFG
    SLICE_X13Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[13]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X13Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.079    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[1]/CLR
                            (removal check against rising-edge clock EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EHS rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.862%)  route 1.156ns (86.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.948     2.882    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_0
    SLICE_X16Y103        LUT2 (Prop_lut2_I0_O)        0.045     2.927 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/prdata[2]_i_2__11/O
                         net (fo=147, routed)         0.208     3.135    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/sys_rst_reg
    SLICE_X13Y99         FDCE                                         f  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.446    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.475 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.972     2.446    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/POUT_EHS_OBUF_BUFG
    SLICE_X13Y99         FDCE                                         r  x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[1]/C
                         clock pessimism             -0.275     2.171    
    SLICE_X13Y99         FDCE (Remov_fdce_C_CLR)     -0.092     2.079    x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EHS
  To Clock:  JTAG_CLK

Setup :            0  Failing Endpoints,  Worst Slack       44.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.621ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.631ns  (logic 0.484ns (8.595%)  route 5.147ns (91.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 1005.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.656   960.862    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/sys_rst_reg
    SLICE_X64Y90         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.430  1005.776    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg/C
                         clock pessimism              0.000  1005.776    
                         clock uncertainty           -0.035  1005.741    
    SLICE_X64Y90         FDCE (Recov_fdce_C_CLR)     -0.258  1005.483    x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/A10c_reg
  -------------------------------------------------------------------
                         required time                       1005.483    
                         arrival time                        -960.862    
  -------------------------------------------------------------------
                         slack                                 44.621    

Slack (MET) :             44.621ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.631ns  (logic 0.484ns (8.595%)  route 5.147ns (91.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 1005.776 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.656   960.862    x_cpu_top/CPU/x_cr_had_top/A15d/A75/sys_rst_reg
    SLICE_X64Y90         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.430  1005.776    x_cpu_top/CPU/x_cr_had_top/A15d/A75/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y90         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg/C
                         clock pessimism              0.000  1005.776    
                         clock uncertainty           -0.035  1005.741    
    SLICE_X64Y90         FDCE (Recov_fdce_C_CLR)     -0.258  1005.483    x_cpu_top/CPU/x_cr_had_top/A15d/A75/A10c_reg
  -------------------------------------------------------------------
                         required time                       1005.483    
                         arrival time                        -960.862    
  -------------------------------------------------------------------
                         slack                                 44.621    

Slack (MET) :             44.639ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK fall@500.000ns - EHS rise@450.000ns)
  Data Path Delay:        5.586ns  (logic 0.484ns (8.665%)  route 5.102ns (91.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 505.779 - 500.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 455.231 - 450.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      450.000   450.000 r  
    B17                                               0.000   450.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   450.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   451.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   453.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   453.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   455.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   455.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   457.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   457.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.610   460.817    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X63Y93         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK fall edge)
                                                    500.000   500.000 f  
    AA15                                              0.000   500.000 f  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000   500.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381   501.381 f  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889   504.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   504.346 f  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.433   505.779    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y93         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg/C  (IS_INVERTED)
                         clock pessimism              0.000   505.779    
                         clock uncertainty           -0.035   505.744    
    SLICE_X63Y93         FDPE (Recov_fdpe_C_PRE)     -0.288   505.456    x_cpu_top/CPU/x_cr_had_top/A15d/A5b_reg
  -------------------------------------------------------------------
                         required time                        505.456    
                         arrival time                        -460.817    
  -------------------------------------------------------------------
                         slack                                 44.639    

Slack (MET) :             44.665ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.554ns  (logic 0.484ns (8.714%)  route 5.070ns (91.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 1005.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.579   960.785    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X64Y94         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.431  1005.777    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]/C
                         clock pessimism              0.000  1005.777    
                         clock uncertainty           -0.035  1005.742    
    SLICE_X64Y94         FDCE (Recov_fdce_C_CLR)     -0.292  1005.450    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[3]
  -------------------------------------------------------------------
                         required time                       1005.450    
                         arrival time                        -960.785    
  -------------------------------------------------------------------
                         slack                                 44.665    

Slack (MET) :             44.665ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.554ns  (logic 0.484ns (8.714%)  route 5.070ns (91.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 1005.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.579   960.785    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X64Y94         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.431  1005.777    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]/C
                         clock pessimism              0.000  1005.777    
                         clock uncertainty           -0.035  1005.742    
    SLICE_X64Y94         FDPE (Recov_fdpe_C_PRE)     -0.292  1005.450    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.450    
                         arrival time                        -960.785    
  -------------------------------------------------------------------
                         slack                                 44.665    

Slack (MET) :             44.669ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.586ns  (logic 0.484ns (8.665%)  route 5.102ns (91.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 1005.779 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.610   960.817    x_cpu_top/CPU/x_cr_had_top/A15d/A74/sys_rst_reg
    SLICE_X62Y93         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.433  1005.779    x_cpu_top/CPU/x_cr_had_top/A15d/A74/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y93         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg/C
                         clock pessimism              0.000  1005.779    
                         clock uncertainty           -0.035  1005.744    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.258  1005.486    x_cpu_top/CPU/x_cr_had_top/A15d/A74/A10c_reg
  -------------------------------------------------------------------
                         required time                       1005.486    
                         arrival time                        -960.817    
  -------------------------------------------------------------------
                         slack                                 44.669    

Slack (MET) :             44.669ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.586ns  (logic 0.484ns (8.665%)  route 5.102ns (91.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 1005.779 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.610   960.817    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X62Y93         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.433  1005.779    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y93         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]/C
                         clock pessimism              0.000  1005.779    
                         clock uncertainty           -0.035  1005.744    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.258  1005.486    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[1]
  -------------------------------------------------------------------
                         required time                       1005.486    
                         arrival time                        -960.817    
  -------------------------------------------------------------------
                         slack                                 44.669    

Slack (MET) :             44.699ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.554ns  (logic 0.484ns (8.714%)  route 5.070ns (91.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 1005.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.579   960.785    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X64Y94         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.431  1005.777    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]/C
                         clock pessimism              0.000  1005.777    
                         clock uncertainty           -0.035  1005.742    
    SLICE_X64Y94         FDCE (Recov_fdce_C_CLR)     -0.258  1005.484    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[2]
  -------------------------------------------------------------------
                         required time                       1005.484    
                         arrival time                        -960.785    
  -------------------------------------------------------------------
                         slack                                 44.699    

Slack (MET) :             44.769ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.485ns  (logic 0.484ns (8.825%)  route 5.001ns (91.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 1005.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.509   960.715    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X64Y92         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.431  1005.777    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]/C
                         clock pessimism              0.000  1005.777    
                         clock uncertainty           -0.035  1005.742    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.258  1005.484    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[3]
  -------------------------------------------------------------------
                         required time                       1005.484    
                         arrival time                        -960.715    
  -------------------------------------------------------------------
                         slack                                 44.769    

Slack (MET) :             44.769ns  (required time - arrival time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
                            (recovery check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTAG_CLK rise@1000.000ns - EHS rise@950.000ns)
  Data Path Delay:        5.485ns  (logic 0.484ns (8.825%)  route 5.001ns (91.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.777ns = ( 1005.777 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.231ns = ( 955.231 - 950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)      950.000   950.000 r  
    B17                                               0.000   950.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000   950.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         1.406   951.406 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           2.329   953.735    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   953.816 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       1.415   955.231    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.379   955.610 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          1.492   957.101    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.105   957.206 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       3.509   960.715    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X64Y92         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                   1000.000  1000.000 r  
    AA15                                              0.000  1000.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000  1000.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         1.381  1001.381 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.889  1004.269    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  1004.346 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          1.431  1005.777    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y92         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]/C
                         clock pessimism              0.000  1005.777    
                         clock uncertainty           -0.035  1005.742    
    SLICE_X64Y92         FDCE (Recov_fdce_C_CLR)     -0.258  1005.484    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[4]
  -------------------------------------------------------------------
                         required time                       1005.484    
                         arrival time                        -960.715    
  -------------------------------------------------------------------
                         slack                                 44.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.186ns (7.192%)  route 2.400ns (92.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.511     4.379    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X64Y93         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y93         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]/C
                         clock pessimism              0.000     3.438    
                         clock uncertainty            0.035     3.473    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.067     3.406    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.406    
                         arrival time                           4.379    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.186ns (7.192%)  route 2.400ns (92.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.511     4.379    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X64Y93         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X64Y93         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]/C
                         clock pessimism              0.000     3.438    
                         clock uncertainty            0.035     3.473    
    SLICE_X64Y93         FDCE (Remov_fdce_C_CLR)     -0.067     3.406    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.406    
                         arrival time                           4.379    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.186ns (7.165%)  route 2.410ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.521     4.389    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X62Y94         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.035     3.474    
    SLICE_X62Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     3.403    x_cpu_top/CPU/x_cr_had_top/A15d/A18646_reg
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.186ns (7.165%)  route 2.410ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.521     4.389    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X62Y94         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X62Y94         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.035     3.474    
    SLICE_X62Y94         FDPE (Remov_fdpe_C_PRE)     -0.071     3.403    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.186ns (7.192%)  route 2.400ns (92.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.511     4.379    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X65Y93         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y93         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]/C
                         clock pessimism              0.000     3.438    
                         clock uncertainty            0.035     3.473    
    SLICE_X65Y93         FDCE (Remov_fdce_C_CLR)     -0.092     3.381    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.379    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.186ns (7.192%)  route 2.400ns (92.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.511     4.379    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X65Y93         FDPE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.921     3.438    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X65Y93         FDPE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]/C
                         clock pessimism              0.000     3.438    
                         clock uncertainty            0.035     3.473    
    SLICE_X65Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     3.378    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.378    
                         arrival time                           4.379    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.186ns (7.165%)  route 2.410ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.521     4.389    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X63Y94         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.035     3.474    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.092     3.382    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.186ns (7.165%)  route 2.410ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.521     4.389    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X63Y94         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.035     3.474    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.092     3.382    x_cpu_top/CPU/x_cr_had_top/A15d/A5a_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.186ns (7.165%)  route 2.410ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.521     4.389    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X63Y94         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.035     3.474    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.092     3.382    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by EHS  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
                            (removal check against rising-edge clock JTAG_CLK  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTAG_CLK rise@0.000ns - EHS rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.186ns (7.165%)  route 2.410ns (92.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EHS rise edge)        0.000     0.000 r  
    B17                                               0.000     0.000 r  PIN_EHS (IN)
                         net (fo=0)                   0.000     0.000    PIN_EHS
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  PIN_EHS_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.179    POUT_EHS_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.205 r  POUT_EHS_OBUF_BUFG_inst/O
                         net (fo=13561, routed)       0.589     1.793    x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/POUT_EHS_OBUF_BUFG
    SLICE_X53Y102        FDCE                                         r  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     1.934 f  x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg/Q
                         net (fo=16, routed)          0.890     2.824    x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst
    SLICE_X16Y104        LUT2 (Prop_lut2_I0_O)        0.045     2.869 f  x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/i___5/O
                         net (fo=11846, routed)       1.521     4.389    x_cpu_top/CPU/x_cr_had_top/A15d/sys_rst_reg
    SLICE_X63Y94         FDCE                                         f  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTAG_CLK rise edge)
                                                      0.000     0.000 r  
    AA15                                              0.000     0.000 r  PAD_JTAG_TCLK (INOUT)
                         net (fo=0)                   0.000     0.000    PAD_JTAG_TCLK
    AA15                 IBUF (Prop_ibuf_I_O)         0.472     0.472 r  PAD_JTAG_TCLK_IBUF_inst/O
                         net (fo=1, routed)           2.017     2.488    PAD_JTAG_TCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.517 r  padmux_cpu_jtg_tclk_BUFG_inst/O
                         net (fo=64, routed)          0.922     3.439    x_cpu_top/CPU/x_cr_had_top/A15d/padmux_cpu_jtg_tclk_BUFG
    SLICE_X63Y94         FDCE                                         r  x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty            0.035     3.474    
    SLICE_X63Y94         FDCE (Remov_fdce_C_CLR)     -0.092     3.382    x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  1.007    





