<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › sn › tioca_provider.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>tioca_provider.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2005 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_IA64_SN_TIO_CA_AGP_PROVIDER_H</span>
<span class="cp">#define _ASM_IA64_SN_TIO_CA_AGP_PROVIDER_H</span>

<span class="cp">#include &lt;asm/sn/tioca.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * WAR enables</span>
<span class="cm"> * Defines for individual WARs. Each is a bitmask of applicable</span>
<span class="cm"> * part revision numbers. (1 &lt;&lt; 1) == rev A, (1 &lt;&lt; 2) == rev B,</span>
<span class="cm"> * (3 &lt;&lt; 1) == (rev A or rev B), etc</span>
<span class="cm"> */</span>

<span class="cp">#define TIOCA_WAR_ENABLED(pv, tioca_common) \</span>
<span class="cp">	((1 &lt;&lt; tioca_common-&gt;ca_rev) &amp; pv)</span>

  <span class="cm">/* TIO:ICE:FRZ:Freezer loses a PIO data ucred on PIO RD RSP with CW error */</span>
<span class="cp">#define PV907908 (1 &lt;&lt; 1)</span>
  <span class="cm">/* ATI config space problems after BIOS execution starts */</span>
<span class="cp">#define PV908234 (1 &lt;&lt; 1)</span>
  <span class="cm">/* CA:AGPDMA write request data mismatch with ABC1CL merge */</span>
<span class="cp">#define PV895469 (1 &lt;&lt; 1)</span>
  <span class="cm">/* TIO:CA TLB invalidate of written GART entries possibly not occurring in CA*/</span>
<span class="cp">#define PV910244 (1 &lt;&lt; 1)</span>

<span class="k">struct</span> <span class="n">tioca_dmamap</span><span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">cad_list</span><span class="p">;</span>	<span class="cm">/* headed by ca_list */</span>

	<span class="n">dma_addr_t</span>		<span class="n">cad_dma_addr</span><span class="p">;</span>	<span class="cm">/* Linux dma handle */</span>
	<span class="n">uint</span>			<span class="n">cad_gart_entry</span><span class="p">;</span> <span class="cm">/* start entry in ca_gart_pagemap */</span>
	<span class="n">uint</span>			<span class="n">cad_gart_size</span><span class="p">;</span>	<span class="cm">/* #entries for this map */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Kernel only fields.  Prom may look at this stuff for debugging only.</span>
<span class="cm"> * Access this structure through the ca_kernel_private ptr.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">tioca_common</span> <span class="p">;</span>

<span class="k">struct</span> <span class="n">tioca_kernel</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tioca_common</span>	<span class="o">*</span><span class="n">ca_common</span><span class="p">;</span>	<span class="cm">/* tioca this belongs to */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">ca_list</span><span class="p">;</span>	<span class="cm">/* list of all ca&#39;s */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">ca_dmamaps</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">ca_lock</span><span class="p">;</span>	<span class="cm">/* Kernel lock */</span>
	<span class="n">cnodeid_t</span>		<span class="n">ca_closest_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="o">*</span><span class="n">ca_devices</span><span class="p">;</span>	<span class="cm">/* bus-&gt;devices */</span>

	<span class="cm">/*</span>
<span class="cm">	 * General GART stuff</span>
<span class="cm">	 */</span>
	<span class="n">u64</span>	<span class="n">ca_ap_size</span><span class="p">;</span>		<span class="cm">/* size of aperature in bytes */</span>
	<span class="n">u32</span>	<span class="n">ca_gart_entries</span><span class="p">;</span>	<span class="cm">/* # u64 entries in gart */</span>
	<span class="n">u32</span>	<span class="n">ca_ap_pagesize</span><span class="p">;</span> 	<span class="cm">/* aperature page size in bytes */</span>
	<span class="n">u64</span>	<span class="n">ca_ap_bus_base</span><span class="p">;</span> 	<span class="cm">/* bus address of CA aperature */</span>
	<span class="n">u64</span>	<span class="n">ca_gart_size</span><span class="p">;</span>		<span class="cm">/* gart size in bytes */</span>
	<span class="n">u64</span>	<span class="o">*</span><span class="n">ca_gart</span><span class="p">;</span>		<span class="cm">/* gart table vaddr */</span>
	<span class="n">u64</span>	<span class="n">ca_gart_coretalk_addr</span><span class="p">;</span>	<span class="cm">/* gart coretalk addr */</span>
	<span class="n">u8</span>		<span class="n">ca_gart_iscoherent</span><span class="p">;</span>	<span class="cm">/* used in tioca_tlbflush */</span>

	<span class="cm">/* PCI GART convenience values */</span>
	<span class="n">u64</span>	<span class="n">ca_pciap_base</span><span class="p">;</span>		<span class="cm">/* pci aperature bus base address */</span>
	<span class="n">u64</span>	<span class="n">ca_pciap_size</span><span class="p">;</span>		<span class="cm">/* pci aperature size (bytes) */</span>
	<span class="n">u64</span>	<span class="n">ca_pcigart_base</span><span class="p">;</span>	<span class="cm">/* gfx GART bus base address */</span>
	<span class="n">u64</span>	<span class="o">*</span><span class="n">ca_pcigart</span><span class="p">;</span>		<span class="cm">/* gfx GART vm address */</span>
	<span class="n">u32</span>	<span class="n">ca_pcigart_entries</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ca_pcigart_start</span><span class="p">;</span>	<span class="cm">/* PCI start index in ca_gart */</span>
	<span class="kt">void</span>		<span class="o">*</span><span class="n">ca_pcigart_pagemap</span><span class="p">;</span>

	<span class="cm">/* AGP GART convenience values */</span>
	<span class="n">u64</span>	<span class="n">ca_gfxap_base</span><span class="p">;</span>		<span class="cm">/* gfx aperature bus base address */</span>
	<span class="n">u64</span>	<span class="n">ca_gfxap_size</span><span class="p">;</span>		<span class="cm">/* gfx aperature size (bytes) */</span>
	<span class="n">u64</span>	<span class="n">ca_gfxgart_base</span><span class="p">;</span>	<span class="cm">/* gfx GART bus base address */</span>
	<span class="n">u64</span>	<span class="o">*</span><span class="n">ca_gfxgart</span><span class="p">;</span>		<span class="cm">/* gfx GART vm address */</span>
	<span class="n">u32</span>	<span class="n">ca_gfxgart_entries</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ca_gfxgart_start</span><span class="p">;</span>	<span class="cm">/* agpgart start index in ca_gart */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Common tioca info shared between kernel and prom</span>
<span class="cm"> *</span>
<span class="cm"> * DO NOT CHANGE THIS STRUCT WITHOUT MAKING CORRESPONDING CHANGES</span>
<span class="cm"> * TO THE PROM VERSION.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">tioca_common</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcibus_bussoft</span>	<span class="n">ca_common</span><span class="p">;</span>	<span class="cm">/* common pciio header */</span>

	<span class="n">u32</span>		<span class="n">ca_rev</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">ca_closest_nasid</span><span class="p">;</span>

	<span class="n">u64</span>		<span class="n">ca_prom_private</span><span class="p">;</span>
	<span class="n">u64</span>		<span class="n">ca_kernel_private</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * tioca_paddr_to_gart - Convert an SGI coretalk address to a CA GART entry</span>
<span class="cm"> * @paddr: page address to convert</span>
<span class="cm"> *</span>
<span class="cm"> * Convert a system [coretalk] address to a GART entry.  GART entries are</span>
<span class="cm"> * formed using the following:</span>
<span class="cm"> *</span>
<span class="cm"> *     data = ( (1&lt;&lt;63) |  ( (REMAP_NODE_ID &lt;&lt; 40) | (MD_CHIPLET_ID &lt;&lt; 38) | </span>
<span class="cm"> * (REMAP_SYS_ADDR) ) &gt;&gt; 12 )</span>
<span class="cm"> *</span>
<span class="cm"> * DATA written to 1 GART TABLE Entry in system memory is remapped system</span>
<span class="cm"> * addr for 1 page </span>
<span class="cm"> *</span>
<span class="cm"> * The data is for coretalk address format right shifted 12 bits with a</span>
<span class="cm"> * valid bit.</span>
<span class="cm"> *</span>
<span class="cm"> *	GART_TABLE_ENTRY [ 25:0 ]  -- REMAP_SYS_ADDRESS[37:12].</span>
<span class="cm"> *	GART_TABLE_ENTRY [ 27:26 ] -- SHUB MD chiplet id.</span>
<span class="cm"> *	GART_TABLE_ENTRY [ 41:28 ] -- REMAP_NODE_ID.</span>
<span class="cm"> *	GART_TABLE_ENTRY [ 63 ]    -- Valid Bit </span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u64</span>
<span class="nf">tioca_paddr_to_gart</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * We are assuming right now that paddr already has the correct</span>
<span class="cm">	 * format since the address from xtalk_dmaXXX should already have</span>
<span class="cm">	 * NODE_ID, CHIPLET_ID, and SYS_ADDR in the correct locations.</span>
<span class="cm">	 */</span>

	<span class="k">return</span> <span class="p">((</span><span class="n">paddr</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">63</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * tioca_physpage_to_gart - Map a host physical page for SGI CA based DMA</span>
<span class="cm"> * @page_addr: system page address to map</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span>
<span class="nf">tioca_physpage_to_gart</span><span class="p">(</span><span class="n">u64</span> <span class="n">page_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">coretalk_addr</span><span class="p">;</span>

	<span class="n">coretalk_addr</span> <span class="o">=</span> <span class="n">PHYS_TO_TIODMA</span><span class="p">(</span><span class="n">page_addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">coretalk_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">tioca_paddr_to_gart</span><span class="p">(</span><span class="n">coretalk_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * tioca_tlbflush - invalidate cached SGI CA GART TLB entries</span>
<span class="cm"> * @tioca_kernel: CA context </span>
<span class="cm"> *</span>
<span class="cm"> * Invalidate tlb entries for a given CA GART.  Main complexity is to account</span>
<span class="cm"> * for revA bug.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">tioca_tlbflush</span><span class="p">(</span><span class="k">struct</span> <span class="n">tioca_kernel</span> <span class="o">*</span><span class="n">tioca_kernel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="n">u64</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="k">struct</span> <span class="n">tioca</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ca_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tioca_common</span> <span class="o">*</span><span class="n">tioca_common</span><span class="p">;</span>

	<span class="n">tioca_common</span> <span class="o">=</span> <span class="n">tioca_kernel</span><span class="o">-&gt;</span><span class="n">ca_common</span><span class="p">;</span>
	<span class="n">ca_base</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">tioca</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">tioca_common</span><span class="o">-&gt;</span><span class="n">ca_common</span><span class="p">.</span><span class="n">bs_base</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Explicit flushes not needed if GART is in cached mode</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tioca_kernel</span><span class="o">-&gt;</span><span class="n">ca_gart_iscoherent</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">TIOCA_WAR_ENABLED</span><span class="p">(</span><span class="n">PV910244</span><span class="p">,</span> <span class="n">tioca_common</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * PV910244:  RevA CA needs explicit flushes.</span>
<span class="cm">			 * Need to put GART into uncached mode before</span>
<span class="cm">			 * flushing otherwise the explicit flush is ignored.</span>
<span class="cm">			 *</span>
<span class="cm">			 * Alternate WAR would be to leave GART cached and</span>
<span class="cm">			 * touch every CL aligned GART entry.</span>
<span class="cm">			 */</span>

			<span class="n">__sn_clrq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ca_base</span><span class="o">-&gt;</span><span class="n">ca_control2</span><span class="p">,</span> <span class="n">CA_GART_MEM_PARAM</span><span class="p">);</span>
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ca_base</span><span class="o">-&gt;</span><span class="n">ca_control2</span><span class="p">,</span> <span class="n">CA_GART_FLUSH_TLB</span><span class="p">);</span>
			<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ca_base</span><span class="o">-&gt;</span><span class="n">ca_control2</span><span class="p">,</span>
			    <span class="p">(</span><span class="mh">0x2ull</span> <span class="o">&lt;&lt;</span> <span class="n">CA_GART_MEM_PARAM_SHFT</span><span class="p">));</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ca_base</span><span class="o">-&gt;</span><span class="n">ca_control2</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Gart in uncached mode ... need an explicit flush.</span>
<span class="cm">	 */</span>

	<span class="n">__sn_setq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ca_base</span><span class="o">-&gt;</span><span class="n">ca_control2</span><span class="p">,</span> <span class="n">CA_GART_FLUSH_TLB</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__sn_readq_relaxed</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ca_base</span><span class="o">-&gt;</span><span class="n">ca_control2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="n">u32</span>	<span class="n">tioca_gart_found</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">list_head</span> <span class="n">tioca_list</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">tioca_init_provider</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">tioca_fastwrite_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">tioca_kernel</span> <span class="o">*</span><span class="n">tioca_kern</span><span class="p">);</span>
<span class="cp">#endif </span><span class="cm">/* _ASM_IA64_SN_TIO_CA_AGP_PROVIDER_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
