724 5.6 0.4 3:27.99
724 9.1 0.4 3:28.03
724 0.0 0.4 3:28.04
724 0.0 0.4 3:28.06
724 0.0 0.4 3:28.09
724 0.0 0.4 3:28.12
724 0.0 0.4 3:28.14
724 0.0 0.4 3:28.17
724 0.0 0.4 3:28.20
724 0.0 0.4 3:28.22
724 0.0 0.4 3:28.24
724 0.0 0.4 3:28.27
724 11.1 0.4 3:28.31
724 0.0 0.4 3:28.33
724 5.6 0.4 3:28.36
724 5.6 0.4 3:28.38
724 4.5 0.4 3:28.41
724 0.0 0.4 3:28.43
724 0.0 0.4 3:28.45
724 4.8 0.4 3:28.48
724 0.0 0.4 3:28.50
724 5.3 0.4 3:28.53
724 5.6 0.4 3:28.56
724 0.0 0.4 3:28.58
724 5.6 0.4 3:28.61
724 0.0 0.4 3:28.63
724 5.3 0.4 3:28.66
724 5.6 0.4 3:28.69
724 0.0 0.4 3:28.71
KiB used, 470724 buff/cache
724 0.0 0.4 3:28.75
724 5.3 0.4 3:28.78
724 0.0 0.4 3:28.80
724 0.0 0.4 3:28.83
724 0.0 0.4 3:28.85
724 5.3 0.4 3:28.88
KiB used, 470844 buff/cache
724 0.0 0.4 3:28.94
724 0.0 0.4 3:28.96
724 5.6 0.4 3:28.99
724 5.6 0.4 3:29.02
724 0.0 0.4 3:29.04
724 0.0 0.4 3:29.06
724 5.3 0.4 3:29.09
724 0.0 0.4 3:29.11
724 5.3 0.4 3:29.14
724 5.6 0.4 3:29.17
724 5.0 0.4 3:29.20
724 0.0 0.4 3:29.22
724 0.0 0.4 3:29.24
724 0.0 0.4 3:29.27
724 5.6 0.4 3:29.30
724 0.0 0.4 3:29.32
724 0.0 0.4 3:29.34
724 0.0 0.4 3:29.37
724 0.0 0.4 3:29.39
724 0.0 0.4 3:29.42
724 0.0 0.4 3:29.45
724 0.0 0.4 3:29.47
724 0.0 0.4 3:29.50
724 0.0 0.4 3:29.53
724 5.0 0.4 3:29.57
724 4.8 0.4 3:29.60
724 0.0 0.4 3:29.62
724 5.6 0.4 3:29.66
7244 15.8 0.2 0:00.03
724 0.0 0.4 3:29.70
724 0.0 0.4 3:29.73
724 5.3 0.4 3:29.77
724 0.0 0.4 3:29.78
724 5.6 0.4 3:29.81
724 0.0 0.4 3:29.83
724 0.0 0.4 3:29.86
KiB 1525724 avail Mem
724 5.0 0.4 3:29.91
724 0.0 0.4 3:29.93
724 0.0 0.4 3:29.96
724 0.0 0.4 3:29.99
724 0.0 0.4 3:30.02
724 0.0 0.4 3:30.04
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
724 0.0 0.4 3:30.07
KiB 1527248 avail Mem
