{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-318,-154",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO_LED -pg 1 -lvl 8 -x 2130 -y 200 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 8 -x 2130 -y 60 -defaultsOSRD
preplace port UART -pg 1 -lvl 8 -x 2130 -y 340 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 420 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_10mhz right -pinY clk_10mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 410 -y 420 -swap {0 3 1 2 4 5 6 7 9 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst axi_interconnect -pg 1 -lvl 4 -x 1010 -y 400 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 100R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 100L
preplace inst axi_uart -pg 1 -lvl 5 -x 1350 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 22 21} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 60L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir interrupt left -pinY interrupt 20L
preplace inst axi_gpio_inputs -pg 1 -lvl 5 -x 1350 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_gpio_outputs -pg 1 -lvl 5 -x 1350 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 20L
preplace inst axi_uart_bridge -pg 1 -lvl 3 -x 730 -y 340 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40 42} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 60R -pinDir M_UART right -pinY M_UART 0R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 60L -pinDir UART_INT right -pinY UART_INT 80R
preplace inst simframe -pg 1 -lvl 5 -x 1350 -y 500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 25} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst data_sink_0 -pg 1 -lvl 7 -x 1970 -y 400 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir data right -pinBusY data 0R
preplace inst system_ila -pg 1 -lvl 7 -x 1970 -y 680 -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 20L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L
preplace inst data_sink_1 -pg 1 -lvl 7 -x 1970 -y 540 -defaultsOSRD -pinDir AXIS_RX left -pinY AXIS_RX 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir data right -pinBusY data 0R
preplace inst axis_pingpong -pg 1 -lvl 6 -x 1630 -y 500 -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT1 right -pinY AXIS_OUT1 0R -pinDir AXIS_OUT2 right -pinY AXIS_OUT2 40R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace netloc axi_uart_interrupt 1 3 2 850 560 1230J
preplace netloc clk_in1_0_1 1 0 1 NJ 420
preplace netloc ext_reset_in_0_1 1 0 2 NJ 480 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 5 590 580 NJ 580 1190 610 1470 620 1810
preplace netloc system_clock_clk_100mhz 1 1 6 220 560 610 480 870 600 1210 590 1490 600 1790
preplace netloc system_reset_interconnect_aresetn 1 2 2 N 500 NJ
preplace netloc axi_gpio_inputs_GPIO 1 5 3 NJ 60 N 60 NJ
preplace netloc axi_gpio_outputs_GPIO 1 5 3 NJ 200 N 200 NJ
preplace netloc axi_interconnect_M00_AXI 1 4 1 1150 60n
preplace netloc axi_interconnect_M01_AXI 1 4 1 1170 200n
preplace netloc axi_uart_UART 1 5 3 NJ 340 N 340 NJ
preplace netloc axi_uart_bridge_0_M_AXI 1 3 1 N 400
preplace netloc axi_uart_bridge_0_M_UART 1 3 2 N 340 NJ
preplace netloc axi_interconnect_M02_AXI 1 4 1 N 500
preplace netloc simframe_AXIS_OUT1 1 5 1 N 500
preplace netloc axis_pingpong_AXIS_OUT1 1 6 1 1830 400n
preplace netloc axis_pingpong_AXIS_OUT2 1 6 1 1770 540n
levelinfo -pg 1 0 120 410 730 1010 1350 1630 1970 2130
pagesize -pg 1 -db -bbox -sgen -150 0 2250 800
",
   "No Loops_ScaleFactor":"0.657465",
   "No Loops_TopLeft":"-141,-207",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"4"
}
