{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693852156580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 15:29:16 2023 " "Processing started: Mon Sep  4 15:29:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693852156582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../fpga/add_sub_sat.sv --source=../fpga/bakery.sv --source=../fpga/baking_pan.sv --source=../fpga/conveyor.sv --source=../fpga/cover.sv --source=../fpga/d7s.sv --source=../fpga/every.sv --source=../fpga/feeder.sv --source=../fpga/pressure.sv --source=../fpga/top_level.sv --source=../fpga/water.sv Example-Project " "Command: quartus_map --read_settings_files=on --source=../fpga/add_sub_sat.sv --source=../fpga/bakery.sv --source=../fpga/baking_pan.sv --source=../fpga/conveyor.sv --source=../fpga/cover.sv --source=../fpga/d7s.sv --source=../fpga/every.sv --source=../fpga/feeder.sv --source=../fpga/pressure.sv --source=../fpga/top_level.sv --source=../fpga/water.sv Example-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693852156583 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693852156851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/add_sub_sat.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/add_sub_sat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sat " "Found entity 1: add_sub_sat" {  } { { "../fpga/add_sub_sat.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/add_sub_sat.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bakery " "Found entity 1: Bakery" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BakingPan " "Found entity 1: BakingPan" {  } { { "../fpga/baking_pan.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/conveyor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/conveyor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Conveyor " "Found entity 1: Conveyor" {  } { { "../fpga/conveyor.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/conveyor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/cover.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/cover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cover " "Found entity 1: Cover" {  } { { "../fpga/cover.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/cover.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/d7s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/d7s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d7s " "Found entity 1: d7s" {  } { { "../fpga/d7s.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/d7s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Every " "Found entity 1: Every" {  } { { "../fpga/every.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Feeder " "Found entity 1: Feeder" {  } { { "../fpga/feeder.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/pressure.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/pressure.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pressure " "Found entity 1: Pressure" {  } { { "../fpga/pressure.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/pressure.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/water.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/water.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Water " "Found entity 1: Water" {  } { { "../fpga/water.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/water.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693852157026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693852157026 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cover.sv(27) " "Verilog HDL Instantiation warning at cover.sv(27): instance has no name" {  } { { "../fpga/cover.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/cover.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157027 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bakery.sv(36) " "Verilog HDL Instantiation warning at bakery.sv(36): instance has no name" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157027 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pressure.sv(18) " "Verilog HDL Instantiation warning at pressure.sv(18): instance has no name" {  } { { "../fpga/pressure.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/pressure.sv" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157027 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bakery.sv(40) " "Verilog HDL Instantiation warning at bakery.sv(40): instance has no name" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157027 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "water.sv(19) " "Verilog HDL Instantiation warning at water.sv(19): instance has no name" {  } { { "../fpga/water.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/water.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157027 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bakery.sv(44) " "Verilog HDL Instantiation warning at bakery.sv(44): instance has no name" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bakery.sv(49) " "Verilog HDL Instantiation warning at bakery.sv(49): instance has no name" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bakery.sv(50) " "Verilog HDL Instantiation warning at bakery.sv(50): instance has no name" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "baking_pan.sv(15) " "Verilog HDL Instantiation warning at baking_pan.sv(15): instance has no name" {  } { { "../fpga/baking_pan.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "baking_pan.sv(16) " "Verilog HDL Instantiation warning at baking_pan.sv(16): instance has no name" {  } { { "../fpga/baking_pan.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "baking_pan.sv(41) " "Verilog HDL Instantiation warning at baking_pan.sv(41): instance has no name" {  } { { "../fpga/baking_pan.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bakery.sv(89) " "Verilog HDL Instantiation warning at bakery.sv(89): instance has no name" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 89 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157028 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(150) " "Verilog HDL Instantiation warning at top_level.sv(150): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157029 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(151) " "Verilog HDL Instantiation warning at top_level.sv(151): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 151 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157029 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(152) " "Verilog HDL Instantiation warning at top_level.sv(152): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 152 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157029 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(153) " "Verilog HDL Instantiation warning at top_level.sv(153): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 153 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157029 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(224) " "Verilog HDL Instantiation warning at top_level.sv(224): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 224 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157029 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(238) " "Verilog HDL Instantiation warning at top_level.sv(238): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 238 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157029 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(241) " "Verilog HDL Instantiation warning at top_level.sv(241): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 241 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157029 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_level.sv(244) " "Verilog HDL Instantiation warning at top_level.sv(244): instance has no name" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 244 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1693852157030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693852157099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QW0 top_level.sv(145) " "Verilog HDL or VHDL warning at top_level.sv(145): object \"QW0\" assigned a value but never read" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1693852157101 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top_level.sv(165) " "Verilog HDL assignment warning at top_level.sv(165): truncated value with size 32 to match size of target (16)" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157103 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top_level.sv(251) " "Verilog HDL assignment warning at top_level.sv(251): truncated value with size 32 to match size of target (7)" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157104 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top_level.sv(252) " "Verilog HDL assignment warning at top_level.sv(252): truncated value with size 32 to match size of target (7)" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157105 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top_level.sv(253) " "Verilog HDL assignment warning at top_level.sv(253): truncated value with size 32 to match size of target (7)" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157105 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IX0\[7..6\] 0 top_level.sv(110) " "Net \"IX0\[7..6\]\" at top_level.sv(110) has no driver or initial value, using a default initial value '0'" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IX1\[5..3\] 0 top_level.sv(120) " "Net \"IX1\[5..3\]\" at top_level.sv(120) has no driver or initial value, using a default initial value '0'" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 120 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR top_level.sv(10) " "Output port \"DRAM_ADDR\" at top_level.sv(10) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] top_level.sv(58) " "Output port \"LEDG\[8\]\" at top_level.sv(58) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1..0\] top_level.sv(58) " "Output port \"LEDG\[1..0\]\" at top_level.sv(58) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..12\] top_level.sv(59) " "Output port \"LEDR\[15..12\]\" at top_level.sv(59) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..0\] top_level.sv(59) " "Output port \"LEDR\[4..0\]\" at top_level.sv(59) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR top_level.sv(80) " "Output port \"SRAM_ADDR\" at top_level.sv(80) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B top_level.sv(98) " "Output port \"VGA_B\" at top_level.sv(98) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G top_level.sv(101) " "Output port \"VGA_G\" at top_level.sv(101) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157106 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R top_level.sv(103) " "Output port \"VGA_R\" at top_level.sv(103) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD top_level.sv(50) " "Output port \"IRDA_TXD\" at top_level.sv(50) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD top_level.sv(97) " "Output port \"UART_TXD\" at top_level.sv(97) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK top_level.sv(99) " "Output port \"VGA_BLANK\" at top_level.sv(99) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK top_level.sv(100) " "Output port \"VGA_CLK\" at top_level.sv(100) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS top_level.sv(102) " "Output port \"VGA_HS\" at top_level.sv(102) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC top_level.sv(104) " "Output port \"VGA_SYNC\" at top_level.sv(104) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS top_level.sv(106) " "Output port \"VGA_VS\" at top_level.sv(106) has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1693852157107 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Every Every:comb_29 " "Elaborating entity \"Every\" for hierarchy \"Every:comb_29\"" {  } { { "../fpga/top_level.sv" "comb_29" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 every.sv(10) " "Verilog HDL assignment warning at every.sv(10): truncated value with size 32 to match size of target (16)" {  } { { "../fpga/every.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157138 "|top_level|Every:comb_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Every Every:comb_30 " "Elaborating entity \"Every\" for hierarchy \"Every:comb_30\"" {  } { { "../fpga/top_level.sv" "comb_30" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 every.sv(10) " "Verilog HDL assignment warning at every.sv(10): truncated value with size 32 to match size of target (7)" {  } { { "../fpga/every.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157146 "|top_level|Every:comb_30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Every Every:comb_31 " "Elaborating entity \"Every\" for hierarchy \"Every:comb_31\"" {  } { { "../fpga/top_level.sv" "comb_31" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 every.sv(10) " "Verilog HDL assignment warning at every.sv(10): truncated value with size 32 to match size of target (3)" {  } { { "../fpga/every.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157150 "|top_level|Every:comb_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Every Every:comb_32 " "Elaborating entity \"Every\" for hierarchy \"Every:comb_32\"" {  } { { "../fpga/top_level.sv" "comb_32" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 every.sv(10) " "Verilog HDL assignment warning at every.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "../fpga/every.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157155 "|top_level|Every:comb_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bakery Bakery:comb_133 " "Elaborating entity \"Bakery\" for hierarchy \"Bakery:comb_133\"" {  } { { "../fpga/top_level.sv" "comb_133" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157159 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "dirty_water_base bakery.sv(61) " "Verilog HDL warning at bakery.sv(61): assignments to dirty_water_base create a combinational loop" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 61 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1693852157160 "|top_level|Bakery:comb_133"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakery.sv(70) " "Verilog HDL assignment warning at bakery.sv(70): truncated value with size 32 to match size of target (4)" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157160 "|top_level|Bakery:comb_133"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakery.sv(74) " "Verilog HDL assignment warning at bakery.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "../fpga/bakery.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157161 "|top_level|Bakery:comb_133"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cover Bakery:comb_133\|Cover:comb_3 " "Elaborating entity \"Cover\" for hierarchy \"Bakery:comb_133\|Cover:comb_3\"" {  } { { "../fpga/bakery.sv" "comb_3" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cover.sv(22) " "Verilog HDL assignment warning at cover.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "../fpga/cover.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/cover.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157170 "|top_level|Bakery:comb_133|Cover:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sat Bakery:comb_133\|Cover:comb_3\|add_sub_sat:comb_13 " "Elaborating entity \"add_sub_sat\" for hierarchy \"Bakery:comb_133\|Cover:comb_3\|add_sub_sat:comb_13\"" {  } { { "../fpga/cover.sv" "comb_13" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/cover.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 add_sub_sat.sv(13) " "Verilog HDL assignment warning at add_sub_sat.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "../fpga/add_sub_sat.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/add_sub_sat.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157177 "|top_level|Bakery:comb_133|Cover:comb_3|add_sub_sat:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pressure Bakery:comb_133\|Pressure:comb_4 " "Elaborating entity \"Pressure\" for hierarchy \"Bakery:comb_133\|Pressure:comb_4\"" {  } { { "../fpga/bakery.sv" "comb_4" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pressure.sv(21) " "Verilog HDL assignment warning at pressure.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "../fpga/pressure.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/pressure.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157183 "|top_level|Bakery:comb_133|Pressure:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Water Bakery:comb_133\|Water:comb_5 " "Elaborating entity \"Water\" for hierarchy \"Bakery:comb_133\|Water:comb_5\"" {  } { { "../fpga/bakery.sv" "comb_5" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Feeder Bakery:comb_133\|Feeder:comb_7 " "Elaborating entity \"Feeder\" for hierarchy \"Bakery:comb_133\|Feeder:comb_7\"" {  } { { "../fpga/bakery.sv" "comb_7" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 feeder.sv(29) " "Verilog HDL assignment warning at feeder.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "../fpga/feeder.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157201 "|top_level|Bakery:comb_133|Feeder:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 feeder.sv(32) " "Verilog HDL assignment warning at feeder.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "../fpga/feeder.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157201 "|top_level|Bakery:comb_133|Feeder:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 feeder.sv(35) " "Verilog HDL assignment warning at feeder.sv(35): truncated value with size 32 to match size of target (7)" {  } { { "../fpga/feeder.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157201 "|top_level|Bakery:comb_133|Feeder:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Feeder Bakery:comb_133\|Feeder:comb_8 " "Elaborating entity \"Feeder\" for hierarchy \"Bakery:comb_133\|Feeder:comb_8\"" {  } { { "../fpga/bakery.sv" "comb_8" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 feeder.sv(29) " "Verilog HDL assignment warning at feeder.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "../fpga/feeder.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157208 "|top_level|Bakery:comb_133|Feeder:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 feeder.sv(32) " "Verilog HDL assignment warning at feeder.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "../fpga/feeder.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157208 "|top_level|Bakery:comb_133|Feeder:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 feeder.sv(35) " "Verilog HDL assignment warning at feeder.sv(35): truncated value with size 32 to match size of target (7)" {  } { { "../fpga/feeder.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/feeder.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157209 "|top_level|Bakery:comb_133|Feeder:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BakingPan Bakery:comb_133\|BakingPan:comb_145 " "Elaborating entity \"BakingPan\" for hierarchy \"Bakery:comb_133\|BakingPan:comb_145\"" {  } { { "../fpga/bakery.sv" "comb_145" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/bakery.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 baking_pan.sv(44) " "Verilog HDL assignment warning at baking_pan.sv(44): truncated value with size 32 to match size of target (16)" {  } { { "../fpga/baking_pan.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157216 "|top_level|Bakery:comb_133|BakingPan:comb_145"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Every Bakery:comb_133\|BakingPan:comb_145\|Every:comb_3 " "Elaborating entity \"Every\" for hierarchy \"Bakery:comb_133\|BakingPan:comb_145\|Every:comb_3\"" {  } { { "../fpga/baking_pan.sv" "comb_3" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 every.sv(10) " "Verilog HDL assignment warning at every.sv(10): truncated value with size 32 to match size of target (2)" {  } { { "../fpga/every.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157225 "|top_level|Bakery:comb_133|BakingPan:comb_145|Every:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Every Bakery:comb_133\|BakingPan:comb_145\|Every:comb_4 " "Elaborating entity \"Every\" for hierarchy \"Bakery:comb_133\|BakingPan:comb_145\|Every:comb_4\"" {  } { { "../fpga/baking_pan.sv" "comb_4" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/baking_pan.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 every.sv(10) " "Verilog HDL assignment warning at every.sv(10): truncated value with size 32 to match size of target (4)" {  } { { "../fpga/every.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/every.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693852157229 "|top_level|Bakery:comb_133|BakingPan:comb_145|Every:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d7s d7s:comb_148 " "Elaborating entity \"d7s\" for hierarchy \"d7s:comb_148\"" {  } { { "../fpga/top_level.sv" "comb_148" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693852157235 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1693852157823 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1693852157839 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1693852157839 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCDAT " "Bidir \"AUD_ADCDAT\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 2 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 3 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACDAT " "Bidir \"AUD_DACDAT\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_XCK " "Bidir \"AUD_XCK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 7 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_BA_0 " "Bidir \"DRAM_BA_0\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_BA_1 " "Bidir \"DRAM_BA_1\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_CAS_N " "Bidir \"DRAM_CAS_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_CKE " "Bidir \"DRAM_CKE\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 14 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_CLK " "Bidir \"DRAM_CLK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 15 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_CS_N " "Bidir \"DRAM_CS_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 16 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 17 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_LDQM " "Bidir \"DRAM_LDQM\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 18 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_RAS_N " "Bidir \"DRAM_RAS_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 19 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_UDQM " "Bidir \"DRAM_UDQM\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 20 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_WE_N " "Bidir \"DRAM_WE_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_CLK " "Bidir \"ENET_CLK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 22 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_CMD " "Bidir \"ENET_CMD\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_CS_N " "Bidir \"ENET_CS_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_INT " "Bidir \"ENET_INT\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_RD_N " "Bidir \"ENET_RD_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 27 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_RST_N " "Bidir \"ENET_RST_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 28 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_WR_N " "Bidir \"ENET_WR_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 29 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[0\] " "Bidir \"FL_ADDR\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[1\] " "Bidir \"FL_ADDR\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[2\] " "Bidir \"FL_ADDR\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[3\] " "Bidir \"FL_ADDR\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[4\] " "Bidir \"FL_ADDR\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[5\] " "Bidir \"FL_ADDR\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[6\] " "Bidir \"FL_ADDR\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[7\] " "Bidir \"FL_ADDR\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[8\] " "Bidir \"FL_ADDR\[8\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[9\] " "Bidir \"FL_ADDR\[9\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[10\] " "Bidir \"FL_ADDR\[10\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[11\] " "Bidir \"FL_ADDR\[11\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[12\] " "Bidir \"FL_ADDR\[12\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[13\] " "Bidir \"FL_ADDR\[13\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[14\] " "Bidir \"FL_ADDR\[14\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[15\] " "Bidir \"FL_ADDR\[15\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[16\] " "Bidir \"FL_ADDR\[16\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[17\] " "Bidir \"FL_ADDR\[17\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[18\] " "Bidir \"FL_ADDR\[18\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[19\] " "Bidir \"FL_ADDR\[19\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[20\] " "Bidir \"FL_ADDR\[20\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_ADDR\[21\] " "Bidir \"FL_ADDR\[21\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 31 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_CE_N " "Bidir \"FL_CE_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 33 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_OE_N " "Bidir \"FL_OE_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 34 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_RST_N " "Bidir \"FL_RST_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 35 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_WE_N " "Bidir \"FL_WE_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 37 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SCLK " "Bidir \"I2C_SCLK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_BLON " "Bidir \"LCD_BLON\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 52 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_EN " "Bidir \"LCD_EN\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_ON " "Bidir \"LCD_ON\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 55 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_RS " "Bidir \"LCD_RS\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_RW " "Bidir \"LCD_RW\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 57 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_ADDR\[0\] " "Bidir \"OTG_ADDR\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_ADDR\[1\] " "Bidir \"OTG_ADDR\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 60 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_CS_N " "Bidir \"OTG_CS_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 61 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DACK0_N " "Bidir \"OTG_DACK0_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 62 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DACK1_N " "Bidir \"OTG_DACK1_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 63 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DREQ0 " "Bidir \"OTG_DREQ0\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DREQ1 " "Bidir \"OTG_DREQ1\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 66 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_INT0 " "Bidir \"OTG_INT0\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 68 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_INT1 " "Bidir \"OTG_INT1\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 70 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_RD_N " "Bidir \"OTG_RD_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 71 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_RST_N " "Bidir \"OTG_RST_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 72 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_WR_N " "Bidir \"OTG_WR_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 73 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 74 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 75 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CLK " "Bidir \"SD_CLK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 76 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 77 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 78 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_CE_N " "Bidir \"SRAM_CE_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 82 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_LB_N " "Bidir \"SRAM_LB_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_OE_N " "Bidir \"SRAM_OE_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 84 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_UB_N " "Bidir \"SRAM_UB_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_WE_N " "Bidir \"SRAM_WE_N\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 86 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TCK " "Bidir \"TCK\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 88 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TCS " "Bidir \"TCS\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[0\] " "Bidir \"TD_DATA\[0\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[1\] " "Bidir \"TD_DATA\[1\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[2\] " "Bidir \"TD_DATA\[2\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[3\] " "Bidir \"TD_DATA\[3\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[4\] " "Bidir \"TD_DATA\[4\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[5\] " "Bidir \"TD_DATA\[5\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[6\] " "Bidir \"TD_DATA\[6\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_DATA\[7\] " "Bidir \"TD_DATA\[7\]\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_HS " "Bidir \"TD_HS\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TDI " "Bidir \"TDI\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 92 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TDO " "Bidir \"TDO\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 93 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_RESET " "Bidir \"TD_RESET\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_VS " "Bidir \"TD_VS\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 95 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "UART_RXD " "Bidir \"UART_RXD\" has no driver" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 96 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1693852157840 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1693852157840 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[0\] GND pin " "The pin \"GPIO_1\[0\]\" is fed by GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1693852157849 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[2\] GND pin " "The pin \"GPIO_1\[2\]\" is fed by GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1693852157849 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1693852157849 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[14\] GND pin " "The pin \"GPIO_1\[14\]\" is fed by GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1693852157849 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[16\] GND pin " "The pin \"GPIO_1\[16\]\" is fed by GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1693852157849 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1693852157849 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158006 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1693852158006 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693852158007 "|top_level|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693852158007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693852158275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693852158512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../fpga/top_level.sv" "" { Text "/home/lucas.hartmann/Documentos/UFPB/Disciplinas/2023.1 - Sistemas a Eventos Discretos/FPGA_OpenPLC_Emulator/fpga/top_level.sv" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693852158689 "|top_level|SW[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1693852158689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "840 " "Implemented 840 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693852158690 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693852158690 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "249 " "Implemented 249 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1693852158690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "415 " "Implemented 415 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693852158690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693852158690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 436 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 436 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693852158712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 15:29:18 2023 " "Processing ended: Mon Sep  4 15:29:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693852158712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693852158712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693852158712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693852158712 ""}
