Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 12:14:49 2024
| Host         : LAPTOP-O3BSDE06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (155)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (155)
--------------------------------
 There are 155 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.399        0.000                      0                  304        0.030        0.000                      0                  304       15.000        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          
sysclk                             {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       35.430        0.000                      0                  296        0.211        0.000                      0                  296       19.500        0.000                       0                   157  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                              15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         35.399        0.000                      0                  296        0.211        0.000                      0                  296       19.500        0.000                       0                   157  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       35.399        0.000                      0                  296        0.030        0.000                      0                  296  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         35.399        0.000                      0                  296        0.030        0.000                      0                  296  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0         37.853        0.000                      0                    8        0.473        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         37.853        0.000                      0                    8        0.293        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       37.853        0.000                      0                    8        0.293        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1       37.883        0.000                      0                    8        0.473        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.150    38.934    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.505    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.150    38.934    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.505    design_1_i/top_0/U0/display_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.150    38.934    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.505    design_1_i/top_0/U0/display_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.150    38.934    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.505    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.430ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.150    38.934    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.505    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.505    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.430    

Slack (MET) :             35.483ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.150    38.936    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.412    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.483    

Slack (MET) :             35.483ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.150    38.936    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.412    design_1_i/top_0/U0/display_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.483    

Slack (MET) :             35.483ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.150    38.936    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.412    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.483    

Slack (MET) :             35.483ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.150    38.936    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.412    design_1_i/top_0/U0/display_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.483    

Slack (MET) :             35.483ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.150    38.936    
    SLICE_X96Y61         FDRE (Setup_fdre_C_R)       -0.524    38.412    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.334    design_1_i/top_0/U0/cnt_dis/second_value[5]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)        -0.002    -0.545    design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.500%)  route 0.169ns (54.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.269    design_1_i/top_0/U0/cnt_dis/second_value[12]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.063    -0.480    design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.218%)  route 0.171ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[4]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.059    -0.484    design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.602    -0.581    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y64         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.440 r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.270    design_1_i/top_0/U0/cnt_dis/first_value[12]
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/C
                         clock pessimism              0.255    -0.563    
    SLICE_X93Y61         FDRE (Hold_fdre_C_D)         0.075    -0.488    design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y60         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.170    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.872    -0.820    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X92Y62         FDRE (Hold_fdre_C_D)         0.059    -0.486    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.415 f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/Q
                         net (fo=13, routed)          0.130    -0.285    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
    SLICE_X91Y61         LUT3 (Prop_lut3_I1_O)        0.049    -0.236 r  design_1_i/top_0/U0/cnt_dis/cnt2/second_value[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/top_0/U0/cnt_dis/cnt2_n_9
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X91Y61         FDSE (Hold_fdse_C_D)         0.107    -0.459    design_1_i/top_0/U0/cnt_dis/second_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/srow_reg[4]/Q
                         net (fo=2, routed)           0.185    -0.253    design_1_i/top_0/U0/row[4]
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                         clock pessimism              0.275    -0.543    
    SLICE_X99Y62         FDRE (Hold_fdre_C_D)         0.066    -0.477    design_1_i/top_0/U0/srow_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.875%)  route 0.188ns (57.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X99Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/srow_reg[2]/Q
                         net (fo=2, routed)           0.188    -0.250    design_1_i/top_0/U0/row[2]
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.871    -0.821    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X97Y65         FDRE (Hold_fdre_C_D)         0.070    -0.476    design_1_i/top_0/U0/srow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X97Y62         FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/time_from_start_reg[3]/Q
                         net (fo=10, routed)          0.174    -0.264    design_1_i/top_0/U0/time_from_start[3]
    SLICE_X96Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/top_0/U0/display_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/top_0/U0/display_buffer[7]_i_1_n_0
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.873    -0.819    design_1_i/top_0/U0/clk
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
                         clock pessimism              0.253    -0.566    
    SLICE_X96Y62         FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/top_0/U0/display_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.377%)  route 0.211ns (52.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/Q
                         net (fo=1, routed)           0.211    -0.227    design_1_i/top_0/U0/cnt_dis/screen_value[46]
    SLICE_X96Y61         LUT2 (Prop_lut2_I1_O)        0.049    -0.178 r  design_1_i/top_0/U0/cnt_dis/display_buffer[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/top_0/U0/cnt_dis_n_13
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.875    -0.817    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
                         clock pessimism              0.275    -0.542    
    SLICE_X96Y61         FDSE (Hold_fdse_C_D)         0.131    -0.411    design_1_i/top_0/U0/display_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y61     design_1_i/top_0/U0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y61     design_1_i/top_0/U0/cnt_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDRE (Setup_fdre_C_R)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.334    design_1_i/top_0/U0/cnt_dis/second_value[5]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)        -0.002    -0.545    design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.500%)  route 0.169ns (54.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.269    design_1_i/top_0/U0/cnt_dis/second_value[12]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.063    -0.480    design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.218%)  route 0.171ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[4]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.059    -0.484    design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.602    -0.581    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y64         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.440 r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.270    design_1_i/top_0/U0/cnt_dis/first_value[12]
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/C
                         clock pessimism              0.255    -0.563    
    SLICE_X93Y61         FDRE (Hold_fdre_C_D)         0.075    -0.488    design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y60         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.170    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.872    -0.820    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X92Y62         FDRE (Hold_fdre_C_D)         0.059    -0.486    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.415 f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/Q
                         net (fo=13, routed)          0.130    -0.285    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
    SLICE_X91Y61         LUT3 (Prop_lut3_I1_O)        0.049    -0.236 r  design_1_i/top_0/U0/cnt_dis/cnt2/second_value[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/top_0/U0/cnt_dis/cnt2_n_9
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X91Y61         FDSE (Hold_fdse_C_D)         0.107    -0.459    design_1_i/top_0/U0/cnt_dis/second_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/srow_reg[4]/Q
                         net (fo=2, routed)           0.185    -0.253    design_1_i/top_0/U0/row[4]
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                         clock pessimism              0.275    -0.543    
    SLICE_X99Y62         FDRE (Hold_fdre_C_D)         0.066    -0.477    design_1_i/top_0/U0/srow_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.875%)  route 0.188ns (57.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X99Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/srow_reg[2]/Q
                         net (fo=2, routed)           0.188    -0.250    design_1_i/top_0/U0/row[2]
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.871    -0.821    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
                         clock pessimism              0.275    -0.546    
    SLICE_X97Y65         FDRE (Hold_fdre_C_D)         0.070    -0.476    design_1_i/top_0/U0/srow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X97Y62         FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/time_from_start_reg[3]/Q
                         net (fo=10, routed)          0.174    -0.264    design_1_i/top_0/U0/time_from_start[3]
    SLICE_X96Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/top_0/U0/display_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/top_0/U0/display_buffer[7]_i_1_n_0
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.873    -0.819    design_1_i/top_0/U0/clk
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
                         clock pessimism              0.253    -0.566    
    SLICE_X96Y62         FDRE (Hold_fdre_C_D)         0.120    -0.446    design_1_i/top_0/U0/display_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.377%)  route 0.211ns (52.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/Q
                         net (fo=1, routed)           0.211    -0.227    design_1_i/top_0/U0/cnt_dis/screen_value[46]
    SLICE_X96Y61         LUT2 (Prop_lut2_I1_O)        0.049    -0.178 r  design_1_i/top_0/U0/cnt_dis/display_buffer[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/top_0/U0/cnt_dis_n_13
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.875    -0.817    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
                         clock pessimism              0.275    -0.542    
    SLICE_X96Y61         FDSE (Hold_fdse_C_D)         0.131    -0.411    design_1_i/top_0/U0/display_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y61     design_1_i/top_0/U0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y61     design_1_i/top_0/U0/cnt_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X95Y64     design_1_i/top_0/U0/cnt_dis_enable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y62     design_1_i/top_0/U0/cnt_dis_rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X99Y61     design_1_i/top_0/U0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X98Y60     design_1_i/top_0/U0/cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDRE (Setup_fdre_C_R)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.334    design_1_i/top_0/U0/cnt_dis/second_value[5]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)        -0.002    -0.364    design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.500%)  route 0.169ns (54.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.269    design_1_i/top_0/U0/cnt_dis/second_value[12]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.063    -0.299    design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.218%)  route 0.171ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[4]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.059    -0.303    design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.602    -0.581    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y64         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.440 r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.270    design_1_i/top_0/U0/cnt_dis/first_value[12]
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/C
                         clock pessimism              0.255    -0.563    
                         clock uncertainty            0.180    -0.382    
    SLICE_X93Y61         FDRE (Hold_fdre_C_D)         0.075    -0.307    design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y60         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.170    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.872    -0.820    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.180    -0.364    
    SLICE_X92Y62         FDRE (Hold_fdre_C_D)         0.059    -0.305    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.415 f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/Q
                         net (fo=13, routed)          0.130    -0.285    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
    SLICE_X91Y61         LUT3 (Prop_lut3_I1_O)        0.049    -0.236 r  design_1_i/top_0/U0/cnt_dis/cnt2/second_value[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/top_0/U0/cnt_dis/cnt2_n_9
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.180    -0.385    
    SLICE_X91Y61         FDSE (Hold_fdse_C_D)         0.107    -0.278    design_1_i/top_0/U0/cnt_dis/second_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/srow_reg[4]/Q
                         net (fo=2, routed)           0.185    -0.253    design_1_i/top_0/U0/row[4]
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X99Y62         FDRE (Hold_fdre_C_D)         0.066    -0.296    design_1_i/top_0/U0/srow_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.875%)  route 0.188ns (57.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X99Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/srow_reg[2]/Q
                         net (fo=2, routed)           0.188    -0.250    design_1_i/top_0/U0/row[2]
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.871    -0.821    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.180    -0.365    
    SLICE_X97Y65         FDRE (Hold_fdre_C_D)         0.070    -0.295    design_1_i/top_0/U0/srow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X97Y62         FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/time_from_start_reg[3]/Q
                         net (fo=10, routed)          0.174    -0.264    design_1_i/top_0/U0/time_from_start[3]
    SLICE_X96Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/top_0/U0/display_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/top_0/U0/display_buffer[7]_i_1_n_0
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.873    -0.819    design_1_i/top_0/U0/clk
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
                         clock pessimism              0.253    -0.566    
                         clock uncertainty            0.180    -0.385    
    SLICE_X96Y62         FDRE (Hold_fdre_C_D)         0.120    -0.265    design_1_i/top_0/U0/display_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.377%)  route 0.211ns (52.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/Q
                         net (fo=1, routed)           0.211    -0.227    design_1_i/top_0/U0/cnt_dis/screen_value[46]
    SLICE_X96Y61         LUT2 (Prop_lut2_I1_O)        0.049    -0.178 r  design_1_i/top_0/U0/cnt_dis/display_buffer[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/top_0/U0/cnt_dis_n_13
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.875    -0.817    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
                         clock pessimism              0.275    -0.542    
                         clock uncertainty            0.180    -0.361    
    SLICE_X96Y61         FDSE (Hold_fdse_C_D)         0.131    -0.230    design_1_i/top_0/U0/display_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[29]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDSE (Setup_fdse_C_S)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[61]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[61]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[62]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.890ns (22.674%)  route 3.035ns (77.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.792     3.076    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.603    38.509    design_1_i/top_0/U0/clk
    SLICE_X95Y63         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[63]/C
                         clock pessimism              0.576    39.084    
                         clock uncertainty           -0.180    38.904    
    SLICE_X95Y63         FDRE (Setup_fdre_C_R)       -0.429    38.475    design_1_i/top_0/U0/display_buffer_reg[63]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[11]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[12]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[13]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[14]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDSE (Setup_fdse_C_S)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    

Slack (MET) :             35.452ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.890ns (23.550%)  route 2.889ns (76.450%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.783    -0.850    design_1_i/top_0/U0/clk
    SLICE_X98Y59         FDRE                                         r  design_1_i/top_0/U0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.332 r  design_1_i/top_0/U0/cnt_reg[8]/Q
                         net (fo=2, routed)           1.105     0.774    design_1_i/top_0/U0/cnt[8]
    SLICE_X99Y59         LUT4 (Prop_lut4_I0_O)        0.124     0.898 f  design_1_i/top_0/U0/srow[7]_i_3/O
                         net (fo=1, routed)           0.433     1.331    design_1_i/top_0/U0/srow[7]_i_3_n_0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.455 f  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=3, routed)           0.705     2.160    design_1_i/top_0/U0/srow[7]_i_2_n_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124     2.284 r  design_1_i/top_0/U0/display_buffer[63]_i_1/O
                         net (fo=25, routed)          0.646     2.930    design_1_i/top_0/U0/display_buffer[63]_i_1_n_0
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.605    38.511    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.576    39.086    
                         clock uncertainty           -0.180    38.906    
    SLICE_X96Y61         FDRE (Setup_fdre_C_R)       -0.524    38.382    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         38.382    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                 35.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.128    -0.451 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.334    design_1_i/top_0/U0/cnt_dis/second_value[5]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)        -0.002    -0.364    design_1_i/top_0/U0/cnt_dis/screen_value_reg[13]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.500%)  route 0.169ns (54.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.269    design_1_i/top_0/U0/cnt_dis/second_value[12]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.063    -0.299    design_1_i/top_0/U0/cnt_dis/screen_value_reg[20]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.218%)  route 0.171ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y61         FDSE (Prop_fdse_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[4]
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.059    -0.303    design_1_i/top_0/U0/cnt_dis/screen_value_reg[12]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.602    -0.581    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y64         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDSE (Prop_fdse_C_Q)         0.141    -0.440 r  design_1_i/top_0/U0/cnt_dis/first_value_reg[12]/Q
                         net (fo=1, routed)           0.170    -0.270    design_1_i/top_0/U0/cnt_dis/first_value[12]
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]/C
                         clock pessimism              0.255    -0.563    
                         clock uncertainty            0.180    -0.382    
    SLICE_X93Y61         FDRE (Hold_fdre_C_D)         0.075    -0.307    design_1_i/top_0/U0/cnt_dis/screen_value_reg[52]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y60         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[23]/Q
                         net (fo=1, routed)           0.170    -0.267    design_1_i/top_0/U0/cnt_dis/second_value[23]
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.872    -0.820    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X92Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]/C
                         clock pessimism              0.275    -0.545    
                         clock uncertainty            0.180    -0.364    
    SLICE_X92Y62         FDRE (Hold_fdre_C_D)         0.059    -0.305    design_1_i/top_0/U0/cnt_dis/screen_value_reg[31]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.213ns (62.175%)  route 0.130ns (37.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.415 f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/Q
                         net (fo=13, routed)          0.130    -0.285    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
    SLICE_X91Y61         LUT3 (Prop_lut3_I1_O)        0.049    -0.236 r  design_1_i/top_0/U0/cnt_dis/cnt2/second_value[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/top_0/U0/cnt_dis/cnt2_n_9
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X91Y61         FDSE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[6]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.180    -0.385    
    SLICE_X91Y61         FDSE (Hold_fdse_C_D)         0.107    -0.278    design_1_i/top_0/U0/cnt_dis/second_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.194%)  route 0.185ns (56.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/srow_reg[4]/Q
                         net (fo=2, routed)           0.185    -0.253    design_1_i/top_0/U0/row[4]
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X99Y62         FDRE (Hold_fdre_C_D)         0.066    -0.296    design_1_i/top_0/U0/srow_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/srow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/srow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.875%)  route 0.188ns (57.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X99Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/srow_reg[2]/Q
                         net (fo=2, routed)           0.188    -0.250    design_1_i/top_0/U0/row[2]
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.871    -0.821    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]/C
                         clock pessimism              0.275    -0.546    
                         clock uncertainty            0.180    -0.365    
    SLICE_X97Y65         FDRE (Hold_fdre_C_D)         0.070    -0.295    design_1_i/top_0/U0/srow_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/time_from_start_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X97Y62         FDRE                                         r  design_1_i/top_0/U0/time_from_start_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/time_from_start_reg[3]/Q
                         net (fo=10, routed)          0.174    -0.264    design_1_i/top_0/U0/time_from_start[3]
    SLICE_X96Y62         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/top_0/U0/display_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/top_0/U0/display_buffer[7]_i_1_n_0
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.873    -0.819    design_1_i/top_0/U0/clk
    SLICE_X96Y62         FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[7]/C
                         clock pessimism              0.253    -0.566    
                         clock uncertainty            0.180    -0.385    
    SLICE_X96Y62         FDRE (Hold_fdre_C_D)         0.120    -0.265    design_1_i/top_0/U0/display_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.190ns (47.377%)  route 0.211ns (52.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X93Y61         FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[46]/Q
                         net (fo=1, routed)           0.211    -0.227    design_1_i/top_0/U0/cnt_dis/screen_value[46]
    SLICE_X96Y61         LUT2 (Prop_lut2_I1_O)        0.049    -0.178 r  design_1_i/top_0/U0/cnt_dis/display_buffer[46]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/top_0/U0/cnt_dis_n_13
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.875    -0.817    design_1_i/top_0/U0/clk
    SLICE_X96Y61         FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[46]/C
                         clock pessimism              0.275    -0.542    
                         clock uncertainty            0.180    -0.361    
    SLICE_X96Y61         FDSE (Hold_fdse_C_D)         0.131    -0.230    design_1_i/top_0/U0/display_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.853ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X93Y65         FDCE (Recov_fdce_C_CLR)     -0.405    38.496    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.853    

Slack (MET) :             37.897ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.361    38.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.897    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.582    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.582    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             38.131ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.361    38.542    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.131    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X93Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.853ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X93Y65         FDCE (Recov_fdce_C_CLR)     -0.405    38.496    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.853    

Slack (MET) :             37.897ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.361    38.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.897    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.582    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.582    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             38.131ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.361    38.542    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.131    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.433    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.433    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.433    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X93Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.853ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X93Y65         FDCE (Recov_fdce_C_CLR)     -0.405    38.496    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.853    

Slack (MET) :             37.897ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.361    38.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.540    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.897    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.582    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             37.939ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.180    38.901    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.582    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.582    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.939    

Slack (MET) :             38.131ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.361    38.542    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.542    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.131    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    

Slack (MET) :             38.173ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.180    38.903    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.584    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.543    
                         clock uncertainty            0.180    -0.362    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.429    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.433    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.433    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.433    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.547    
                         clock uncertainty            0.180    -0.366    
    SLICE_X93Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.883ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.150    38.931    
    SLICE_X93Y65         FDCE (Recov_fdce_C_CLR)     -0.405    38.526    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.526    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.883    

Slack (MET) :             37.927ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.150    38.931    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.361    38.570    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.927    

Slack (MET) :             37.969ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.150    38.931    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.612    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.969    

Slack (MET) :             37.969ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.654%)  route 0.977ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.977     0.643    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.600    38.506    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.081    
                         clock uncertainty           -0.150    38.931    
    SLICE_X92Y65         FDCE (Recov_fdce_C_CLR)     -0.319    38.612    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                 37.969    

Slack (MET) :             38.162ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.150    38.933    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.361    38.572    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.162    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.150    38.933    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.614    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.150    38.933    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.614    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.204    

Slack (MET) :             38.204ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.041%)  route 0.744ns (58.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.334 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.744     0.411    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.602    38.508    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.576    39.083    
                         clock uncertainty           -0.150    38.933    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    38.614    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 38.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.175%)  route 0.277ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.277    -0.137    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X90Y61         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.874    -0.818    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X90Y61         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.543    
    SLICE_X90Y61         FDCE (Remov_fdce_C_CLR)     -0.067    -0.610    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X92Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X92Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X92Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.884%)  route 0.385ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X98Y62         FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.414 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.385    -0.029    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X93Y65         FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.870    -0.822    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X93Y65         FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.275    -0.547    
    SLICE_X93Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.639    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.610    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.379ns  (logic 4.038ns (38.907%)  route 6.341ns (61.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.782    -0.851    design_1_i/top_0/U0/clk
    SLICE_X96Y60         FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           6.341     6.008    lopt_2
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.529 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.529    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 4.089ns (40.906%)  route 5.907ns (59.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.779    -0.854    design_1_i/top_0/U0/clk
    SLICE_X96Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           5.907     5.571    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571     9.142 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.142    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 4.039ns (40.520%)  route 5.930ns (59.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X97Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           5.930     5.534    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583     9.117 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.117    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.962ns  (logic 4.056ns (40.716%)  route 5.906ns (59.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           5.906     5.511    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600     9.111 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.111    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.936ns  (logic 4.071ns (40.975%)  route 5.865ns (59.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.782    -0.851    design_1_i/top_0/U0/clk
    SLICE_X96Y60         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.865     5.532    lopt_5
    Y6                   OBUF (Prop_obuf_I_O)         3.553     9.086 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.086    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 4.084ns (41.741%)  route 5.701ns (58.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           5.701     5.305    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628     8.933 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.933    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 4.077ns (41.738%)  route 5.691ns (58.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.691     5.295    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.621     8.916 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.916    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 4.045ns (47.334%)  route 4.501ns (52.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.779    -0.854    design_1_i/top_0/U0/clk
    SLICE_X96Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           4.501     4.165    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     7.692 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.692    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 4.042ns (48.453%)  route 4.300ns (51.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.776    -0.857    design_1_i/top_0/U0/clk
    SLICE_X96Y66         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           4.300     3.961    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     7.486 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.486    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 3.988ns (48.213%)  route 4.284ns (51.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.779    -0.854    design_1_i/top_0/U0/clk
    SLICE_X97Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           4.284     3.886    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         3.532     7.418 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.418    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.421ns (72.046%)  route 0.551ns (27.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X99Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.551     0.114    lopt_3
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.393 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.393    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.387ns (68.064%)  route 0.651ns (31.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.651     0.214    lopt_7
    W18                  OBUF (Prop_obuf_I_O)         1.246     1.460 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.460    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.383ns (67.583%)  route 0.664ns (32.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.664     0.227    lopt_4
    W19                  OBUF (Prop_obuf_I_O)         1.242     1.469 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.469    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.438ns (70.073%)  route 0.614ns (29.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X98Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.614     0.199    lopt_9
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.473 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.473    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.463ns (62.419%)  route 0.881ns (37.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.881     0.442    lopt_6
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.763 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.763    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.488ns (62.978%)  route 0.875ns (37.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X98Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.875     0.460    lopt_8
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.784 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.784    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.374ns (48.266%)  route 1.473ns (51.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           1.473     1.034    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     2.267 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.267    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.389ns (48.513%)  route 1.474ns (51.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.602    -0.581    design_1_i/top_0/U0/clk
    SLICE_X96Y66         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           1.474     1.057    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         1.225     2.282 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.282    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.392ns (47.222%)  route 1.556ns (52.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X96Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           1.556     1.140    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         1.228     2.368 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.368    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.722ns  (logic 1.462ns (39.279%)  route 2.260ns (60.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.260     1.823    lopt
    V7                   OBUF (Prop_obuf_I_O)         1.321     3.144 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.144    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.379ns  (logic 4.038ns (38.907%)  route 6.341ns (61.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.782    -0.851    design_1_i/top_0/U0/clk
    SLICE_X96Y60         FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           6.341     6.008    lopt_2
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.529 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.529    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 4.089ns (40.906%)  route 5.907ns (59.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.779    -0.854    design_1_i/top_0/U0/clk
    SLICE_X96Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           5.907     5.571    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571     9.142 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.142    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.969ns  (logic 4.039ns (40.520%)  route 5.930ns (59.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X97Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           5.930     5.534    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583     9.117 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.117    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.962ns  (logic 4.056ns (40.716%)  route 5.906ns (59.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           5.906     5.511    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600     9.111 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.111    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.936ns  (logic 4.071ns (40.975%)  route 5.865ns (59.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.782    -0.851    design_1_i/top_0/U0/clk
    SLICE_X96Y60         FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.333 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.865     5.532    lopt_5
    Y6                   OBUF (Prop_obuf_I_O)         3.553     9.086 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.086    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 4.084ns (41.741%)  route 5.701ns (58.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           5.701     5.305    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628     8.933 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.933    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.768ns  (logic 4.077ns (41.738%)  route 5.691ns (58.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.781    -0.852    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.691     5.295    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.621     8.916 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.916    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 4.045ns (47.334%)  route 4.501ns (52.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.779    -0.854    design_1_i/top_0/U0/clk
    SLICE_X96Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.336 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           4.501     4.165    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     7.692 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.692    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 4.042ns (48.453%)  route 4.300ns (51.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.776    -0.857    design_1_i/top_0/U0/clk
    SLICE_X96Y66         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           4.300     3.961    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     7.486 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.486    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.272ns  (logic 3.988ns (48.213%)  route 4.284ns (51.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.779    -0.854    design_1_i/top_0/U0/clk
    SLICE_X97Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           4.284     3.886    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         3.532     7.418 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.418    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.421ns (72.046%)  route 0.551ns (27.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X99Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.551     0.114    lopt_3
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.393 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.393    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.387ns (68.064%)  route 0.651ns (31.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.651     0.214    lopt_7
    W18                  OBUF (Prop_obuf_I_O)         1.246     1.460 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.460    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.383ns (67.583%)  route 0.664ns (32.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X99Y62         FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.664     0.227    lopt_4
    W19                  OBUF (Prop_obuf_I_O)         1.242     1.469 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.469    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.438ns (70.073%)  route 0.614ns (29.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X98Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.614     0.199    lopt_9
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.473 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.473    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.463ns (62.419%)  route 0.881ns (37.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.881     0.442    lopt_6
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.763 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.763    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.488ns (62.978%)  route 0.875ns (37.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.604    -0.579    design_1_i/top_0/U0/clk
    SLICE_X98Y65         FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.875     0.460    lopt_8
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.784 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.784    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.374ns (48.266%)  route 1.473ns (51.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X97Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           1.473     1.034    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     2.267 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.267    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.863ns  (logic 1.389ns (48.513%)  route 1.474ns (51.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.602    -0.581    design_1_i/top_0/U0/clk
    SLICE_X96Y66         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           1.474     1.057    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         1.225     2.282 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.282    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.392ns (47.222%)  route 1.556ns (52.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.603    -0.580    design_1_i/top_0/U0/clk
    SLICE_X96Y63         FDRE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           1.556     1.140    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         1.228     2.368 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.368    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.722ns  (logic 1.462ns (39.279%)  route 2.260ns (60.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.605    -0.578    design_1_i/top_0/U0/clk
    SLICE_X95Y61         FDRE                                         r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_1_i/top_0/U0/scol_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.260     1.823    lopt
    V7                   OBUF (Prop_obuf_I_O)         1.321     3.144 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.144    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





