============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:53:59 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    sng_multi
      ctr
        countval_reg[3]/CLK                               0             0 R 
        countval_reg[3]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs111/A                                          +0     115   
        drc_bufs111/Y         BUFX2             5 13.3   17   +44     159 F 
      ctr/countval[3] 
      g356/A                                                   +0     159   
      g356/Y                  INVX1             2  5.0    0   +12     172 R 
      g350/A                                                   +0     172   
      g350/Y                  OR2X1             2  5.0   36   +47     219 R 
      g347/C                                                   +0     219   
      g347/Y                  NAND3X1           1  1.5   15   +15     234 F 
      drc_bufs362/A                                            +0     234   
      drc_bufs362/Y           BUFX2             1  1.9    2   +34     267 F 
      g339/C                                                   +0     267   
      g339/Y                  OAI21X1           1  2.4   43   +16     284 R 
      g333/B                                                   +0     284   
      g333/Y                  OR2X1             1  2.4   20   +52     335 R 
    sng_multi/sn_out[1] 
    g4/B                                                       +0     335   
    g4/Y                      OR2X1             1  2.3   22   +50     385 R 
  genblk1[0].genblk1.sng/sn_out 
  g16/B                                                        +0     385   
  g16/Y                       AND2X1            9 36.4  195  +147     532 R 
  stoch2bin/en 
    g3/A                                                       +0     532   
    g3/Y                      AND2X1            1  5.4   47   +39     571 R 
    g253/A                                                     +0     571   
    g253/Y                    XOR2X1            1  2.0   42   +37     608 R 
    countval_reg[8]/D         DFFSR                            +0     608   
    countval_reg[8]/CLK       setup                       0   +84     692 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4258ps 
Start-point  : TOP/genblk1[0].genblk1.sng/sng_multi/ctr/countval_reg[3]/CLK
End-point    : TOP/stoch2bin/countval_reg[8]/D
