<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de io_qspi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/io_qspi.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : IO_QSPI</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_IO_QSPI_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_IO_QSPI_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : IO_QSPI_USBPHY_DP_STATUS</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7635f82706f465643cd78ea37744098">   17</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ebfe56eaaaa08bf74fdba4e9a95a3fe">   18</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacf6c12e383e8d4d034d957a66dcf4ab">   19</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb7df4133657104c52c6b9a8ffba3a17">   23</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b1f68d21b6d0bb0500745d7eb9509aa">   24</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10caf493b70a36c561d5c98572f4e5b0">   25</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a516073621fc1f9538ad3fd6bc995112a">   26</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad544967c73ebfdcf08d2814505d671e8">   27</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21016d5bf90f5bde3f3b9af35d83ee40">   32</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0adeb1a47cd995a133771ed3de02fdcd">   33</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa85b29f470b00fdb32d9835cfb6cc4f9">   34</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94c5e5ac324523722ccfac3185e1ad39">   35</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc36c9c026fc77eda61b7545283add98">   36</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3df42e43d455b649d79b81c7ea613708">   40</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5337864861826e1ce3f7062df6af0a67">   41</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada1ce0cf324e87c420ca9cbb816a47ba">   42</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42c221e982cc6aa32a5a64b563cee6b0">   43</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78993ec19458027d2599e5e70e1d724e">   44</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69379b33a590885831fb75fd11e1e1f3">   48</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fd5ad3b688d6608201edae1c4df9993">   49</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23b8e23fc9a576791c06a0ea77d5c25d">   50</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae24961ea504d77f1391e6aa94c8de9e6">   51</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad86b99cdd126d651ec49814f09fe5e94">   52</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">// Register    : IO_QSPI_USBPHY_DP_CTRL</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefda6550e8451adf35f2fe920f4987ce">   55</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7fe2c52c250a28d132d6a0b65733c16">   56</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85dceed457b9b4b1e2b232f213ba1f0f">   57</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4fdc0dac31c3ab9f1880d9f56e64277">   64</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a99b40644a3eafcbb7da28b73297056e9">   65</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac56390d7429449f1a3ae990e39519cde">   66</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9212c2a9f5c452e4a61ce209d8eb8ab8">   67</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa53b322920170b314d1a8a99d45e7b34">   68</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f99e3270288dd9521ac5356bc3cd09b">   69</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab681363a89f8b7051cb00b921ed59ed3">   70</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af429b830c33aed17073ce96e594c2205">   71</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16b2fb537bfdbe01df1dc04e4b417c3a">   72</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_CTRL_INOVER</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0a589f011fe046bb75f5a884d5f288e">   79</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b3c97a5cfe6a31eadfbcdc7e59c6c65">   80</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a384f771f6e035f4732402b77e7f8ad22">   81</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f57db500e3c0691357ee44158102485">   82</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24a6e73a2332f8cb6ef656390475deb7">   83</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf6796c2c860ba367b812d80e19a8eeb">   84</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4dae39827a2e803489afb012e56032b5">   85</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34260167daea91c7f969c963de17119e">   86</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3b9ea0b490c7e31ff6c79c2ba2c8114">   87</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_CTRL_OEOVER</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d68561549a3ca8fc3983347fcf132d2">   94</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae8d8ad6acfcf500896f24d90e86e906">   95</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9269817bd0a5b0f503898868d7aeec1">   96</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e9da67d52b7d008bff4308a70c3fec9">   97</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2ff9c35d24afa032c3501e35201a1ef5">   98</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c829177f7b866790c5a2fe2eb51a1b2">   99</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09c772e9ba2f287ebda89a236e6f5efe">  100</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a090fa885ee59c6f5e90ba203908ed576">  101</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24c04f700d21b44882ce3655e4897d4b">  102</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a49d072cef4b3ba9d4328c3c746b67a">  109</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9570f5a52dea3b6b99b7f09a5f3398c3">  110</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad33fff8007a16ba2fa96cd75655f7b2f">  111</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af36fa3f361adc4c68869940bbee03c8f">  112</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d9491f09ff9054bc56b47bbe6cb564">  113</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aceca3ce0e9cb19a9bda7d967ca2e8208">  114</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a115ecb945a4f5c7fad1f53c65e31d2d0">  115</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa70ef5a55da2a4746d2c4e9db6e1c3ad">  116</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1d5821c4cf90234c65b10a9f07df9c8">  117</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// Field       : IO_QSPI_USBPHY_DP_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//               0x02 -&gt; uart1_tx</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">//               0x03 -&gt; i2c0_sda</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//               0x05 -&gt; siob_proc_56</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a761f257f3004ee46f13fffbe5f304313">  126</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fc2c7ebae83a2880801fa5e19cbd343">  127</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04ca02e0630addc3a44ec5b6da908a3a">  128</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a740a033f2a178d84461da5093928f733">  129</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad94f7170f141c0bb086ad1d56c264e3b">  130</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5db101239c908b5674789c46ac952d7a">  131</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x02)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90c9f287f98f633d939c2efc1adc3982">  132</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b21706af07ce57551fd2354dab515b1">  133</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_SIOB_PROC_56 _u(0x05)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7e72a4d489ed7f17a593816486fda97">  134</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// Register    : IO_QSPI_USBPHY_DM_STATUS</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a506703542f53c073a476691bd537f5ab">  137</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc2cc006885f047ece524d6996d99445">  138</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49ab1527191b07d016cd2e76a4c9a5b4">  139</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b7fa0999142ad186ac790b3cac9901e">  143</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b6bdb0a6ea6d26fadbadc7bee7e40c2">  144</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92875126be323acd63e6aeea1e2006d7">  145</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76fc606f2187de174c2c7b57b6e94b4d">  146</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9185b0d095af57a8125fc2a5976d981">  147</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3adc3b5b8c9e3f130eaeaecfc384afcf">  152</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed930b513b8fb176246045e105c1b203">  153</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2aa3a317037fc839db5ceb6c9aa4ef5">  154</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2c8897fee6d8af04f12a5769ada16382">  155</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f3b3b85203eae5c2ddd186c74d3656a">  156</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5da9c2dbb269f59e6bf9d45cbd58e1ab">  160</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5478d75d9feaf48befbd81afa1f8345">  161</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2ffe424b298a4649acf5d9199c018cb4">  162</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abcc3df8f699d2891d54c4d88b7b3b98d">  163</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd63a8426f99cc4396a37c76e1c3feec">  164</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24fd4d5107bb6c44856d555dd93fc012">  168</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a864c8c53d8e0e76e04447aff21ee0c9e">  169</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4738d0ab8944a12f201f133493a832b4">  170</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9bcf901ebb7e08cf20fdb18f96af29b8">  171</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1cf9273eb4fb1e965cd49a21144e8ea">  172</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">// Register    : IO_QSPI_USBPHY_DM_CTRL</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2cf67b45224114d5fcd52f601558a58e">  175</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a657e6a4036361771e4bbc414a84ecef3">  176</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa844c767e7ebde8956c258b8d9eba6fd">  177</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15d5ab2285cbd57e1db39c57f876f6b0">  184</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d5b4fb4596f266d7b16723931fb340f">  185</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e168f8225197cfee758aa9acfa8c20e">  186</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f9bf1232812eb806d878544c07da2e3">  187</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae284c1733aff1c6e78de60935757e350">  188</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82c8c6b84abd5347e460ca84034f08f1">  189</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67c408d4491d264571ab93159b1b301d">  190</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa4f0deb9e176061d0c2a2bef06cd9411">  191</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7715c521a28a910a734c89f413a0e0d8">  192</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_CTRL_INOVER</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40b502873834dbc5f3c638a2db31c2f5">  199</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5018d25ff6d5a347a84f72975a1df099">  200</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51df1669d0f5e1bea15fc4d2dd9c5b8e">  201</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab787ac90f41ec94c2cf3d721d7c0336b">  202</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8eeac3b927ea008a849c234dbe06696">  203</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bdd3b91fd44442c3b36c862e10b0d08">  204</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac352a2b7730f292475fd96f4487a1b8b">  205</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a8d039595619432d90dc6f5c976cbe5">  206</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6016e21d7077592c1a18a48883ae493">  207</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_CTRL_OEOVER</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d1f9c60fef7213116422bacc5264426">  214</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a5fb3689c98f468a8747f5d719765fa">  215</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1db38113a4465417de543d10fa2747f1">  216</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0be63ba0312d6b314ded7fc3ca60f3a3">  217</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a420088e5046ec5a76d8b4544f7eeec3d">  218</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59780919922f34a54c1e055f2d4a3ee9">  219</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa547d2820d0e68f8d96193c20d3a6718">  220</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb71e6fd99348b36b548a4ff3a821e51">  221</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1de8fe7aef0b7fb3d5bf124c841f0344">  222</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43a457df017fd84f264327a079772ccd">  229</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefca4518216d8cc135d9c1000a2fcfd6">  230</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c465fcb2db4282200a5e9bb2ca38781">  231</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00c4f1004fdde4d19b5489c30db270e3">  232</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1fc0b81d95d7d1c2ec9788c2256bc89a">  233</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf7dcf77577a4f05544a41de160c8192">  234</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c7d23209fd9756ae3eaf852eff7be39">  235</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb4ba1331261cc9dd41fb516f25b755e">  236</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdd52eb8f409ee1bb2b32af5c14d385e">  237</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">// Field       : IO_QSPI_USBPHY_DM_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">//               0x02 -&gt; uart1_rx</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">//               0x03 -&gt; i2c0_scl</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">//               0x05 -&gt; siob_proc_57</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92e328b8b392489fa04b24304a649b38">  246</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af88f41ee92adebff1c2e77b5959dc1d7">  247</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad99b214fddfbbeecdff6ef4c18a6c9eb">  248</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb0e87513e4cb505d602a5e2dc0d1df4">  249</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad399c82f757de678c17cbca7c762a45f">  250</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2cd4b5e74c7b98d11367dfdc79fd32a7">  251</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x02)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51664266ce9fa76e8464d9853976acd4">  252</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13c9efdce35691992a9918a245feb2ce">  253</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_SIOB_PROC_57 _u(0x05)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a955509494971a85212d2af945fef2818">  254</a></span><span class="preprocessor">#define IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SCLK_STATUS</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92426dd4d5bea40618f6bea6190d75de">  257</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5eb29dc8026c8a454e0dcf9ca40acb03">  258</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f92b63a61c1b45dc1cc4c1cced9589f">  259</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a004d6e28dfd4d2902b14729671ae093d">  263</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7393e7ea0850d00670c75d1e3a9f105">  264</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90ac3bc59adba819b6d6665912a5d5e1">  265</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5769dfcc1e0768b757f736107615e27">  266</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a95cd073d7ffff2658707cbbcb89243">  267</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac48e7141dfb0bb4ff9d9f34700bc14f9">  272</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a099b16bb2c58dc8210a3ce77df28f62b">  273</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0340105abb5826dec14f581a5334c4b3">  274</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bdaa923e5c9f4e3a2b855d1a26c9073">  275</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc614d9d9f4d6d86c47822f4d83119ed">  276</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5dc1e41177ef21d7976f336ae6fe610">  280</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12a7d4e269f01b6bd16a47485e8d48c5">  281</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad06459de9d7086cc0e09d16417c93bfb">  282</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abec8307a5acb17a09102bedd80b5eff1">  283</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9c6dc958c3e20b1f129bbccfb20384e">  284</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4789f70336a3e7d56daab150d996a8fe">  288</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f8ab4d4a59c613aaead0d195102ef1e">  289</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04a6eff8abcd1c83973f3bf48f21289a">  290</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b2489db4ea2128d91b0b37eeb20c7fe">  291</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb4b8e2d85693d837cfd3e49e9fa0c84">  292</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SCLK_CTRL</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7dc86cacf7edc8872c4b2e3fbb9495b5">  295</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae854b349872fd2be3d77300e0b45ea0e">  296</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18b299ce117f40831b020b8ce89d86f1">  297</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b5bde6ac6898bc7517729bb7b3adc93">  304</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a977f146a021aef57a754128dfbc5b503">  305</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19ac89593f2f39834f5abdabdd2cf8f3">  306</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acdc42210638d478c45d7dd4767c3911b">  307</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abcfd0e4f89ec9955f6dcbfb07685cdff">  308</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7359f5c7e5a05e8cc39de44df03a56d6">  309</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b6c3cfae1927464c435ed2b4de5fa71">  310</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac566f8ad3d398793180370e50258f3af">  311</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a145da17f4071a8aaaf4ac9bc9f9cc00c">  312</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aede834006e988303d403a9b0aea7725c">  319</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72f6f3c6ee6740ac464cf0e42a3fede9">  320</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad97abdd396c442980a1f5ad4a28beb79">  321</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1339ecc6125d663e9b2bab881382f26">  322</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b3ae8236070edcd8fcd1afa8da0dcbc">  323</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4e40da06f35749f48f8f1a7881d0b58">  324</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5cb3b2b5d02f9ee681e510ec227e1e74">  325</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bce11039bd8ec77d425f21e1c51fe62">  326</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42bdfec3b070397f733da3d67294b980">  327</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d61bbd94dd5e23e99453d3016d1ba57">  334</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80659999b507039d058730469e964d3c">  335</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a25ed31efcb74d63f17262268ad700c78">  336</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af580afbb695323594efc42dc6e27cd23">  337</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0417f4da30d9c325bb43a3b90ebd9d2e">  338</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa53937c4ad312ae473f895b301342144">  339</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5d7071e0d3ccd8c8f1a11162e68fb26e">  340</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a744ee7f8460068978c494348ccddb294">  341</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95743b4a28019b6e04cecab2837654e3">  342</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fed787dd296925ecbcc0c213711858a">  349</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a399b4db7d58b065edf0cbfcb540c2eaf">  350</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6953cfc8b75a85e646d514e21d157fc3">  351</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a409f2752244f599bc0dc15ebc9c845f3">  352</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a228adc0e04a5933a3f92f72cad07ac57">  353</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdefdec73fc98f455043ec75e11b0106">  354</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad95bd3ab864badff87a568f6d8486d6d">  355</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a231d07ed0e4405d25e526629bb8e8c5f">  356</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1f7bf06536a0021e98d4316407ee490">  357</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">//               0x00 -&gt; xip_sclk</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">//               0x02 -&gt; uart1_cts</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">//               0x03 -&gt; i2c1_sda</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//               0x05 -&gt; siob_proc_58</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//               0x0b -&gt; uart1_tx</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1aa109b0c56a911a1261d26b0dfa59b">  368</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a532343de8e164ccdb52aacfb16f05594">  369</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f43af695ae8542a6e32e81c29396bc3">  370</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaecbb8ffa253df287e0abe262f61d6d6">  371</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa396d65c94340f1114c5111fdb0da508">  372</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b0454290ee69f814e8a59500ce223bf">  373</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_XIP_SCLK _u(0x00)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1cc32f9ed36a51b9dc5779b24807bac9">  374</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_CTS _u(0x02)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59ce142c2805704aa56d586e522c65bc">  375</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac601fde2fc1b7c5e27b8a87878bb9ff6">  376</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_SIOB_PROC_58 _u(0x05)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8184d1ecf01575dde616ff75d4c6388">  377</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_TX _u(0x0b)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d90da168047186a6a06c27bdd0bede">  378</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SS_STATUS</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd71f70b70c4f9a2d75e3c5c23d7f71">  381</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad89925d0081376a3086d1b37c913cac2">  382</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa517d6690b242cb27dbe41ffeb824c31">  383</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4cbde00dfb4b888eb282e4466f9cdf6c">  387</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af11f95db281e5e952a85c5fa92d4b8d4">  388</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a860020e1379840d40958fe40a9780e61">  389</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7da373d197ac75f7508f580689bfe6b7">  390</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7653f6d8e6d9192853af3ccc5d9274b5">  391</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d1266ddd8f411e58e0617c8650c7a22">  396</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e8dd8aac42bda9db7a3f8b62592df39">  397</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c52fb67b162c1f8d5e886172f0ffb02">  398</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b287bb1679307d4989dbd9ff53991b0">  399</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa358c50683d6a07b8e168f139a021476">  400</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf54e51c9bd049eb0d2241c536bad32b">  404</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a71e8e1b8ff3df4ff120ce5ab8154ea53">  405</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1303bb06b8e2d03a0b4625753048eea">  406</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d7daf6d3cd0c2d7b6c78bf5af6a599">  407</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a44f5a2eaa785f4ee4eae210ec038918c">  408</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace00b8738a9346306b94b36f023f3942">  412</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41d2802988bb5f1f9dc4b5e1a333866c">  413</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adacf43769b11b07e22cee5b05110250c">  414</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0c05506d7234b6656fc346e87594e21">  415</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad77a8bcff1dbf5bf58694ad84ecacd04">  416</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SS_CTRL</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf42eecb1e401462e2bc712430a8dcbd">  419</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55ac4d41555db58a554955db0ef1a7df">  420</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac796bbb08b4f4843ea96aba2a57a1a9c">  421</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad723c26d373a7877d597d0614234475c">  428</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cfdb1025fcafc244d228be95b9b26ed">  429</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78768ad4e50d7b674a08adbbafcdbb11">  430</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9e38c69542deb9d1f256b0e8f595f1b0">  431</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab76be78ce83695899d950a94c2d58cfd">  432</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add8e1751a3626b544095513b23310766">  433</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98302f51c894eea6fc362cebdd802126">  434</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aad7765ae81468812019013bb56b76c2f">  435</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55ef7028e97191e3e84766bee1e5a3ad">  436</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9a2e6cc8552b46a420051f08d4754b3">  443</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a720772a9751099c82013b04d853745dc">  444</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1654bed29a1dee9ed8aafbeb24639004">  445</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a710e533ac6473bfebb06ea6009d09e30">  446</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8337e5c68933cb319b9bf9a859c902bb">  447</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abfa0e75923808acfff51d820f5851ce3">  448</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abe244b6a2e1261e22c498a3f963cb5ab">  449</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73725c9dbae5c96b6621345068858b69">  450</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7c9329c9ce530c3e6a228fcd1e80eca0">  451</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aced6e388765c270abdef88a5c910326d">  458</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ea58823b7397e87cd1cab1a620adbbc">  459</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab5631cdaec8aae7761ec48de457e6ef8">  460</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a009ba5ba106a696dfbbdd6e5a11f68af">  461</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43f1fa8dfd57d801df41d0dc4783875f">  462</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae094a9597bd612ffd4180f336615f3dd">  463</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2621b28c62e8a0c985994d078ee647b">  464</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36041a349226d80b5761e8dc78ca3a0e">  465</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bb6a594a384617e8245f02c7d11b06e">  466</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad870fa5d3816bdff847cb8cdc66e2036">  473</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa050db8a874850fbee1291417b5e142f">  474</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03162e16af623195c8195bb242280d28">  475</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9abd4e15adbcb430a1645487f1c4b857">  476</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a264061ac3eede7b729f088e774c86ed6">  477</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d05cb0b95a2d77b8f84206517167123">  478</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6753c01ae92694bb5a2c8c98187eacd5">  479</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac73edc8bf5647027dac2ff37bfca9198">  480</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdf060ef44d246b8a97603900c047ab8">  481</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//               0x00 -&gt; xip_ss_n_0</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">//               0x02 -&gt; uart1_rts</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">//               0x03 -&gt; i2c1_scl</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">//               0x05 -&gt; siob_proc_59</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">//               0x0b -&gt; uart1_rx</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4206f0f0329ec47942909d531ac2c388">  492</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab339fa4317acd2ed27f8d1c43f9a2d55">  493</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acdebe9b20a6015667c0a45037911db10">  494</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6ab5bc6ae3a2e0a67682c0f1a2c23a9">  495</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc01feecd7e87e6fd69c26580342fa5f">  496</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a926c0ff33c165edc58d5d4bfb00b60da">  497</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_XIP_SS_N_0 _u(0x00)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae57536b6648a28888d0f9160879ebdc3">  498</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RTS _u(0x02)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13cfb3bd403d2b6811c25c93f03ae545">  499</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba78a7b3daf9540e80fed7f25b8873e3">  500</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_SIOB_PROC_59 _u(0x05)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae41d5df17a1a64f487c591349ef92986">  501</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RX _u(0x0b)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5256f431798d0156c4a5999eef45324e">  502</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD0_STATUS</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e45bc92de4d383edc8eaf88b751e595">  505</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d53e8d9696d7d53d77285b1396e7635">  506</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33dbd02ac966b28ddc9ec488bf4aaf66">  507</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a561fac3b005d138591defaa172deb5c5">  511</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7323446fbfc79a034dda729b2346d203">  512</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94a0ce531ce4170a418c882f3e840f91">  513</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad811c5eaa68d814042121b5c0b7a44b7">  514</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a8fd68efa08ae77b4b49ac106ef93d8">  515</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ca0674c931f09bae9643333f7767cf5">  520</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa196973c0e68e9b1b61d3f949b3a40a7">  521</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a267e82de54cbf4d1655093347585fef7">  522</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50a7dfe4726402047c01422236f01296">  523</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c1a5908aa932a137d85f42359586fa5">  524</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa01c0ebe56305994cd300b748a3a2e08">  528</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec9f991cf18a03baae6a8cc07c5c0e84">  529</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab595bdfa6ff150a86cb322b19693f958">  530</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b4e76030fbdcb288f9556044d072345">  531</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3689a6ff5585936b98281b6ff182e15">  532</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42c34f794b427f0b12b517ff7198ef95">  536</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a74934b0b08d0177fb88cbfc77099e563">  537</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49ef13e150c5eace8d7bb321973cc776">  538</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae292e1cd0799f80a40889931e7d52614">  539</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4e5e75cdd4b42e7714690c9730e1141">  540</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD0_CTRL</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59fdf3400113fa139dadc3ce8e056800">  543</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42d60e07ea115b477c12086cfefda8db">  544</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a269d6160cb234b61e04fb80e06d003df">  545</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a05de51425c03df4d2fc05c4a7c260dda">  552</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03abd1629fe63ef478db7b096e3a9e70">  553</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5d1aa95d84586b23caf934b956ba766">  554</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8dfd25eb5f7007cb28b84854567214a3">  555</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a4fb14bbd974bab1896a7002bce2bc6">  556</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56d2be239c714789a2d89b76eea27982">  557</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85a99a49c735784cc1c81b6a6b2bfb48">  558</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae26ff624a79c62bef9c3ed0f81cf4b46">  559</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa21c3f80f6fc70b1b8b78bb6200836b">  560</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada77d6ff9b17a6a9b753669f29a6bd8c">  567</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52a8bc404375ec09a6f9d5d030335f23">  568</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc2cd4ca32d65a78632d5462106f1384">  569</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a3e39fb3c8a68acd9c1f33d8dad66ea">  570</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad87a6195960aa7a5152c194d5a1db0ab">  571</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ac1e49141c508c6f45359138c07814f">  572</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73f11c70bda558d841b7f1fa7c181b84">  573</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afcdbf4c673647c1d975b498a83b121ea">  574</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affbe6484e6bed2ba9de99dedcda9a123">  575</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae99f548583d0be90bc1a2bac2dc3e7b3">  582</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a88d0ad2544f1f5d44602ad15f3bcb553">  583</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ab867cf78ca60b1a9d7872e934f25f8">  584</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#addcf1765904be7636472d21239738fb5">  585</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a621ce9694fb146355de1890ac386d682">  586</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a580442ddc5c6219e9f66b6e111df66df">  587</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af90ade6d145aefdde75a9a5e052282e9">  588</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0124e18c5a498f70469a82219c42ae52">  589</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60c0e9af052c206e74e514228462d3e5">  590</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5de861b34f57ead3f87f9c2f1fd047c3">  597</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab24e372702b9dfe1de1e079337591ca1">  598</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4c78eed47f2dec3c881d66a0844cd28">  599</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7954363aff76b75f60b16c9b10cedb1">  600</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0892890ec18ada00fd25451366621f99">  601</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab290d0e433ca2288ab3dc258d6b88422">  602</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56f4c33fa454d701c42ccbb203d06c43">  603</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3effca6f22c2bc7e234334b4696e3b8">  604</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b5c8bc6bcf6cdeaaae17da77c315c9f">  605</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">//               0x00 -&gt; xip_sd0</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">//               0x02 -&gt; uart0_tx</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">//               0x03 -&gt; i2c0_sda</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">//               0x05 -&gt; siob_proc_60</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2795442858698ca0ee60b6cd436351c">  615</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a471d2c0da93da2110d9d11c65d842c9d">  616</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6c2ce5bc6488c8a4008a37f7adc799b">  617</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3128009a20ea63cfd6bf21825332a339">  618</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa90a9231dc1e7e6051915cf841e3fc52">  619</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e99418499f17ab3930f5516cf0e21d9">  620</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_XIP_SD0 _u(0x00)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac291d864cba37f4f14ed0faeda34f350">  621</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x02)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafc16ee4ea73516cca031795e8a78136">  622</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_I2C0_SDA _u(0x03)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2eab29fcc5c0e67b3a68dfe6bb7aea2d">  623</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_SIOB_PROC_60 _u(0x05)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b8382757ded88892b4e451de4ee6b84">  624</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD1_STATUS</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8709de75d2c32975970b7933322c796f">  627</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e50d427418030b9d07f58e97a2ad3c8">  628</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33cf396e4f9c1579897a6b70824dab26">  629</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a07d6f77e83dd39f98574de43c290a9f1">  633</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bfb15dca340b72734e11441e3d3c763">  634</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09eea4cef59e40fb14d349f06d4fbb1d">  635</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a576003e9357efe8be33abb6105fabddd">  636</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9e9a32758d91de95194d9c9a313ed4be">  637</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5ba5b6ca945d3da623e05f189275f0f">  642</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9125fb9d709768e630f449959d8c9d36">  643</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc024df98181658aed574aad53ed24cc">  644</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a906d87f23cff2f4ad656067118c9f747">  645</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38cf0d2e14dc3f36fd32d0ba7e6a7104">  646</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77d3043002852a3f4bef2cc392094369">  650</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8312ff3caeda5651836fa0c22cda1b7b">  651</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a018f65dc0f79065601357c680422d6d7">  652</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fc305b1b41b142a398fe0241886216c">  653</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afafa6ba025c6357a49e8241987f5f6a7">  654</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70ec0de2420bb3b3b0946e36420bb809">  658</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1371b9a798c78fef46ad7328183360bc">  659</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0af4fbcdb310f1bad552b4372a215242">  660</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cf640a5ca7a87ec217908a9784e91de">  661</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acceb40da901d1fe9ec2665df1f5beeb4">  662</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD1_CTRL</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc36674647524696051e0d62ff40d1e1">  665</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a402aa37dbb940d4ba84f09a3cb397b83">  666</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ab4ca6cfb4e45df70b2ee48ac209e6a">  667</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6dcc535b730425e706eff4810744b27">  674</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af05974cf44bdddf80c0309eecc61ff52">  675</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2570c2a3d8f1f778d2472e202ba51170">  676</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42645985aecea5604274c8d4b094f227">  677</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4016d67cef7f97f04b518e0fe845eb06">  678</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93dddcf1aa79db665ec42192a3de5e7d">  679</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3cade515eba49ae05a191f9781cf449f">  680</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a99f9ed296d40c7cdff758fc7768627">  681</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34f26a3087083045600035e947ddd7ac">  682</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5731359c0873b7988f0f82d94197d585">  689</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4a492aa1d3deddad002f5715fd65353">  690</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a64d65eddf69da81f90d941f3efc783b0">  691</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ea8f2dbcbdb87294ab27fd73f980147">  692</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06e97b3f03f314acd108d3222e319dfa">  693</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a9f6d1cac2a926daee686071907b3a3">  694</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21961e96572fc1284fedde7a6578f7c6">  695</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23553474e37300d37b8ab6724b57bd78">  696</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8995501e8ff562620e957c314a05948a">  697</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae083ed4bb6340cef87ac679f1fc7fcc0">  704</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca580b4b5f0a898cd5c20db7fb98f165">  705</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a233169bb22c1fb6486e6c18a5965b96e">  706</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32b1098ca7dac6cac8b487deb3e69e6c">  707</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa407d7cbd6773bffc2f85f5484dfac30">  708</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab045ddf85b1b91d7c96c21c10a8ebdb2">  709</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa43219d4219d5d8bf3cada6bdc4505a2">  710</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc40638d6a761fdadaf6a4ba3e397271">  711</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9227ca3d6c21380f40ab6b81ff63898d">  712</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5ef5d2f9e776067081da6ab0fca8868">  719</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9335692a5a2709e81a6f724b4e1822b3">  720</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5dd419de0dee2ef4a76b72215ac33cdb">  721</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa409df76bb917b37b653d94b254cea4d">  722</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af28c25656663f887e1a34d481e75d7df">  723</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad14bc7e4efd505f1e1d83b1784accd6f">  724</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a400852252bcd299e53ac6285e6ccec33">  725</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3926c451fe0569a1b20b80415ef5caa1">  726</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a483551bd128f850f43131062500d9c16">  727</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">//               0x00 -&gt; xip_sd1</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">//               0x02 -&gt; uart0_rx</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">//               0x03 -&gt; i2c0_scl</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">//               0x05 -&gt; siob_proc_61</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a190648b857f989d8ecd80b8a1177bf22">  737</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36db7147ae49610d4f4f1eefda32507d">  738</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac05c776a63b6b8433d2fdeeee1c50a82">  739</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3baf49ca66b76cd63b250e2cd84e7387">  740</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a8fd5122f0db0e63f75c1864433e41a">  741</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b83c75bcbe935f82686e8fc34c5dfed">  742</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_XIP_SD1 _u(0x00)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76dcaa784af7b62f38df3a7e588216fe">  743</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x02)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa82edbbe714968d4fe981b4f7dc280e8">  744</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_I2C0_SCL _u(0x03)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c034f5fa6317a3c173cccb345c5a298">  745</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_SIOB_PROC_61 _u(0x05)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6d0dfad63d96feb4b19a1adea464428e">  746</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD2_STATUS</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82c66d998b428d14793b9e8a100d7d15">  749</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a7d6419168b249f0945b27de3885085">  750</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add1df7c2496bc7a4712e9d7568b0bf93">  751</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a37c825d1c900f8ed1e52b5170b4a362d">  755</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a633d1a1565d2bc26c27ccf8d8989bfae">  756</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eaad0b25829ef49e67ce6a54c39d052">  757</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aebac98472981ac9d4c3e307004ee9cf1">  758</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14761161375dd8604f062b3bf8b5cdb9">  759</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a114afa5bfae27a48436b97bee0c0a2">  764</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad8cb5bdcf824538158d148fb24778890">  765</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae76d05fd276323bfb40d48f1aac87a86">  766</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a339242c0a4a303f3eada844731c59e85">  767</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56b90a7f1c114e58c6340ac9cdbb7eb2">  768</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb62d319df0b1eb14183e94a59888830">  772</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7930ac418c1f4b296310d8951328efd2">  773</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f5d13bbd330e9811872eb4cdf4ae38c">  774</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3552fac03c3b3196332949e5df48ae0">  775</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac295439921c665d2e8416444bb637024">  776</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d860247f7cee368dccbaebdd0225835">  780</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26993fed31ed3a3b4babf75cecf583ef">  781</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf9a09e2fe74cbafc2536e0640a0c15c">  782</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa62be417c0cbda130d459f4331fe0f6f">  783</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43dda9ab6a70e15813376413a26020fa">  784</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD2_CTRL</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a235dea877a8fa30f402c3be39e3826e5">  787</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5d4a4e43d27ffa5354d2e6a40bba2a8">  788</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a82ad2a08dea6736d4fc11f6e81555a">  789</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e9f46102bf02e81b29ba6774c7e77ac">  796</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa59b5e1a0d849579cc930ee25f6ab4b">  797</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa67979f0b2fd23c399413b5e597036df">  798</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d2d355da9b1651911fe50d942f9113a">  799</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfe582804ff7d15808aac9ca1784c83a">  800</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13059491a1a8110b559128a92910bc4a">  801</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac26529e082493e31e4ace15a7ee6af33">  802</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02274b011ca268529e03ed6a9d099ca5">  803</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfca852396591d04aefcef5f4e673b19">  804</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ccb9d7ee68fd783f0a01f18d88b2c5c">  811</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a047e6e71c0e1acbc7ad2b986b18e3dd7">  812</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f2d9a02ce656975453d0ed88afb5f93">  813</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9443d9449c3dc373646e9338226aa7b5">  814</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd218fbb16516869c29fa3eba89cd2d">  815</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbbdf41c00614ca741ca39dcf4bd5185">  816</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38666bd90333f4ab37830af77de8e941">  817</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a35e48ca921b771b67b97cf1731615d34">  818</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3cc698c1cfa298e4c14f09cb337598a1">  819</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a777eab6d229ea9abb779bc6b09ca7968">  826</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad55e666ff1224b4821e784492d6d3cc9">  827</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65e03a2cebdfd0d3cf24e9a112991c81">  828</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81a9cb9dbe77b9368132c11c125a519d">  829</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7699c7d2c2197ce1a69f38d39df8cc24">  830</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ec54fa9fb38ea31c414c566b802c408">  831</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85296fd81e2d26c2ef8e1d50852ad9e1">  832</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee2ad20bb66f494430873b503cade0df">  833</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a366b83cf4340ee0899285a220c0d1e54">  834</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51fa585df055d8768514f1629ebb1088">  841</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16ff8818ac7d111fdde6d6340591ca41">  842</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3bd0e6935f604406b518f7ed92ea834e">  843</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac01df2eb7ce76480c690ad812a5cf7d0">  844</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb9e44e16db1001912fa23fbeb28b1a7">  845</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20a0984836811b932697620303afe965">  846</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3c2ac4fe7daad2003b5b0373f69c297">  847</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a241c3e70b7d4c9f36f37682bb4eb2524">  848</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa613c6af7d6466dbb0615137934d4e11">  849</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">//               0x00 -&gt; xip_sd2</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">//               0x02 -&gt; uart0_cts</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">//               0x03 -&gt; i2c1_sda</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">//               0x05 -&gt; siob_proc_62</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">//               0x0b -&gt; uart0_tx</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7e33bbc993fcf682d945eb4a8e01856">  860</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa78bfb1034e3f2ca99e0816b536c0356">  861</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca5020079c60fe6e4a3a29a91c22d7f7">  862</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab198db129d89a0d506ca7e682b452aac">  863</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae137f76ccd064a50c5fc33aa0db57bca">  864</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3804c3939326e8bd99e00d9c284983f">  865</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_XIP_SD2 _u(0x00)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73f24b78b5e2f24d2e04dd21e293b41f">  866</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_CTS _u(0x02)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a39bef953cf3f8d42647583d9f0926a">  867</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_I2C1_SDA _u(0x03)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad00bed219d7abbcbecd89f3afea3bd6f">  868</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_SIOB_PROC_62 _u(0x05)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af136b4f365812a330feffb5e1be42479">  869</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_TX _u(0x0b)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a031178627e7002d27b716515523cc9">  870</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD3_STATUS</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a239965aeae81caf9b312a0cc34b84477">  873</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a683d232f9997ef4a03442dd2d0b09889">  874</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_BITS   _u(0x04022200)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f120690be5aa41a3eec7e854c6654ed">  875</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">// Description : interrupt to processors, after override is applied</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed5fc7add9f085e436a0517e8f8028ae">  879</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad63a7a1fe370bf17e4b54bbe12289ee2">  880</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a79b1800853738da011a3921d3fa092">  881</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_MSB    _u(26)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84fce5ee5c2d067121f086fffca65b4b">  882</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_LSB    _u(26)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae42011eece0c6e357220e4d839ed1471">  883</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">// Description : input signal from pad, before filtering and override are</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">//               applied</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab125eeeffe2e40c5821b83f516353e39">  888</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a818a714ef8a55487371eca6254bebae1">  889</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5120c8cc3c25434437b958b843c6f063">  890</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_MSB    _u(17)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e7a92f80212d80a7162eb5fe080079d">  891</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_LSB    _u(17)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78da8fda3a5da5467155660ba720d5e3">  892</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">// Description : output enable to pad after register override is applied</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0dd9f0301d5f921d9e81680d69161039">  896</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb4fe18e5f5721ac3e53936a7a3f2394">  897</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae9eb5fc85b9f8691db9a48674a934d68">  898</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_MSB    _u(13)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b511135dbf7169ade43e677c4bf713d">  899</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_LSB    _u(13)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac89477525fe2c8d4f3efcc0357eca68c">  900</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">// Description : output signal to pad after register override is applied</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c9517e8ef889b52a60eb0971e833476">  904</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abeb97e09bd6a517adace47922922a661">  905</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fa552bf9dbf89a290ebd3e7ad5b5f7a">  906</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_MSB    _u(9)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ee082f1ba850c2609c74a1e2ddac024">  907</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_LSB    _u(9)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70c3de5c4ab686d085ce03c433f7ed89">  908</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">// Register    : IO_QSPI_GPIO_QSPI_SD3_CTRL</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a244d6fbd4b7f33c6f9942252746801a6">  911</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec82b3a7617c0d2540a5e5201dfdd434">  912</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_BITS   _u(0x3003f01f)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a299ef1f94cc947c3d43c96ae1efb703e">  913</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_RESET  _u(0x0000001f)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">//               0x0 -&gt; don&#39;t invert the interrupt</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">//               0x1 -&gt; invert the interrupt</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">//               0x2 -&gt; drive interrupt low</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">//               0x3 -&gt; drive interrupt high</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad78962e06c8d92ecb982afd50e8e1d26">  920</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a845bcc3e4bc3eab64aba17a80d9bf8ba">  921</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_BITS   _u(0x30000000)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab548f4d2097ccd84caaf25c44d4812f4">  922</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_MSB    _u(29)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd1ea37b6ee64498955e099c2042cd4c">  923</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_LSB    _u(28)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ce51eea3485170ea715a02be87f41fc">  924</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e16574345b004e15668caddfeb7752a">  925</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a761ed300949cc251a05b3563196fe643">  926</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d9fe136447b458910d106bb9da583b1">  927</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0faf29a368fe66d81e7dfcaa4f2eea9">  928</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">//               0x0 -&gt; don&#39;t invert the peri input</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">//               0x1 -&gt; invert the peri input</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">//               0x2 -&gt; drive peri input low</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">//               0x3 -&gt; drive peri input high</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad623a7fd12075cbe4a6284aabb3a1b18">  935</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e7bf07a9bc831c720e95bc1372c6554">  936</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_BITS   _u(0x00030000)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af950acd594954306627aed34e0184308">  937</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_MSB    _u(17)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5faab3300416bc087507fae5833f61de">  938</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_LSB    _u(16)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafb70ffa8e28aaac124b5f22ea5fbfc7">  939</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a766a029944b2107b8e7f2a31d642f6fc">  940</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb971088ccd1e93e552febacb24371c2">  941</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9e68556c6ad911033a526427cf56b70">  942</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af8dfc079d128031f1c391c85576d7088">  943</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">//               0x0 -&gt; drive output enable from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">//               0x1 -&gt; drive output enable from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">//               0x2 -&gt; disable output</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">//               0x3 -&gt; enable output</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a074b9c0cfaee59daf5284f5eef9ba341">  950</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36887b319b4d10a44bf83b71035095af">  951</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04f23e519b90630ce66c7baf9e4a8e29">  952</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_MSB    _u(15)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4965eec46262c62838721f3991f3385d">  953</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_LSB    _u(14)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab90e9ced01f38d7ceddf6e536a1f9273">  954</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2a8446a0d8f307d12857c46f8291a52">  955</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f8288cee233f466470f56ec3219db5d">  956</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6dba3a301837f2b7774d6e92096f23e">  957</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_DISABLE _u(0x2)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03d13897791a189c2e00f9e3e6f26128">  958</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_ENABLE _u(0x3)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">//               0x0 -&gt; drive output from peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">//               0x1 -&gt; drive output from inverse of peripheral signal selected by funcsel</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">//               0x2 -&gt; drive output low</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">//               0x3 -&gt; drive output high</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2edf7a4427c0a70abc23bd51f82eb7e6">  965</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7fa8821110e02193747f5501d329d6bf">  966</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_BITS   _u(0x00003000)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b30d7e44bd1bbe1b5455ba0b2f1fe24">  967</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_MSB    _u(13)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d5f5937de52afe75b4cc9218b9ec416">  968</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_LSB    _u(12)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c4639435508f8309abc7fda43d6100c">  969</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac239f77a41203f4860783d61b3370c25">  970</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac38d8ede01dcc56d7ddd963c220ff0ee">  971</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_INVERT _u(0x1)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4384950adedc1c26fa561fe24e3a56c7">  972</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_LOW _u(0x2)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a822d2e1210b7cca45677c7276551ba16">  973</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_HIGH _u(0x3)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment">// Field       : IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">// Description : 0-31 -&gt; selects pin function according to the gpio table</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">//               31 == NULL</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">//               0x00 -&gt; xip_sd3</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">//               0x02 -&gt; uart0_rts</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">//               0x03 -&gt; i2c1_scl</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">//               0x05 -&gt; siob_proc_63</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">//               0x0b -&gt; uart0_rx</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">//               0x1f -&gt; null</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3787ade29c1bd483991760b151189658">  984</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_RESET  _u(0x1f)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98ac9a87ee38b15563c2aa858b0eb3ef">  985</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c56d930ac759452e55633255370fd03">  986</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_MSB    _u(4)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ec921ce6f8dc37cc3cfa942bcc8622c">  987</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_LSB    _u(0)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b7ad3819ed53162f16835ea49bff7f5">  988</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa44dc580625e6939f61c8df797fed179">  989</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_XIP_SD3 _u(0x00)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7f4b8ceae5b91ae71ddd61ac521575c">  990</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RTS _u(0x02)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a37941496f81c1cc863864a78d0f820be">  991</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_I2C1_SCL _u(0x03)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9647847f7a1b40eb52bcd8026cc96ff9">  992</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_SIOB_PROC_63 _u(0x05)</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20dd02f5d7dd2b057f0745f068c6b52f">  993</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RX _u(0x0b)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66e8cf2455303da7b0009ea931aea5a8">  994</a></span><span class="preprocessor">#define IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_NULL _u(0x1f)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">// Register    : IO_QSPI_IRQSUMMARY_PROC0_SECURE</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d6017eba5877e59767d2e246afac281">  997</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_OFFSET _u(0x00000200)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca572ca855a793529273ab7a61f314b5">  998</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeafbd0a3e6e4682d8e08c64ced276121">  999</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49538401b980e044c77b09d143126a2a"> 1002</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70a14af779563538fffcbeca4bac3e20"> 1003</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc442ee3e04f4e119998d6679981895d"> 1004</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_MSB    _u(7)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7547022ca136a581126fabf6e638f936"> 1005</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_LSB    _u(7)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a588783e2ab1618614de303e9a7316e54"> 1006</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93435854aec648705acc24389be9f478"> 1009</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ef0eddbaf10dcf41a9213dd4bda7280"> 1010</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7dbd211c93b326a10004e2f973319b7b"> 1011</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_MSB    _u(6)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6df475d803bb0c096a548eb4a6ad9c1f"> 1012</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_LSB    _u(6)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a190bad405aa886b0df8352ffcf471850"> 1013</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1273c53a53fa2a92e799d7ef34a64955"> 1016</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa51e99c0f6bef973ee30655c0521aa9d"> 1017</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9383f182baf7814d614c3043f1bc7e95"> 1018</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_MSB    _u(5)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4533a04bb433ae1fdd1a30819644b67e"> 1019</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_LSB    _u(5)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7ff4969d9b14a32d3e9164985cbf0db"> 1020</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57bc8754102c9a272e4bfbba70a73457"> 1023</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a756921abc7024022429cd6a87d061b86"> 1024</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49926b607365b55876a4bf51751e08b8"> 1025</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_MSB    _u(4)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1ab43601772e883e19f9b01a24e62fa"> 1026</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_LSB    _u(4)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33a30db75d5e8cbae10f71646246ea2b"> 1027</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5301cafdef370510a74998f0ec071701"> 1030</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4d60856b25c83ed12d178536a1c9fa8"> 1031</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a621dbbfdd4f7f012731a26b85875acbe"> 1032</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_MSB    _u(3)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfb16a1657eafe1460f6bf68f653ac11"> 1033</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_LSB    _u(3)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96db02df12f633213dd06c1b89dc42d5"> 1034</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ab0be93863d8697871a3e2f12e2d76d"> 1037</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abe364d194e631211ff6c5d37417bb7ec"> 1038</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7204778ea7b3770db475bfb79f14b58"> 1039</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_MSB    _u(2)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55f5a77fb74139f58f7251470dfe54d2"> 1040</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_LSB    _u(2)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acca86948df243532e51f47642a9144ec"> 1041</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9e956c6d78e4f7ed6518567d2d51fa48"> 1044</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57392798d878dae0cb6b149031e423cc"> 1045</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7f1adc2788bc61cb5ae6be9ba166867"> 1046</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_MSB    _u(1)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34a860a3734c5c79517dbec1435e7e5e"> 1047</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_LSB    _u(1)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98a8ed74e6d24add16a0cefc05e39e76"> 1048</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3640dbb5f41c1a6008caba161f395a4"> 1051</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01c20251509a2e4ccaa3a16fb6b10f14"> 1052</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13d60e74c5af0c2ae51fc923384dd163"> 1053</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_MSB    _u(0)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a477f01f643a88c8e7aff3545f842353f"> 1054</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_LSB    _u(0)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee5449e905c7787e0f72f17ecf6a3fd3"> 1055</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">// Register    : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5c0e36136d281a6aa349b11df448c4b"> 1058</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_OFFSET _u(0x00000204)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47d980beb4a6b887fbe9087e20761a61"> 1059</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d5054b7c66b4b90b0ea8ed81905127c"> 1060</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0dda9dc6ed80e8880006b70c9adaacb"> 1063</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f1b1c6feb6540a449c43021ddf3a0f0"> 1064</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a275d7dc51e0601f4943be19eda5d9b03"> 1065</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_MSB    _u(7)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21cd86e6610a42eb953fb6cfdc6787ea"> 1066</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_LSB    _u(7)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32d1a528193b7f5d6c14605135f6ccd0"> 1067</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a975c840bf0031e6e30f2b74b322e76"> 1070</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a082c8b9b6a747514b3107a7e325942d7"> 1071</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48fb9138c2db965e1313be033251c21b"> 1072</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_MSB    _u(6)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f118ac9416c44c04376b80099f7dfed"> 1073</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_LSB    _u(6)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75f3e78bd2d1c91b7e13b5c7211ce3f3"> 1074</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a591f17b88546ab9c102d36aedc99a7b1"> 1077</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72d6911a8db21d4a7840934396dab4e4"> 1078</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ab254ddc17038172b341ea1225cf61a"> 1079</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_MSB    _u(5)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48c3c13107d1a7f901cc13901ff7c966"> 1080</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_LSB    _u(5)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93216614e79644ebc9837a12e9b1f55c"> 1081</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8435c43ed833506232521df474c46ed8"> 1084</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fc037a39325d72251f0bc07ef3c07ba"> 1085</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09a5e87d2e60c3ab6093cf8964a8ee04"> 1086</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_MSB    _u(4)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d761544687340c7ea585181ed2d1635"> 1087</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_LSB    _u(4)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77445a2f5aa42ca688362f313f0a79e1"> 1088</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9003c2f67f9595d4aa0b47d503998f7"> 1091</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2eb61689fd2195c3038715368a83a69"> 1092</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a233cc93dd260b089e5b15612206f9418"> 1093</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_MSB    _u(3)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10bae05d25b1391e33859aa7cc35329e"> 1094</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_LSB    _u(3)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4ef0850d99a4e17233a0236ee5ecd8b"> 1095</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a112b7e74ee28992fbc24b25072e1c08a"> 1098</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad043ea09973dbfe7c766153b45ce5adb"> 1099</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13b3cddd4c071c9a2541875595b0f5ad"> 1100</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_MSB    _u(2)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ade26324063868fc15ee584f4bee55327"> 1101</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_LSB    _u(2)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49b03e43e671ff1deda2cd6c09002124"> 1102</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7fb84240250e45a80791bf75597b5324"> 1105</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab126c2dc5fee9378c6e937513c11d3b"> 1106</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac64061b99d0cd8ff8d5c0b9c2d1bddc0"> 1107</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_MSB    _u(1)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32ce7606378891b5ba4d1669dc3e882d"> 1108</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_LSB    _u(1)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66f972bb7e9bdba58c8749ab4f27a59a"> 1109</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a53fbb378b37df1bfada10221b6257354"> 1112</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b9af123c7efbf94071da5527b6c3b7b"> 1113</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae3a311c1dc86ed23ae71ef8b7f62ca17"> 1114</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_MSB    _u(0)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfdca47a230f88acd0ac33ecbcb9fd42"> 1115</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_LSB    _u(0)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace329346dd9643d2eca8dfc566d2be88"> 1116</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">// Register    : IO_QSPI_IRQSUMMARY_PROC1_SECURE</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b6f1841e00ce32eef4d71b0e7e24fce"> 1119</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_OFFSET _u(0x00000208)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef6b12682f80ac69aea0db29adb1a700"> 1120</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a187240b4d979c9a08ae38b0d3617f59b"> 1121</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75286cb49d2705a79d9d7caf38e90a34"> 1124</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9d9484c14803d7346c0a96ede1eeb6a"> 1125</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a522698b784f1a1a3aec749d7800bbae2"> 1126</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_MSB    _u(7)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7d8ef342b90e82484a335ad2c8744ca"> 1127</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_LSB    _u(7)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09e68ebeac150f65072aa0b59116af2f"> 1128</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bf6dae7635874f13b3ed450b7b201da"> 1131</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac37f7072ca33968a72b59285f5f42f7d"> 1132</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51e7e7d7a0c53f96118f03ad3ef14f94"> 1133</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_MSB    _u(6)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad93b78cbc3c86d0efaf2d2d2d3b631d7"> 1134</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_LSB    _u(6)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f51d9ec1cb54e1c7d6196c9325b8dc2"> 1135</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97b8c6709a1715319c02fb118896ccf4"> 1138</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46780680a501726a5db6dc767d2db9ff"> 1139</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03e6622a19af7127129034fe9346ef5f"> 1140</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_MSB    _u(5)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93daf7242941186f13775f129a9bc91d"> 1141</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_LSB    _u(5)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3cb6eb88f9b47fadea69954959b0f6a6"> 1142</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3bb277c015a6475f09e508c9c684e8e0"> 1145</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90382d75d7a55f9e457a76d18a731b27"> 1146</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80ec68e5b7c51d5c35f8c23d4f5cd923"> 1147</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_MSB    _u(4)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfc579b48689b938bd6ac48d2307446e"> 1148</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_LSB    _u(4)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c390c990b322f2e47561c4640ee6ace"> 1149</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ab9fdc36596de52408aa861e17f1c21"> 1152</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad591aca91ea161e1fc538634e363eb83"> 1153</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdf0c44ad01ac6f9cfbd92a938e15e54"> 1154</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_MSB    _u(3)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac561503ba2982a20fcd7f5b1f2020764"> 1155</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_LSB    _u(3)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc30bb19000fae5a6acdfb233a3f786b"> 1156</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96b713aae79e0c1e6b8684418d03a16a"> 1159</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb400cf31180ed7ed08c95edd697c3ab"> 1160</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a455f0296bdcb2488152d1efb50d82d3f"> 1161</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_MSB    _u(2)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e8dcc65fe7afed144df9d8c43134289"> 1162</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_LSB    _u(2)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c1dbb0e57c0653499305eab6bd3cfce"> 1163</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f90cf060dde42ed0745485847c7d716"> 1166</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1910824c56b8122cb424a4858a9d8ea7"> 1167</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70050f0aff92896a4d536b460e997341"> 1168</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_MSB    _u(1)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab22bc53a18933ccd5ae89cb5a951aaec"> 1169</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_LSB    _u(1)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c90ca09cabce15a7236ed30fe8f4d43"> 1170</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eb0859520cd6a3fcc220daa8b192fba"> 1173</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab049e9acc9c38794d44bc6912bd4c298"> 1174</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaedc0b8218bd3b6aebbf10fb77107f27"> 1175</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_MSB    _u(0)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac25c13006b8c272eb1e1d41db81479f4"> 1176</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_LSB    _u(0)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a097f2ba83e395f47bec1ab87b4dc8a0d"> 1177</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">// Register    : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9fde82fbc4295a8a6df89fb34dbb2a6"> 1180</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_OFFSET _u(0x0000020c)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a716db431fb8f922910c207949f8de5ac"> 1181</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ade2739b00f929fac8f09fed96f00929a"> 1182</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accc44cb5324d87233162745ca7f1b41e"> 1185</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a135b56d9dd8b1cc2308955f40e5174bb"> 1186</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4b104721305ff3ec8a21b68261ed293"> 1187</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_MSB    _u(7)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18c13be05e5a57fa02927b4d0494b606"> 1188</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_LSB    _u(7)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a316c3fcf659adfe3cd26a320724f86d9"> 1189</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b2e28f0fd87b10505d9b4fadd7c9a02"> 1192</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b86b68ef7bc13b345f31f7c9b4204c8"> 1193</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab22c7f0a50a369f635bbde75c5cface4"> 1194</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_MSB    _u(6)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00cc9f31cd69bb800663ebd68bee8f97"> 1195</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_LSB    _u(6)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a397f01f411835ed99833346b992e4a68"> 1196</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a286c03fd2dfffdb2e6c9223063b6cc61"> 1199</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9efc769982c8faad08830da165cbe969"> 1200</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adf64ccf671545672c2ccb98793f4215f"> 1201</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_MSB    _u(5)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aecf3afb565898bd06a36021abb82750f"> 1202</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_LSB    _u(5)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf91642e6753ba65f66e5bff7aea9503"> 1203</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a909472ae00e1fe5ae653189787669857"> 1206</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a865fc2e78f803bba9009a106a90acd4c"> 1207</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd964b2bf1de55d0c1644ad2f5769a4a"> 1208</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_MSB    _u(4)</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae068555924082fc0181e3ce63f9a18a3"> 1209</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_LSB    _u(4)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac43462cfbd41a9f7f5eff3614ad7ed43"> 1210</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a39d1bba43b7cb4a55acbb9fda9d002b5"> 1213</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd147fddeadff55073dbf2ca9044fe3a"> 1214</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32d2141023c2e123dda8d19362268517"> 1215</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_MSB    _u(3)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1259119b5f817445e7695cf36afc89b4"> 1216</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_LSB    _u(3)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0455b85ab4e2632aa027e850b77d09a"> 1217</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af21e485b0e1da5ca9822ed5fbd959d1d"> 1220</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61d394c328e0ef24b416013497fb08c1"> 1221</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abba1cd824a3beed33409fc49b9036b53"> 1222</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_MSB    _u(2)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a84f2b4899be4d797012cf1da6bf2f1"> 1223</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_LSB    _u(2)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a236c8d215db9bcbeb9f1fe4d3ac42dde"> 1224</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a44207e115056c196dc2eac01aed6e66a"> 1227</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62ce384a89ccbb7e293b256d0721d9ae"> 1228</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a382adb23f3d9fbc15fa176540cb493cf"> 1229</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_MSB    _u(1)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01a86d89618fcc13261235843c8ed5ff"> 1230</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_LSB    _u(1)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab725761758772e2ad5aae920cee2241c"> 1231</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ea1fdf60522b51f02326be2b300ff2e"> 1234</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1278b56299332a7a17e2875b494a30a8"> 1235</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af18f69c0197eb4d8aa452611d973dca7"> 1236</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_MSB    _u(0)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac486c91bc223c6ba54702209f8deb901"> 1237</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_LSB    _u(0)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0f25245f2e49c7fe3b9c079b76801da1"> 1238</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">// Register    : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2829e39f5e8b519bdc198791d5b495fd"> 1241</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_OFFSET _u(0x00000210)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1a3431f26877613e75b61a496fe942c"> 1242</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad583afe4310bd35a6f444924df67f0d8"> 1243</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b83d77962234a451b91fe2919a4f87a"> 1246</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2a7e1c22616e1dfbd2d49aeb8baf3aa"> 1247</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d96aee940189909c46d55a53e92bdc7"> 1248</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_MSB    _u(7)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6d7261339246e6fd3d2cfa7fe2350fc"> 1249</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_LSB    _u(7)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a884ab9b4440fe0150a4df80ee092be31"> 1250</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a150bba7a9ecc64a595563f8e65d9311b"> 1253</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4754855016c13500ff43daa1140b78e"> 1254</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b95d505b50d14f6318f66a40911dab5"> 1255</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_MSB    _u(6)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fb1540c0e672774c3d76b80fdad54a4"> 1256</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_LSB    _u(6)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aad7440957dd818158436b70b2ee39d74"> 1257</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06003d4ecabbdc57dad5e96ec6fa4d4b"> 1260</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42dd90e96c120a128937f55c68c2e818"> 1261</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70641a7b5702f7a703c1f6ae481cb574"> 1262</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_MSB    _u(5)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac582fc066808819204eae009ca3bbe48"> 1263</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_LSB    _u(5)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a890c33d3aab9d53f1cdd9d3cd27001c5"> 1264</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aabbb6259ae5f8aa5aa747b238051805d"> 1267</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd2a3a972b55f131e86088ecc3bb8ef5"> 1268</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe757bbb720d83fafbe73a2770e1b049"> 1269</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_MSB    _u(4)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af65efbe6ae80422e87d601ae0077efd2"> 1270</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_LSB    _u(4)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1aa9c605de34fa09ffa7f7bdbef0fb9"> 1271</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ea4225e82facc1e80eeaace90dce6d6"> 1274</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d582cbbd5c0a0f8048eed637bbbf9c9"> 1275</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8569315da6a1bda60cf4e20fc8bd82b"> 1276</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_MSB    _u(3)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84b93cd5f920f67f6eb5463faa55e99a"> 1277</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_LSB    _u(3)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa411c51c623ea9d158865e88c521724e"> 1278</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2ff6341d7e824052de0826c7b7aa3f2e"> 1281</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfb712321062d3a773ec801542ffdb00"> 1282</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00472545b229b7d7b4d8a8a1da27be06"> 1283</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_MSB    _u(2)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14a51b765bde502365d3e1e784918c34"> 1284</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_LSB    _u(2)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c8c75f8ce3e64c802c6c065040b0300"> 1285</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a273706b53b086d59a7751c038edaa321"> 1288</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32fb3772f6204e547d178415683e7f34"> 1289</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5183ff71e05026041bbcb1781786f947"> 1290</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_MSB    _u(1)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a564f8239d8715c90273517694b8ef655"> 1291</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_LSB    _u(1)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa47b5e8467d9c83f91b2d7f080ed5378"> 1292</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4810396a477b70f1f3f732bf0d97642f"> 1295</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa6368cdb38174a3335829bd62108be1"> 1296</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeefb707f2aa96be841b4c8efaa375950"> 1297</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_MSB    _u(0)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac25cae858cff4dccfe21158c587a19f7"> 1298</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_LSB    _u(0)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f25cf6249282dd24fc032498adf7fcb"> 1299</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">// Register    : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a218f197c92c404d589376ba419f8caa5"> 1302</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_OFFSET _u(0x00000214)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a512db205b095f61167c54ed1e9c71019"> 1303</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d4a250d3830bf2d22d3f321017087c7"> 1304</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61d1a1cb726a4ff71b7e3ca9a68a1709"> 1307</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82621a573b74df3d59808b621653d70c"> 1308</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a719bf3a619385b8067d4d55dd04f6347"> 1309</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_MSB    _u(7)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7d8d3f771c0be2f250928bc44339a8b"> 1310</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_LSB    _u(7)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af48dce97f0310998d8189a094119141d"> 1311</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7ec4d82e1e86c8ccd84c34057e15967"> 1314</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50495edcc7029b63684151112ad0e79c"> 1315</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9882d44fb667c4c12258dd1db34ede14"> 1316</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_MSB    _u(6)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7f11e26ae3b7a80cba64664be247296"> 1317</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_LSB    _u(6)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae948fb01f8b3f16ace512a87f6012cf5"> 1318</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52fa93a877c862b8a40635d631f85f34"> 1321</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d0ad6be901c5b27de0a0bdbf795ad13"> 1322</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22db379384ed4827b194919f579d39ca"> 1323</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_MSB    _u(5)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac290aae36366fb5624ffc9b0600e9ac8"> 1324</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_LSB    _u(5)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16e0f6fb89587d6aea0860bb8a02b8fe"> 1325</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32ce997ad2d512410ce124c181cb3068"> 1328</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60ea5a40d7a5f99c54e9e5c4bb5838f0"> 1329</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f0bb2f8283c0ee51f10d92abfda24bf"> 1330</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_MSB    _u(4)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa0cdebd19041a246561d03bbaf7ae35"> 1331</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_LSB    _u(4)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72ec77e78f1fc08a87c6e25d24a8ba11"> 1332</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc8ebb8dc8ee70bb392c99fecacbf149"> 1335</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ecfba09b8d7daa9821d7ff6d15b5080"> 1336</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa2fcfc2a991f8c304e5204d1eb0b93c9"> 1337</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_MSB    _u(3)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaacca2e66c0315deeeb59b34ad69a3d4"> 1338</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_LSB    _u(3)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af8408b74ac4e0e1be120b91163813dc3"> 1339</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ef2f2ad3cd7707a380581f55e74e7a3"> 1342</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7b092be04ca2539ab1ddb9d27b08b24"> 1343</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4dd8ebf27691902d562c9b2c3459eaea"> 1344</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_MSB    _u(2)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a38b1bd24c637540cdd86dd18b2856d"> 1345</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_LSB    _u(2)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62af863e2bc3d5e99d3f5a122fa360b9"> 1346</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b9085c06b4ff6cd7cdd0b1667552223"> 1349</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aebaa254d4887ab78cd84a106052b7835"> 1350</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47d1813c76d9b550790252cc6dd877da"> 1351</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_MSB    _u(1)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a28e1c5be7e817dc100b1d2b13ca4fdba"> 1352</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_LSB    _u(1)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01cf35a6f020d5844f0c6e38fb6329e7"> 1353</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">// Field       : IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab903d9a916fff2682c0f6eb21dcd94ff"> 1356</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae54db14751ecb39e1b4747b718667f41"> 1357</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2963fe60400d995537f7add51963bb1f"> 1358</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_MSB    _u(0)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3eb8294b5db433a4604b2dfea2ad5a54"> 1359</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_LSB    _u(0)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73a9942fa18ea0aaf531f6f6e5172e1b"> 1360</a></span><span class="preprocessor">#define IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">// Register    : IO_QSPI_INTR</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">// Description : Raw Interrupts</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adef73542d792521a1d25b76ea3f28c70"> 1364</a></span><span class="preprocessor">#define IO_QSPI_INTR_OFFSET _u(0x00000218)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d2e0fd7fb296a63cd256cba319a656b"> 1365</a></span><span class="preprocessor">#define IO_QSPI_INTR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4277585a88487ccd2d6397d50e7c2e26"> 1366</a></span><span class="preprocessor">#define IO_QSPI_INTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab3e0094d646b0f213a0a37574fd5d66"> 1369</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfdd77bcc734355857d3f2770eaf4331"> 1370</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24d58ae830d6e641ac9b4d0c521db6a9"> 1371</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3520df61fb328cce8427d1f2c009d59a"> 1372</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20163ba114a449727ce514fe26b685b6"> 1373</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace2c4a1c09f5b6097c4c0e1607f51500"> 1376</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13449646dbc00426d8c2f2acde13dfc9"> 1377</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3acca5fecfca7630b6b5661df1c615af"> 1378</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98a79723a29426666b06008635562c10"> 1379</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03e78b65e4e1d676a74b5cac4d90e9f3"> 1380</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adcd656c9e46e020e12be33ee5696ed53"> 1383</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b310059dabb237444754a0fc0ecc1aa"> 1384</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2d89231a59ea94f82af6941c114bd0d"> 1385</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f8a7534da9701aa8c729d075e2b8c3c"> 1386</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7fc8217b42f0cdff02f9e4a2290991de"> 1387</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e8cdea988c2f14188cc0577941ba870"> 1390</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfa73e2de6b6c6cfd1c99ce978f1133d"> 1391</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22f3a18017544e9442e864fc9f2ad2a4"> 1392</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e0cc7e6b0800f6aef61fce6d27fa500"> 1393</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4dd7cf168a45750340c21e4f56a7a831"> 1394</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ad4e15728cc76b62e56b804fdf1f594"> 1397</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9dd60bd21339d6e24e279d857083a3eb"> 1398</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa249172f27c8428480364f748f1760fe"> 1399</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95d6838ae3bdf3cd39c36e09119dc93d"> 1400</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33f9e52e03092bfc1d123a26ac685ec9"> 1401</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2bad698bbf62bb292f87073848fb4f9"> 1404</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef96579ad38666a2a394f201fa55b263"> 1405</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af07c01a23871e2d8507c439fd4cae8e4"> 1406</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a88b1d7015ab22df47ab564f37e8248d8"> 1407</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a969a9c94765e7e255d8318d0b3d4b71c"> 1408</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a79d71154d136cbac095999c35d6fb350"> 1411</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adaa0a6b3cb2d41ca48951f226e636013"> 1412</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61b38968a9189551a4541f62fd6b20d3"> 1413</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae19f41bf216b26d3b9b6222469297864"> 1414</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a198d47f79350162fb75360a39ab04f35"> 1415</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0174cdcb5140051afa6257e1ff891d5d"> 1418</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a9f48144ea3872a1a31e7c593980973"> 1419</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2a0537b5a5731e507f673e48449cc8d"> 1420</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16a63cad82ddaf9dec42229777a8d4b1"> 1421</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad00a95e0fa4fc01b12ccd4f80123abfb"> 1422</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5c5c58ee06ba6dbe9a56f75ca458f35"> 1425</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abae7f4fe0a56415f43c6e0bd2664fd72"> 1426</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e26364ab2ba3642525d5158b88b5bfc"> 1427</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6d280e8cfa56cb46b3205d875fb7e553"> 1428</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59aa61b04e749fa920c27964a591d4c1"> 1429</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea5b0a2e40c87505a85b59208a9fd42a"> 1432</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7e8293aef6d885734bdd5db3c2ed83e"> 1433</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49435ef88640b1007cea1e2c26c75add"> 1434</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e99428c9bb36119838f6753ba1381f8"> 1435</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7c0bc142bfcd5d28ca8fec4fb6a075f"> 1436</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bab5cd0816cf7e088e886032a576a21"> 1439</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad26761871e401797f6f9628733df9989"> 1440</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2267fdf79598e2716f24be4cff3e2e3f"> 1441</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5166dad051c1ba7e4be797c9f0e9b9ed"> 1442</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e3f9fe6a00c773bd20e16d6a8902c1b"> 1443</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a630ee3b201f9707d058a891fc01ec90d"> 1446</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3c07f65dd5cdebba7009709da40a2736"> 1447</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d4030281b106ce22ad33d6045779dc2"> 1448</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a83491d20fb4748ab16e57a4d3721348e"> 1449</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ff89403c939dbd49201878011d89ab4"> 1450</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afaabae9fe3be5991ac4734b66f6444a5"> 1453</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa45eda6c976e5b0cdc8769eb337cf52a"> 1454</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba0e3741ea9a5588bb99c9b7987048eb"> 1455</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa95620035422e8a2570565eebdf2d883"> 1456</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5824cc017fa9d74ec9930cd2cc967a85"> 1457</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eba5a09fd1485029dc30a30006f8a4f"> 1460</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe1dfc9672ed63b504a4af7b748ba709"> 1461</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a490ba56bae2ae5b6e87f30fcafd46c52"> 1462</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e3676cf362a763d60715bcae369c600"> 1463</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8dc90422bdb2d2da86897d6f47182baf"> 1464</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad86cf32a1ab34db82a2fb0b17a7a0594"> 1467</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac01b1aa863e4a211415d0c99c4948374"> 1468</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7838d93e6ef6d87078107641cbf3c2d5"> 1469</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b0219cfaf0b0db785756bc920f0650c"> 1470</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a533725ac2c71410c6c66833a71c93d44"> 1471</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfa7425879f5a5c3ff1dbe47f94e3ac1"> 1474</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4aca8f8f8c29ad309306d4993d240f15"> 1475</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab8be2ae16811d088d71d86a2c4d4645b"> 1476</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a138eaad5980abfd8946a589ec184b1f3"> 1477</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a968adf147187aac5ec2891595decc705"> 1478</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1513ab51643d122a1324acd4da7e07ad"> 1481</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a011d72a2d784ca3d8526e94ebb7ecce5"> 1482</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67d14dc4e212c625a902c53cc9b2eaa4"> 1483</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f4172c649446a316544c8ae1668c85a"> 1484</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afbdfbd010b6d309d86cdf50e456737fe"> 1485</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa56578f6fd64e0df14abc64d309b4a8f"> 1488</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21ac6afca0a346f6839351e2391a4e2a"> 1489</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4336da1346f36c81c60e68ad9ed5ad6"> 1490</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23383ede3408457d3dbbfbdef093ce4e"> 1491</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e8137af966d5a63f5a2441abd4e417f"> 1492</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d046f5aaea6e604ba1b135a7549179d"> 1495</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18f04028beda0631db22506ea38ec616"> 1496</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b880e7f5f5ee7df6a5ddac5e2b11f29"> 1497</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fb82ae747a4f39aa37cd8d12fbaef71"> 1498</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4183bebf75f97001aa333b847fdb4a77"> 1499</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae934d69f5ce02b0f0089fd72d1f323a5"> 1502</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a752cf451240e17fdba466fe0417d2951"> 1503</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab12d8300ba245496f8cdd4175da51957"> 1504</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02e649949c250bd1897da8c8133f7083"> 1505</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4db18a0bdba36a2d8488b9d5a6e19df6"> 1506</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9cb25f6fdfa65b2d08fca1d4bd7724f"> 1509</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af775e1f316f5aef1c79c88f5a79e50ee"> 1510</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49df65d3af6ca218e05cd013f70f1aa9"> 1511</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24b3febeaf7342bf1d96cf17bcdffb26"> 1512</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06447e39505e5704a1cc89d0dda5fc71"> 1513</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a565ee2f4643a714a6ac1118ac8e90a42"> 1516</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51bfb12b6aea83b903b4dc577d8fc322"> 1517</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72a54a365046c0f40f29dad75ae6e24f"> 1518</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4c595a1c465dff00f8d7180d21d4461"> 1519</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73ec1047dacb4e3a0cea42137763daee"> 1520</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95cf2c6ed7f2bc6e572ff5c22f77d2bc"> 1523</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6bbed7ac6a624f63520378581f7b141"> 1524</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87b8c03c0981865fa450b6649e038b5d"> 1525</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c8f1422d3488eaf09e2b3554ec33702"> 1526</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a802050fc2886f034790eae432fb82d6f"> 1527</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">// Field       : IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef205caa1557c6c876d5f8d100b67d92"> 1530</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae078b976d1ddec6d2495b633f59fab90"> 1531</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5484c93d75b40d302392ab3e654de47d"> 1532</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a25c4b80fd63ab2d5245bb3f18b7414b8"> 1533</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a887f294d6b20700806b3cad8f0f9aa20"> 1534</a></span><span class="preprocessor">#define IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a040a7d88c005ca7ee074c1e1abdc8093"> 1537</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0194e70a83ebf552dc5ed3efa0e475c"> 1538</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f966c5a5eb64fd52a68bebdf1146d35"> 1539</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a876c89c5a526813c3856508477267702"> 1540</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1da531180c6ec95dbd0f1f46e39527c3"> 1541</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac70ab03ea0bc13763a9aeffa775bca6f"> 1544</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f63d50e8767aa2b80a86078ea49c652"> 1545</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3bbef7b51e0fbd444650ad3e897037a"> 1546</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9f51bf4edd070f76de1c1999b40d1f4"> 1547</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0aed18a6ad9122d7cf1319715b8988f"> 1548</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb159d52aca328399f056ac980c8fec6"> 1551</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7f63559fa544ed595a6d83ce4c4c2eb"> 1552</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5b1b6ee6554e039219552a4f9eaf2bd"> 1553</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8249f3e5c4ab541d94d5a33abad43dd3"> 1554</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3c59599b6973b0dcc4b75e3fdaccc1c8"> 1555</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b32ff53616b5a0bd84f8330f4aeb9c2"> 1558</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50700fde816e56e398df59b7c2d778a5"> 1559</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac35fd4822dbaddcba8d4c14b4f75eec0"> 1560</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22e042b6e628f385855d31b713f05e4f"> 1561</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a691fe9a2f34eee5d94d78903b102a7c7"> 1562</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a369298716afff78ba3a7e08992990302"> 1565</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafb0e624a884d2e967b617b2377e2677"> 1566</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab85ae5b3badad03222eb1c6609f2658b"> 1567</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3a0caf9c4f3e8ce51ffaaeb23a851ca"> 1568</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af50320b5b8204325e37311bfc564bd2c"> 1569</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae42917465746d34952804b8a44a6d97c"> 1572</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba457b887aba0b81fca9b8f02a8d99d0"> 1573</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9fcab4399dfadd0e8301e11ba15c523"> 1574</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a08d4b90c140f37036ff684fa46f80f"> 1575</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a230190fc099edfee4b7ec0a86625e401"> 1576</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a526aa942f12dba6e4d2df2877206cb97"> 1579</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22d12eb2cef744c46b5fafef06bec788"> 1580</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9d1a4086970117a7930f2ff467f280a"> 1581</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0e5ef8acab17ca23b1648cb311c556d"> 1582</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab389e24d9ad07f10a01a335230db80ae"> 1583</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">// Field       : IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e1edb2fe466c0414c7748c5c57ce623"> 1586</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f7c97cb4d7faa6835a2065581349750"> 1587</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc7c064169a4f62375a2107253983322"> 1588</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae3fde165b147dc729aec6749010c106d"> 1589</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc0b82ccd0823bc3489ec1420eca1c0f"> 1590</a></span><span class="preprocessor">#define IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">// Register    : IO_QSPI_PROC0_INTE</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">// Description : Interrupt Enable for proc0</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9579a6769e0ec698b4f8b501abd433ea"> 1594</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_OFFSET _u(0x0000021c)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd8afc53409dd786843301ff5698c2c3"> 1595</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4741a56c1f8cf5753a27d0999190a844"> 1596</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49014a2361a3082d2fe64c11f58875dd"> 1599</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adff54f2db340c74ba6adc4f6958a3d70"> 1600</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76b26a744f74ab321c8ce9110884e08c"> 1601</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac5b20ca65e23e01b8c5511596b6d6818"> 1602</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80d5b1a49b2fc3d80c9cf713beeea7a4"> 1603</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bb1c632d93fcc0c2d674f375d9a1820"> 1606</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8638f25033cbfa5d70311c0c1f593a72"> 1607</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a8128818036e46c5539962fcae15ce4"> 1608</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b09df71e180ee571c06529f841489a3"> 1609</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11fa406b2aaf50f6a006b9aebd14db09"> 1610</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2875f79067dacad6ae7d3b7fd53bf320"> 1613</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad6c31f23a6f5ff263573d0b47c9ae072"> 1614</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26c0c3599671fbf4138cfd167ac90c8b"> 1615</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9717c367ad02b37f3c0894ebe9503d4d"> 1616</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8df7d3595408a4dcd5019a8c6a20af3f"> 1617</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33f4c774628960a84e711e6fe3513290"> 1620</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9b07de6afcf70a4806def98312b8cdc"> 1621</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89ca134fb1f914404de99a45a9a7f516"> 1622</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cd9a218e4a4c34eb3b84bb63d65a1fa"> 1623</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ebc8a55b347b794d91bb2f6abecfbe0"> 1624</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac36fcd1854fbe2298c897ac6b289743b"> 1627</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2c717c253bb8759865be7d6f2e7976c"> 1628</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac11e8ecc2ae24894f4b11ec2b5987107"> 1629</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a477426c269d1c09e146c7de717824a3b"> 1630</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6dc24008e8166e9c4a12029ba94f73b5"> 1631</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad33441913bb7d87479ebd82e0a5b9a15"> 1634</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8550cf38f8d703b3ab4802d173299a12"> 1635</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77b6fbd8d1970c119097a4abe597fd30"> 1636</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a658e03e6362f0b0e3794cdeb511931d2"> 1637</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abad4ea193c5010cfe16da46a8d16ec59"> 1638</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76b806ae40046ae2dcd2cc47170a484e"> 1641</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a390596f570e37621cb5960dc444f3b93"> 1642</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af60607e0878e19b258f054efb3d34826"> 1643</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbe769187e3257dc954194bb54d022bb"> 1644</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad421f4a80a11d00ff726c64bf92e69b7"> 1645</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2c5a4bdb0083ce369621615c17d3beba"> 1648</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa2a555c5a1a65e177eaa71a0b8d70a89"> 1649</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad980593b6656909afe15c71a7b7de834"> 1650</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8b51a281deeb29445ec3b994bacbe06"> 1651</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a843c398845927dddbaae8738e7c50ec3"> 1652</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af792eb76b9a0a6a22779094ed38958db"> 1655</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab85ffe9ded538da372b9961e48b9bce8"> 1656</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a831140985239e30dbd3adaad1fb57ba7"> 1657</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba5110c205cc62ad3d9d4772d1b8e134"> 1658</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaec7adf0a20b58103abf5ca7eb9d2af3"> 1659</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a394860c91a9e720f00056cc6038512d1"> 1662</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d625d2d819506141e7ff19c29bca03"> 1663</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a0993aa15e4a0e33439e0dab31615de"> 1664</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0576eced68f310bd5d27b6c44b15272"> 1665</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81af66e1f7566e7710631478c65a48d9"> 1666</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1406ecdcd2da968e5b0c7fa855ae07d0"> 1669</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a301d7d6263fd52708af0777f6a253a0f"> 1670</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b6cc3ff5adca9014e311e30c398d497"> 1671</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa26273d3790a89e7025390d8517b46f4"> 1672</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a936f4d52d300ebba2e29e25032636020"> 1673</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ebee1865505de21e9a4290ab0eb9dd2"> 1676</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8615cf3cc5f2c29bbc954fcd18c0d41"> 1677</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac01ded5771efa35e9f0ba49415a288e5"> 1678</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adde8a7e4e5b26847e6b10af9c418c5e7"> 1679</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5cf273275d5a0bed764ad5dfc236be5"> 1680</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf0c6e1184924d89986baa7f0ce8980a"> 1683</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2208e4c62b972e0d28ebef214f26b96"> 1684</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed8fd4686e0e47331bba8fddcde2c567"> 1685</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46f9d8afc50fe967bbce131c90742577"> 1686</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af93b68468902b07f672bd66aa81fbf56"> 1687</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b8dc96c681673b40335cb46cd543c22"> 1690</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a069bdb68cc7d228a57bd2169e3257f4e"> 1691</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa79b9f2a6fca5aaacb9e7f9d15dd165"> 1692</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2042860432dbfc34dd1fe8f8dbea1c54"> 1693</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae86388e6c256bd74b449812a5093e995"> 1694</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7bf0b70d8f3921deea4966e751b53964"> 1697</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf8cee07296bb86661a539d13cb2cca6"> 1698</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb8b00ade82a005e8c4c9d1958de6480"> 1699</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7cabaa7f3ea9ffd8fd59d0b7134f3802"> 1700</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac05417c8dcac9af76a16a4ff50604497"> 1701</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab48a110fd31e36c2fece2a6034b9d357"> 1704</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f5c57ddc112f5d8ba66ad9c0050a9a9"> 1705</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefc160e6c2aa879770b363b85c4d7189"> 1706</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7554a5eb8e5ebc57924a5220df85e03"> 1707</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a021cf556c0eb8a3cb23410178d1d7ab8"> 1708</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e87cc4655de58d0bb571a0877235226"> 1711</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab33ecb971dd47d7af2763fa014a9285e"> 1712</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a65f81d0c5c33e8f66aeaf2008da787"> 1713</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9091af8b138639e53fd9dcf2d984f1d"> 1714</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e64b4366e6034381d32ea338c786c50"> 1715</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f798711ce47b59d4bd2d2cafc204714"> 1718</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6ba75bc1d0c7ea904f2af66d04cae0f"> 1719</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd278b85976c7994e4ff4cc3cf1f3f30"> 1720</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d63e856f1d0a8a6f213368921ad18f4"> 1721</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af761fe340019fc16a69f7fa37d4f6038"> 1722</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84a7c4dada489f6aeb5957adb8fdf4d0"> 1725</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accdd58ebd3aaf8869006fed1833dbcab"> 1726</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a437abc6c49673fd5399fcc98fa9a495c"> 1727</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0b4e4cab11b7cb04856d2e2a44d2084"> 1728</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a317b9ffd6af3d736a8c21e17068dac74"> 1729</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b9454cfa4d06997fdc479e521224dec"> 1732</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af0d68fb863895f3a7d6673a38f9b5a84"> 1733</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a4afcaf2c86da99d2787665f9afa1c9"> 1734</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6668ed49f236ff887bdef47b3e184429"> 1735</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75249660be3b4e3e90956358744fac9b"> 1736</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a055488308bcaefa78b4d32ffa13988"> 1739</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b5d3e4ee0c4ff06b1a85affd6b1b549"> 1740</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a920c1766939ae2a3abfefd97417d13ff"> 1741</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9dbeb2b9b06241350d77b62a42f8fcc6"> 1742</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a31c43d5b0a11fe40758fd54ee916a96c"> 1743</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afec238434b6a379d9a985df14aed816d"> 1746</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af062f0e733f1cf5489e0497600d009fc"> 1747</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac520b047af269775bd2b7c89d4b53a04"> 1748</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0f6ca529e00c4f5cc599c352a61fd583"> 1749</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bc710e165ec2c0e64871f47b17bc6c7"> 1750</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e7db972ca3b6d2045a50b3ace3962af"> 1753</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9458bf6ee5a3c22ce4f41dce420061bf"> 1754</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaaba9d0483a5852b24638e02d5bb8daa"> 1755</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19715de4a894160aeb4612968b1842af"> 1756</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27d4b67a7417c06681ccd7772d879a56"> 1757</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cc95f52e07d06ee33e6d83bcc103b29"> 1760</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afcbc4902d2210062ee34e551843b96ff"> 1761</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a244e5fa2b1334f93f474e549ced56409"> 1762</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5e15756bcc75b032de40b015b8987d7"> 1763</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a534292cab4b174f5e65f16774248c5e4"> 1764</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affe782c47f58e5da7def9ff1a5919c8a"> 1767</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a28de053a8266c1e6849fcea35f414382"> 1768</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa28474f4022384e77005a09bd578b056"> 1769</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdc0e8a7ba3b84523db7bb42ff302d7c"> 1770</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78e1ff63819667bdf427520e746b192e"> 1771</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4563122cca0ded4d1d663bd4e1661e5c"> 1774</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af8b8ee552dcd12a747959da8ff0ad03f"> 1775</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adebefed5f6bbda102f22d32becf0ad61"> 1776</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad66d1190845d6318dca2aab388b2b5e1"> 1777</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9651c880594bff59d94a3f6e3ee8eeb"> 1778</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3122ae13e5d274827dd4577f2da0ba25"> 1781</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aadb17dd7c920be7e95b916dc47d50d6a"> 1782</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa95747dae451ea357b25cada2639e901"> 1783</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd24658fc90db8b5d668d82731546d94"> 1784</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02f1d3ab60e056061f391fa86d72e104"> 1785</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab18151e1ebbc8417689be2f1fa3f967c"> 1788</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb2b2634481fde2af90efcbf3ff48677"> 1789</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ccc1d86096d63f47bcf609ca95c2cdc"> 1790</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86c89d9e7375fb136cf2d9ab28c7b5a1"> 1791</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac6f97fde247091f5881afa4e6e4260a"> 1792</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7d243c9467a68f255ee67157aa7da201"> 1795</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7a3f150fa7df1c36c7ec3c8e171a9fb"> 1796</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad79c70e7a58823f7b05cab71452945ce"> 1797</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a216d59cf18f1aa8c350a64a4caecf2b6"> 1798</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85da6003ebc835816bff88c74767cfa3"> 1799</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a0ccdfa690dcc211e8553c16250d6dc"> 1802</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2fd60c8a06215b31832a40da5631b5c"> 1803</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a28154e1beb039a874b27664fcafd73f5"> 1804</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff9fff7df05ab25653806bb134c17c7c"> 1805</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65b94b8f30b2c448d5856171b96fc3f5"> 1806</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7daf37033f84417062c60bc1a553541b"> 1809</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d79fa79b6e6b536df4776df4c72e120"> 1810</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b1935fce72d491fbe11b18d8b4e1d0d"> 1811</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a54ef913b047b81b883e7f80c52164b2d"> 1812</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29103542f12ab7e2c6b094bf941d9618"> 1813</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment">// Field       : IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89cc2c7251cccc73b6fb14e4f1c4005b"> 1816</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b975466eb1de4ee80ef14f447c2aa61"> 1817</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3170bcabbe70021039496418bffb3fbe"> 1818</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a550af91f64d3ce2b5db018ce010ff3fb"> 1819</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb24cadfea88a3b4c9ecd3273d923747"> 1820</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment">// Register    : IO_QSPI_PROC0_INTF</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">// Description : Interrupt Force for proc0</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb4cb02e3f07e13d228cc13e06f9f12e"> 1824</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_OFFSET _u(0x00000220)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad94a4e753e227e494684bc94062bd37d"> 1825</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50682445c4a1a3d977dd836d91a77082"> 1826</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b854dab8acc9bfffa9f39e34676c2cb"> 1829</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4d66c57a5c8253ec2f6308d719dced9"> 1830</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f94800dac327cc41ea655459d09b6e1"> 1831</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b6042330c0b62e4b21d82af531b9133"> 1832</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c6e3ec4cd34d3f8c6a2cff845328e0d"> 1833</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacdf4481cf31af530d6e3e645ca06571"> 1836</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa5264ada4367214b0e1c7850c4531be"> 1837</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2c3ba33dd5f5191b14f0507d4e6d20d"> 1838</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a273850b4948da52a37a8f2b09f983b52"> 1839</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae6a8b5100cda053cb638248d76b0e92"> 1840</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09f1dd66ff7cf0a19614c5a8143102c7"> 1843</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b3fb93f232e27a112d6dc79adb86ada"> 1844</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9068c303cda6ce35de7b73b2f8d8acb2"> 1845</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7281c2f9062173b0c06c891ab3e6af9"> 1846</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5002943e1ddaadf496b38b0bf775be39"> 1847</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a101050bb14538b8513e2a4f65bc12b86"> 1850</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20cc5ffa2e450e059bb49f8307371ca0"> 1851</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56846790b560382f8048cd47c440c64a"> 1852</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae907b7c1905db971853e7636ea98b200"> 1853</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a922bf39c05ced02429a1bb2160f7ec50"> 1854</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a819b4a4d8a2c9eb60636b1a4252571c6"> 1857</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a356d16f21615fdba2a12f2263b3c3d33"> 1858</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72c6210b90279297ae8a221e3baffe12"> 1859</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abcc21c1af85257d146cfc9e372a86b41"> 1860</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06e9bea31b3b83a78f04ce32ebefac5c"> 1861</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abfa56e1b94983371948851296a893a28"> 1864</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac5f9d6a5555e4b10068ae7a1634f11d6"> 1865</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3438b1ccf6ed58eece34e60579d38ae9"> 1866</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51c0eb75b34b4317fd09ce5260284928"> 1867</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10235a8d6e8e46d87b18ec600692d1c6"> 1868</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac257e388b710991fb7e35de684cb245b"> 1871</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4bb03f57a3611209a165808e11cd31ef"> 1872</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab01400f70aa803ac539e69323eb90af5"> 1873</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af163124b8c32eebc4b070d2317c06320"> 1874</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3294070f7a3cdad31015d00b4dfb94d"> 1875</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab89d0a759cc285da0c51780aeb763206"> 1878</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae25d4808c363660a61499c3bfafd610c"> 1879</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a63e74f798246ac2767f654751b59f8e8"> 1880</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c592d02c586b16cc91fffede617cd13"> 1881</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3696cf010f3f684b47b784c6ea53d2dc"> 1882</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6dd1a4388dfe8caad3dab04db5f07589"> 1885</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a477cee6ccd089f0a91524b755d0a190e"> 1886</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a091102862eedbff87c8799dc232c6443"> 1887</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af91f048f1e4e06d5233adf269c985544"> 1888</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafdb2fa5c916a792b6e70aca7f03a6c8"> 1889</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c2f656f352f08637c3705b1b26a16b2"> 1892</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14b7ffd200f41b7b8482c971e64dcb48"> 1893</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac576ad94c7880f006e09ae20670eb86"> 1894</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacafacff26d05e0515cecb391478dfcc"> 1895</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81d3d82ba3abfa189376175a3fe1cd87"> 1896</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08bb9724fe0940c7a010e4413a371e69"> 1899</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2eea17fd4f7d217953157bdc87490fca"> 1900</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2cd56be1f25df5934528bf281c292e15"> 1901</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5d666f8bb93420437de7fb9f1569146"> 1902</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a647561089630441c29d48a9aa4c0ed55"> 1903</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43f9c22d64a2f0c6104cad95380e203e"> 1906</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aecd4cd752918de36339106d106cd3b9d"> 1907</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2baba8943b438344e60a0a9d191f5d3c"> 1908</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bf696b34c3fbb2ef94546f8b62c718e"> 1909</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a750e522327382a70f741654be3ce4155"> 1910</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d8966173754292c6a086acad8bbb3cb"> 1913</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae68e0080786d6b471c33283e525d0e3d"> 1914</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2253b68513a79c78506dd2326793680"> 1915</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf146c4ecd86cc7cc5d7bc95c5fa5bdb"> 1916</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad469d96bc15bdec203d1a73ffad71338"> 1917</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada1907a5304106c496de51e9df19f593"> 1920</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab92dce3aeee86e5344471f950f0cf149"> 1921</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a248055bdca07fe50320e351977bfe626"> 1922</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2475c6e63c90538316cdb9575c525c8"> 1923</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a30ef5a30a59c125e45c4bc675b0142"> 1924</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93178da2d9c3bcf926afeaf5d4251e6d"> 1927</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e51b2400d9e5ddeaeb19ac7b994a15b"> 1928</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aceb1e8e8f5d4abbb70707306225cafad"> 1929</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2983b781d3b39cab900faf21fdfb5df7"> 1930</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab87af539d8fda455cefa63d06a7740a1"> 1931</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ad13449e6da46f5306a41c0e1edd441"> 1934</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d55cf8ee5f8055d1e26646f2f0289a3"> 1935</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac194676f8f39d70e2bd3a1ddaf93b3a1"> 1936</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7c1fd2421ec32df3591ade37d200eb9"> 1937</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6222b7cfd63a092abc039b307f18532d"> 1938</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa91b969250d29fc73e9fb1bf1c8b949"> 1941</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a111fd1a49f0833e46ea25cd76c44c7d0"> 1942</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad28a613d681de24fa53e51b324b063de"> 1943</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac05905612ebf3386b53c8d9bd8aab1e"> 1944</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0868bb73686045f09a1d30f4399f091f"> 1945</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59efb8389b33e0e815ee24e9621a95a7"> 1948</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afed964e33f17deb2b5baa51fe338c0c5"> 1949</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bd4cdf1888bb5c5ac45cd398d4ec322"> 1950</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6783c36a82e3935ea9b4a517e051fb74"> 1951</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad716b4129815709dbf7adaf020169c71"> 1952</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa946b2c24eb76179f064aac76ed4b2d4"> 1955</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9bc90f80f13d0cad455588b2ccd1b7fa"> 1956</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afffdaa9b16b63071097c288c86649eff"> 1957</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6b3b64a12fb4776140ebf6f493bcb73"> 1958</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09cbd90d4527836e771039f36c76fae7"> 1959</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a64178204aac288696df3c388a4a7cab5"> 1962</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76a0ba1a99ef8218315c30de9ba087e5"> 1963</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4beec64c10e3b31490dcbb7dd7911c7"> 1964</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff9f3da2ac6b639e1dd0a95a8f881712"> 1965</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c0ff07db8b79d318c78d82046e24f97"> 1966</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adf3f0ae18248ef2013af788e477943b5"> 1969</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1fc6792c3512fea9f06cf5580bc620c"> 1970</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf8dfdff8130df4221347dd6a5c07264"> 1971</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a53e2a42e93cc1e6a8e69d2b67939d14f"> 1972</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a7c207a6ae5b07bd45ac832089ea5a5"> 1973</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e92fdd6ae71c94f512448fe20dc8a5d"> 1976</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8c09e3c304306e3f4bce97e0cc81aeb"> 1977</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0dd78617f64b58f80cd003faa9a6d9d"> 1978</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1a249fc30aaadfa6986b678f042aca7"> 1979</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2b8375a235c51d27b67478bf7a72242"> 1980</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add7029a6140dab80c273706173a199db"> 1983</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6de67dc8b1c876c2bec774c5eb11dca"> 1984</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6e4fe082c0d58b885b9178bf556e9100"> 1985</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7c6796af5e33e205a185809a7d4207b"> 1986</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c0840b9f4b33f6e8028a066b5086d6c"> 1987</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1911783681d896ba1656b22c12bd6343"> 1990</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a74b4f0b76f21c1a3a30f9ec07a023e68"> 1991</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d71ae76b1fef0bec423e7f89d2727d2"> 1992</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f67bc53af6f5843a4a77063c3effcac"> 1993</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae65b8b686d2520053c7a78411db4497e"> 1994</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7c2465a248b0c1852f9c73224c01a6f"> 1997</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f1f34ad787e03962c3144241dc6067f"> 1998</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7147bbf9cc2e728c07da38025d311e57"> 1999</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a871f790b4970e42400f7184d716b735e"> 2000</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a503e4fec1790d355f5d904ed303958b3"> 2001</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b99a20cab45d8eb009ac8c6fe5e6d72"> 2004</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f05522363e52e1edea56ed1a97ef62a"> 2005</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af474bad1b7506eec47f39cd25c5e058c"> 2006</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab037d0f140359bb298f60f54a4d82c90"> 2007</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a453d472b53cb2a716a833c16d8cf518c"> 2008</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa323d87df43a6c088226bd8f4c89816"> 2011</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9694b8e66924ac50992e1ee27d04f470"> 2012</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cf28f2da0ec8195e7216596025cf6ee"> 2013</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91dec6aaba60dec0f105439dc2429fdb"> 2014</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eec5dcc8f50f646fc996ac4ec61bd35"> 2015</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1592f742b94a374a6d769233450b6f6"> 2018</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24433fc3393de163c96a867fe0e3b0b9"> 2019</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bc40e30588a00d1dde720f4523bd44c"> 2020</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a875309f1d5dbd4bc8fdc31b9fcfd179d"> 2021</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0dcdc803f555a284a2c0d0b276fecdc"> 2022</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fa0c4f9df987ae19cfcc7020adc1aa5"> 2025</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afcc61956fe9f89d692db99c50bc16a74"> 2026</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a74907df57be1616713578d9e3c4ae150"> 2027</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6424f9d119275c56a869ae97f7eca461"> 2028</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9871ff032a86c5ed0638c6d96447ff88"> 2029</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4cefc31c0b93f33e53d31173ad9a0371"> 2032</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5f578809c01e4ffc01fb6f62f18bfa1"> 2033</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc285796c244b0a38df0ea14e577c3a2"> 2034</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7175c1f070ec4dc309d665777b9781aa"> 2035</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6256b3b482680e13ab95e14e946c8767"> 2036</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e1c1afa8e3248e3a94f57cdddc2522f"> 2039</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8343300913fcd532bd2319d1163ab53f"> 2040</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb36a891be9cfb3ca8af69d00ec3ac68"> 2041</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89c69e176b6e491cc783a9fa11a09628"> 2042</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b6b7e2787c7fa84b633265c85a3153d"> 2043</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment">// Field       : IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd447793681c660d8adaed8fff494b9"> 2046</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc48c4f04ef5072997a26959e6b056c6"> 2047</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fe83b1d58083eb0c77f49f4b3b12455"> 2048</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab7457cfc6caf0632ccee34632ef3444"> 2049</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26ae059a6c040215dbf91e2dbc2b1b71"> 2050</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="comment">// Register    : IO_QSPI_PROC0_INTS</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="comment">// Description : Interrupt status after masking &amp; forcing for proc0</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f29dfd896634387267abfbed127f461"> 2054</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_OFFSET _u(0x00000224)</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c4878a8756ffbd06585338bd6af55d8"> 2055</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4551045c9a4a75e88c75369f86ce19d3"> 2056</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75a65b5ec2de157c3f438bf3454391c5"> 2059</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae9038e456c579bd138531be5c4b5ac5f"> 2060</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ecc2c3aafe2c8a7bb9d195c3db5a21c"> 2061</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5841f96d50a45b1acd4af9ed39fe5c08"> 2062</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae61677ee4351d31c566c582fbf449923"> 2063</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a499dfe5377947e063e7296ec0344877a"> 2066</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4eeb3d02780989422010076ffdbb2c40"> 2067</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abafb568785349a196d614b124c53cc8b"> 2068</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb60409a0a7e73ffbcac91240e209002"> 2069</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc9449bc0ad44d33e22d552f06613f70"> 2070</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ec54400d2206139b9ad0951cf83e08d"> 2073</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d08e47afb69d0a9e44d33b89136b6e3"> 2074</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48d895b4df7b523a1818013350603504"> 2075</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2aac8b3bc1c2c76d413a5d3dea1b7c5e"> 2076</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a370c50840c623f510d73a72183b2df69"> 2077</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa79860ea814f40207086c8a5e11a408d"> 2080</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a379e586b81f1bfdc49fbd8ac0f673e26"> 2081</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc2850654c8c075cf5ec580ff36f373f"> 2082</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a64fc556005e5bda20185d47fa776fe28"> 2083</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f5bb9031d19665932150922a068cc25"> 2084</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7013bac0a753b88cbaa286d091a7a456"> 2087</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2c96254a01c7c19e6e0abc695daf40f9"> 2088</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e0efa59d6d64251d0e3363cf85a1913"> 2089</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb513eed39773d9af36a2e4009d01644"> 2090</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f4be166d021ae75fdc7f249608e45f1"> 2091</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8ebf7cbc757e4f580d8baa007e4af52"> 2094</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8949c2269f4f98b05e39ed2cd4b9d67"> 2095</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a942518d0935d15301c16efd2c9f82f87"> 2096</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22ef63c76e39116cc4048561142f8234"> 2097</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad59386616582bb7db67e8a88e593c9cb"> 2098</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbe9fcff064d6d66378b9b6ac1a75216"> 2101</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aadc4890dd3416b5b898b2e9284a3514d"> 2102</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4fae04cbe3681d39d5adbeb0ee82fe9e"> 2103</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a910a6e8dceaecdf020265d7f043f71b4"> 2104</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1756fc687f879202209a012132d4e33f"> 2105</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a983c9bf62c77d5c76c539470befc7b4a"> 2108</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab8acbb097d4727e741cae3e7af7c3a16"> 2109</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87600a08b04669c6aa1879ce8aece116"> 2110</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18bc789a9ec6ca72497796f7ef840e85"> 2111</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af27a165e5fd3d6015f40f19fb3cc3ea7"> 2112</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a084797a7737576636abfd356bf3e3c08"> 2115</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7390ae77e2f1e5314a9416734a365ade"> 2116</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac85bc0e8f5b3f3b0048730da2990ccfc"> 2117</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd089a0aaacd4a9a63478bba50093961"> 2118</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94bcc1fd78789b285eb446383b58a9d3"> 2119</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9980bf10fa1484661cd850bad3b8a870"> 2122</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f07bd01a698ea6aa5d98747d64835bb"> 2123</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b4e165c06aef2a5cf01cb1cd57b9d2d"> 2124</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba35cebae928f7fe703c5b60f2a4f6bc"> 2125</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7042afe5a784af80e25d3f1dfc59d6c"> 2126</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b1f3352c10559d03f8308f0091c973f"> 2129</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab46a27f36994352f7527fff48655d7d2"> 2130</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affe771d65d22391862cece6e2d49fcdc"> 2131</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb4645ff2c1577ca68c79cc8128672d8"> 2132</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93c51e7b9e91ab2106f5eee4d23c53ff"> 2133</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f9698a803b460d9eb2410ed3f649adc"> 2136</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa745cb471dfbbca7c78462ec5664496"> 2137</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa83b862b5c90f2c57d21cdf00e5057d3"> 2138</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab760a0a156966feeb31afce20a312c59"> 2139</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3d1b58de479baf5fe999c47f6800ff4"> 2140</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2735c6093f44b287cce9917b28738ac8"> 2143</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1400f671b01d73383fd96c221d80e3e4"> 2144</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6aeef18acbb660a5f0fcbf3d58938e6f"> 2145</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a937f8fd075b8475aa5c1be84bec8e03b"> 2146</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1fb518d46112cc38115e0226c7bf68e"> 2147</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5b6bfedeb38e1236c45e6782a0bcf98"> 2150</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa71429c79499161593391545e3da9e3a"> 2151</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a479eb97bc8cb81ec43c24e53af0fa86a"> 2152</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8695e0d587ae943f2fdacfcdd09eaaf8"> 2153</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33cb43826385df1d841291cb22935302"> 2154</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ab84a02f2b6eba9d452e52d9a176330"> 2157</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbf6fde8bf12c8e18974d3a0c7987b6b"> 2158</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29dbe79c879219cc7b78a8cfa258ccba"> 2159</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab53814891197e64cb9f9ab21462cca3a"> 2160</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1a4b9faf6e42ec6f441b4a91ccf3656"> 2161</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70b73252222459825bba11bf64583396"> 2164</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4de4d86e6adb78e28fc7a742f75ed5f9"> 2165</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af652ba6f0c38c33fc455841147f28e5f"> 2166</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7253b80c6636fe9d776bd3418896ae98"> 2167</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a843e5fd237cf8bbfb5d6070e378e2089"> 2168</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2931d944f11d718e2b141a72c4b162ea"> 2171</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34e2095431b4b0d1b89acd7623daa4a9"> 2172</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0569ef93015b92b34f2108d39cd69e7"> 2173</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a5fa1a7a2d2ff97525ae34148e86ce6"> 2174</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5de67b03b0a7ab8d5b52e2682f4e3f2e"> 2175</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa5e4bda080b7c6a79919afbf82a98cf"> 2178</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50930d3481812ddf69ab00fc44968ae2"> 2179</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23dc59f94ec43dff3ed75772e9c43db4"> 2180</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff1aff560be3e1a3f6b165aadaf81993"> 2181</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4b9d7667e16343e684971deee71b194"> 2182</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adcc57cc5b6f79fcd0a40f3b6d9c756fa"> 2185</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d79fbaf004bef44f7ba4362afa90b55"> 2186</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ad180d60e70bccaa47e6545b94baf5a"> 2187</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18a64d8382f418d638b2dcbf2359ed7e"> 2188</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a236fdfb841c3dd7cfa4f848903af58a5"> 2189</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a601ce08c8fe8efbfe2f7d6495a2b3aaa"> 2192</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91fdf89699cc98123eed093e8c516a1c"> 2193</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8471d1df595d07012657933804c2e1b"> 2194</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b01a1b439b6f9b6642e679e9f0db64c"> 2195</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3a8e49f86091497826b2b2f63e85a7e"> 2196</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8feb4a4f1b8cb75c05546b3afdd6b4dc"> 2199</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b8df18f65bb551a652384bfa1375dbb"> 2200</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26f7e4bcbcbe46e04a3039a8300185d9"> 2201</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7c122e22bbe5831dcc127b97a85aa9a"> 2202</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ac1cec31e3c0c3451f430aa1ed7506a"> 2203</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accc32928a506709df1d5eafda29ec934"> 2206</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b38cde36c691f26becefab096106a68"> 2207</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1133019dcd116f586be2801e5e7bd453"> 2208</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6f58cb568dcd51a60a694507c59cd38"> 2209</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75b3ec2f30081ce5f76792e83000b22b"> 2210</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc3a1c3d445c85af9bc4b19868e49844"> 2213</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a860eb6fd84c10410ed2f1ca71cd69830"> 2214</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a403a13bce045865544f51db7d4199fa2"> 2215</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab574bf6202ad592da4a094219f6af553"> 2216</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5f06fbff1f2bae9d4e70bb924311c643"> 2217</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc0907baa2461cc2867ebdb663990cb0"> 2220</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26d134e99bf151a886b2f34c7a10b722"> 2221</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca2d185d19c6c54ae08f5ae27034a0a4"> 2222</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba9a7a9cee58be06d4d9acfa8ab79c47"> 2223</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17c9d4545b0a0ed6541f425c0ce42162"> 2224</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb19f2c4cdc77e7eb47751978cde2673"> 2227</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ca0671f34157d138967cc5f49e48248"> 2228</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbf24f619fa237f84562a0a8d8cc467f"> 2229</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3de28151883ed44e264ce11613aeeea2"> 2230</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed6e30b366347957528249dc26bc3a48"> 2231</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aababf8876467c9ecc9c28dfc49ef7ee0"> 2234</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3358d0bb6cd76f7f456e5a67512a385a"> 2235</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1298867a4040af1850d30834bd47c7b9"> 2236</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80526adb64bab5b939c658ee227ac6c9"> 2237</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bb0d7a8b0b2b3f960371fa2ab07b396"> 2238</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3af02bf25beeb28d9bbaf9b26aef37c9"> 2241</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3556539d686643ee0a72b6ab37cd88d3"> 2242</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5562c2f30cd98450f0babb7989618ed"> 2243</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0237ddd018e2a3dc9a2513ee4a4219b"> 2244</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69e3f7604ba27351cb5d2e792108811a"> 2245</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a714f3ef366bfa8750607aaf9e1d44a0e"> 2248</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38f59011a2925c88b400f667b77abd20"> 2249</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0949aaf40508abc7a6df8bfca4d4047"> 2250</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab494a629257b18803613b5fdf45acbac"> 2251</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32cb94e87d0d6d4001bd363fb5c89f86"> 2252</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48f9eefa545c8ae5d3a004298f359cb1"> 2255</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6bdbc158aa89975629d8de5ce8041141"> 2256</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a146121a51a11b5d09981f627da534e6b"> 2257</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a71f238a7abbd5f6e1209eb5aab912cb7"> 2258</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0bbf859901370055ad7ad4befb529c58"> 2259</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad61de51a77438b686a83bbe025bed093"> 2262</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a427de8f8561dbf092dcf73cdc37f5e40"> 2263</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae53807df25ef06959976879e1f33332a"> 2264</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6238b68c6e24e3a1b7ba3cbcaf3ea7cf"> 2265</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02f53f83cf40c7df5547948656eb6ac3"> 2266</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3307fb8ba32bf300d24da9b3f34edbaa"> 2269</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76e563151adbe65aa81ad4ccebfb9e71"> 2270</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca81ff19b072c25154df74563736a4cb"> 2271</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abce2d37f769479120e908734ffcbb986"> 2272</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a154e88469073eef6a3e2b302d9e5ce01"> 2273</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="comment">// Field       : IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86ad9c677cd98adb530974c9c9fb5eaa"> 2276</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5b8fcce717c0990aabe6d04dca0f463"> 2277</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b023013696b6372805318cc9205385d"> 2278</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ed19c2f093932876dbb17dbaa57ad6f"> 2279</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab29baf5ef2e49c3869ab359c04552be"> 2280</a></span><span class="preprocessor">#define IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment">// Register    : IO_QSPI_PROC1_INTE</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment">// Description : Interrupt Enable for proc1</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97893123edb84bb7496b9c76d53f8bb1"> 2284</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_OFFSET _u(0x00000228)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa716b2eb348e0beaab611987f28034ad"> 2285</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a297acb2e5821681e40a326234326a523"> 2286</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbf16617abb7c2086464f2d05bf84afe"> 2289</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a8d945cae19a579039d9477d62d6bb"> 2290</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72a7ae4e339ff34228c72dd070a581b2"> 2291</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1de4910dfb56d17c6db613ad90ea4d4"> 2292</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a586414b6fb3cdf445d801bb72c5bb322"> 2293</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacf7228d80bd688da4ddf5d379dc1147"> 2296</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a395f6c3a0fa6dfdb1b26c5af97333479"> 2297</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbb7ef2e80e3f19443c16820f4f34b99"> 2298</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a54d6e136bf95538b2e1adb56a0ed1f9f"> 2299</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6758f5aedaf47fc833aa4a011c17b51b"> 2300</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff607e914d7f12217d6864154365ad48"> 2303</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a58ec00f29624e578ddbd3d38902f9663"> 2304</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd455666c6983686da72083bab4b38a1"> 2305</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09773883b26bc4487d1ab5527661d805"> 2306</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5d90a1acd5bd78e00d42c1c240022e28"> 2307</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1248d4f1f2ed2c25f3527a89036aac1c"> 2310</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a139b8098629ce4f6366ce07a449a4d68"> 2311</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08e0775cd93aba6bdf1e36a1c583b071"> 2312</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaddfcf277296032a115666438a0f7600"> 2313</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa04d985f149e113c5487625f8dd116e2"> 2314</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5902bc97e8cbc0cffa5c97dcee9d74f5"> 2317</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9511819dcfd5a3cb0fdbf8cd0399b24b"> 2318</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f2780293645ead288dec152ca0be688"> 2319</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5a43403877eebbfa5110a6613d85d55"> 2320</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a73e427cedc3c590d0f4daad0296c5d"> 2321</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a271f3dcb01849dd2dd70d7c3754eb27d"> 2324</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9d3562eb2da5c256952ec72673b4e8f"> 2325</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea6de0a92199c9924b9f6f841beb4469"> 2326</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8da98272920f12aa8f546b830c58582a"> 2327</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab71462d770ed31f10d9a4eee66c27cd3"> 2328</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa586f4601287760bc9cbcde104f24eca"> 2331</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e9ff71a6e76c2e6ea24f2f55b5300af"> 2332</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5f7806cf78c1160da4b6e2457cd0d0c"> 2333</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5d2035e158e7aad38ab050a68508d15d"> 2334</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af844146dc873a635b3c3f02ee1361f61"> 2335</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a99c54ce561fb0ca4ef6113eca05a5aaf"> 2338</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67c59af49ee4fc594dd03680a09d5853"> 2339</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59a3cc879236779c202cdca55cdcf56c"> 2340</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0831a6815feae5a5f147cf4b7f26ae55"> 2341</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b6d911911d2021c10cb2ba9c258c6a6"> 2342</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abda30354ccf6ce0061e0630ebc6fb503"> 2345</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefe7900e11748ef8e93ee4cd6dc71f44"> 2346</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb3b01bba8edef268c36ab8e31073dc4"> 2347</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40f90325fe77c0ff72970bfa1244147a"> 2348</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefc269cfeae049503dd7b31e658b8fe2"> 2349</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa191814d29b7a1db6483fdeb999ca47a"> 2352</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff5d448449152dc1508f7eb218e0f724"> 2353</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2e8c107512302b09dead7119e958275"> 2354</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adf4e81e7304bb9f9cb2edb44cbeb0f52"> 2355</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1be548a176a88de65fec13f25af5ef25"> 2356</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9ad62bab15a093a16f56d884751cc81"> 2359</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef5f3a18526a159d762a8261da079262"> 2360</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d94e119edaa46050b7e91f87f5bd148"> 2361</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae23df7842374fa9a7f828cab14b629e"> 2362</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa35b6d671c5fa3159abc170ce9afc353"> 2363</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8442cd5d9b149e2cd3eb2e093aa00ca2"> 2366</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c0a4e27abed717053643f6b39d1712c"> 2367</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a7f22a7567f987d2c9060b96c36bb12"> 2368</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1f880e964c3ff267a9fd486fbd1bbb2"> 2369</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae6c474fabda8674e60da744969d2b2a"> 2370</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8cda74faed55d9f5ee0c30fdcd4c4551"> 2373</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a730be7c67f933b93b7bc97998f410ca6"> 2374</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6766b48033ab7fad1fa7912df44fbdd"> 2375</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a601d09b097c934090e5eb7be678f0cf3"> 2376</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18fdfc9cdd64886773d8632fb31a046f"> 2377</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac34a47bcc9bf44bdb15c29d174b0434c"> 2380</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa2f25052ed704c600f5715c7cac7499d"> 2381</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ee635ce203512b5a795e5db2fee5c93"> 2382</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae79c5f0101ae3e82087d1c62d3a26ed5"> 2383</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6a905e87b7d8d300a5b7307f65e584f"> 2384</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1f55c0251b8d1259108d4552c58eb19"> 2387</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea99bf5e4a8fb98313c51b9cfa4e6415"> 2388</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a018a29327f8f05758ea1a0e0678e14a4"> 2389</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bad9f149eb065d9a6a65f5a80ecbe3f"> 2390</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accce63265ae7ee33ba600b9088726d35"> 2391</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6cc80eefbc0728899beec15a6a449bae"> 2394</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b8811948aa73bcdabb3c26b8bfd1fec"> 2395</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0634215132b6755ddbbe2b95b0cce928"> 2396</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a384dd70a65f2ac0e4c4c0881ae707038"> 2397</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd2db44cebc46d1197cb280ea3bd77c2"> 2398</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6a30fac187f4b1ddfeea071210e53de1"> 2401</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cddf8c0f5ff617abcff81198a70f09e"> 2402</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a572b156933cf518b005746092fd1b23b"> 2403</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1d1e5e9b6d1c35060c19c82e9355a04"> 2404</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08e63cf260d063884bf29bb3dd64f4c0"> 2405</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3110fc4edf1005c761c3b081040d26d7"> 2408</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ca2f58f5389a7ad20d9aa5abd73c3ad"> 2409</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a157d5099b895f29470eff4316206fc32"> 2410</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a025dc45e4a5546d6978eabff266c12b1"> 2411</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80d67d045a7b906febb9a8cccd2ac306"> 2412</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b66567f552d46ee488183fe1863a5e7"> 2415</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace9d10a1069fd95ee90a791d2d5b737b"> 2416</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5274a3a985adb3bb82e268e9aabe40f"> 2417</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa061b28911ba05f3edc749a7ac27e0a8"> 2418</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94d79e62a783fec8708f22083ddcca81"> 2419</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0c5563f05bdf11d2731be8d1935af93"> 2422</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af60d44a175884880bbcc0e94d3031bc9"> 2423</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ece4b459b63e8dcd250e91b161e5070"> 2424</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac17c836a633d647fe5b613c8d653c5b4"> 2425</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb3dd76fcd859c6b44f33119b400c125"> 2426</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe28ce5c5ac6c2864f082e9e7533db6f"> 2429</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad26f3d08e34ee27871f21649a4cfa724"> 2430</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66bba367a574c26af61320b4fed9d40c"> 2431</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a284041a51d8542770787cd25566729fc"> 2432</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9fb5380cd110768e8373845dfa3dd77"> 2433</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69c68a44c91618ff104969cf34111e8d"> 2436</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a343d97e77d0666968ca82db4ae957631"> 2437</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2dac56fcfc4aeab5f24052de83316cda"> 2438</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9feeac87b7d842debb0c2bcafefd2d0b"> 2439</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad33fae21a10738dca012813e9c9ba739"> 2440</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae93cdf91ce17ea8589628fb87654de11"> 2443</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a851ecabb7210db76db6f7b8d51e438e9"> 2444</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66f23276e3ebf1a36195df0dfb8a2663"> 2445</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9994c77b9b8bfd93d049679654380c14"> 2446</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa96c4f1f72c3241349e121bcd7be7d48"> 2447</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61db2a61d3f922e98dd93a2f803ae007"> 2450</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa82de9cf4e47b913e3b3f4efaab76d12"> 2451</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acef78b643f497d7e50c40a0399106036"> 2452</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04d6bffea27eb889421511c7b3586859"> 2453</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b169abf6322b33c2bb15704325dc2cb"> 2454</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21afdf74ef6b8d05d0d02095fae635e5"> 2457</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4635c9c15253fd4f3c3ed2993f730535"> 2458</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9c5f512be5f3649c531bb26b02b999f"> 2459</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3822fc7340dc6f981d3ed9d52a8d7266"> 2460</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdc8727f278e064e34d4650b6278abea"> 2461</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0e97943c2a9b0575ed1b80f93cce44d"> 2464</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a25ab508dccbf2805596664bafd35b457"> 2465</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d3b7c0b94e2e9f88b107989b474931e"> 2466</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16963bb4db9ea91fe7e514b3d0e17676"> 2467</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5eb663737036d6c2ce9c5c07b1e57e2e"> 2468</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b4ea36aee0b1ec06b2283384b7e8d03"> 2471</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0d7a7657c8633f7fffb0f791e50d66d"> 2472</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a791c96e14130d21619065493b784b416"> 2473</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47718b5ab84349c56f1da8933f975ceb"> 2474</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d853d21c2e9672091a9fb7755b8307e"> 2475</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea4dc9c18d8a18859f16021d1c2c700c"> 2478</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bfced93b5a54275ba811f422a687aa0"> 2479</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a855bcb9f2d16c77f4386e45e2194b912"> 2480</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a201a7cee343bb9dbdb70c812e6842ea2"> 2481</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fc8ef7aecf84f769584541c9ee4b2dd"> 2482</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab066ff12e7f4fe4b73f76b25202a68eb"> 2485</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e3f2639be7e1db888a008fe6ef2d1b0"> 2486</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9799f637b908a5a2627d5b5c566e9048"> 2487</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3afb3680f732d0c117b0e8c8383a7828"> 2488</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50c143fa55400f5f280b9f552d288b55"> 2489</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a202fe32ad23ab0c7ae18ef71376484ba"> 2492</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60710b4496fd31ef3b650c773553314b"> 2493</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80a8432531f6bde85b31498c7ee494df"> 2494</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee4d5a88736ea9c0dfbf5626d26f5f89"> 2495</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a68f95b35f50347879b3bd56331d6a468"> 2496</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbfc6673fad8b184df0722212b8af031"> 2499</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af924dac098af151fc3f849c7cf600ad7"> 2500</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5a2c42db018e9a7cd4784bc9f8743897"> 2501</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3b100d45814d8b7885a662a886bdc6e"> 2502</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0051f878ccb8fc1d09232509779fcfa"> 2503</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="comment">// Field       : IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0628dbbc6a697a840197a53d8b051402"> 2506</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a000523eca830387266e9decbc782c70d"> 2507</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6267616c06a04370808bd8db75cca6cd"> 2508</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa67490c6a783308567ef50e072561a58"> 2509</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a073a298d2ae96798d936cd9219db09d2"> 2510</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment">// Register    : IO_QSPI_PROC1_INTF</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment">// Description : Interrupt Force for proc1</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b8ff2c9242f67ed8376e10c08b45641"> 2514</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_OFFSET _u(0x0000022c)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa47ca465446c88af1b8fe2a424948a3e"> 2515</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93294541c14de7107048ed926e80f62c"> 2516</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a68bff87c21d4690b6ac9e4c7b93fc0b8"> 2519</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4851ad78be3dfcc7955853cc829afd9"> 2520</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acda810c7ca00e4ec3ac3a6990a85da04"> 2521</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af4da188d06ed7f7aababce25f1a81783"> 2522</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16c897337e97e93236ec5580e72c0209"> 2523</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29f5edfa6a1c185105067c516d9961fb"> 2526</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4103bd67ee87e39507059f2c065c613"> 2527</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9dc3ec2a3908b9927f6a0efca39b4ac"> 2528</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59e6c69bd16fae9b9646357e98a60a16"> 2529</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a35e8ba59eb94f07a885b1332b8491a4a"> 2530</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a454f158da7256727867eb7c3d8c68a"> 2533</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a648bd85e9358232f77fbcf640717f2f3"> 2534</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a054ba4200c6bddba93fab99d9291f4c3"> 2535</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1d5634673c975c381ae2e35aaf98609"> 2536</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f13c09df5d38dd4983a4f311f3b6596"> 2537</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0d8bba9c20545e009dd7086a2a187bf"> 2540</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1142a4e87399a4bb66f0e884f31510d"> 2541</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab09f258539131456c32b64099391e489"> 2542</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40b7e68f42252981946abb8bc85a99c8"> 2543</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19525407a8f39e1fe452e47350246974"> 2544</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82aa2bb897fedff09ec69f8fb4664cdd"> 2547</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad66b0ad66c74be7a9f6f23f33205ddfb"> 2548</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a639c8d7eb72128371801714de498f065"> 2549</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed48fba5c0d264d234fcc10c3049a336"> 2550</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a39072bc17c5b06d3a45a161818f04a96"> 2551</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1859a954a4a142536d85666086b7878"> 2554</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69d7738a1e5854248b335872ca11531e"> 2555</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12024a34af263b49a36c36bc5da835fa"> 2556</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01060ff2e31d42ae613c3c082f4a88bb"> 2557</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d47172293e39355a37fb781b4248b82"> 2558</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92e4ab5b7c3ec53ad8e20a5b036a7ad8"> 2561</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0739d3cb11e438d42fe214e749158210"> 2562</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1740ac78e036a0fe37453cd375ae1c40"> 2563</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47ee2710783731f617c45d18de66d94a"> 2564</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c8fa1c23cd405fce6474d037d50c671"> 2565</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00db494884e1d3e2b5c17e11de4c1abc"> 2568</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85f179f080def9527f9a491bffb7df96"> 2569</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5f142629cb7bd915b4b0a6859cc51a88"> 2570</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5196560be358b834ec592f62d6e42955"> 2571</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acea6ed56b1c9b66c6cf584e4ceef0791"> 2572</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6cb3ba0e2ad6add0d5c931c88e68af07"> 2575</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ee681446699476179b7e11deab154aa"> 2576</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d3ef4ce6d5b78821b48f41b6a8818e0"> 2577</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55baed706c8dafe97e1363d6fc19a009"> 2578</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52f736466c318d1619de32b5a6bb5f8d"> 2579</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefeb7daa89e103cd5f0dfff3c6c20491"> 2582</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57e293a636b2b5d1e6f61d3520a3b485"> 2583</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b93937956ce655f079133a8bd301ed8"> 2584</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb67ff47b1fee3cb99e3c1f290986f36"> 2585</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01b674f4bada9a0f20620c412ceb413f"> 2586</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a2b29fccf4b8caf6e784c35703e6345"> 2589</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7803587b14436e53a642d96de93bfb41"> 2590</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe538588d63e0365739ee0a28799bd56"> 2591</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4619cf6eeb71c8859bce28c4888d0ed"> 2592</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a595a2e2721cf3f59c74c610df8f3e6e3"> 2593</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9e63391df95649b976e97a7627c742b"> 2596</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab87e38023ae30a2db08288e469035e3f"> 2597</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43c5d8a2582be526b1e652b78e23b938"> 2598</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f6f509df38f1e9cec6da7adfd2cd226"> 2599</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5371e9c30486690e0c8e997362e7e00f"> 2600</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6b426a2bb712c4faf3fe1611513a99a"> 2603</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0193f0b10b87ff24f9b3684303d1ade4"> 2604</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a674685787f5dc2f62cf7b4ca3320ce22"> 2605</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae33e9f910a91c28800181069fa594f3d"> 2606</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa4660bb524ea970738cada91b28972ed"> 2607</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6e766854cbe2b3febeacc4aa542d8be3"> 2610</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd505f3d98ed08d9b451ab953cf1f1af"> 2611</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29722bf21f54617ecb9b3f0d2be29336"> 2612</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb8c14f43e2c8526cb927a7f6d09b819"> 2613</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89fe4eaa6d68968a52f4c576a002c8dd"> 2614</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab72450ae2242ecb5f4ceb9940432fd0c"> 2617</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b1bae616efff0cd822f683c2c8f6fa6"> 2618</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a033296fdaf8146564b58d57b96520d2d"> 2619</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34d43859a6bee63928cbb172b0c22011"> 2620</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f0e0698aa0d34f9b53bf97c328e3691"> 2621</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6bc2e745004fcdb385584ead9361ce81"> 2624</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9c38ee5e3374123341211ff4f5ff682"> 2625</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70f3e379a6a62138c6052e1eec4a4c22"> 2626</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27649c7a90b8ba6b2d86d495176da519"> 2627</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a900df2c2c017350a1f8a271df1714390"> 2628</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57a123cec83eb6b437408d4e1eab41bc"> 2631</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3dc8989bfc59b329d7d4983749b3960b"> 2632</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8276a51faed04bc8c3d583253954ac4e"> 2633</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd06a1bd813b0145ae688ca660a05c67"> 2634</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6ce971945863c874257f208ca271e5d"> 2635</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfcd7639c653e1c96914f1e83fca627c"> 2638</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acf8fbbc2070e2436166a53dc83d5a5b9"> 2639</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11e3a97aca77c1d4f4792a8c34b81e6d"> 2640</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a210142cf31720db7e3272b882221e5dc"> 2641</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af0b6e77855d115bfe2c89685addd8219"> 2642</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a030e5ecf3442809e90480de61167eb7e"> 2645</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e466c121a8d4d42cb5546ff3b135377"> 2646</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a389cd9c1c0291df7d5dd37bc177d2dbb"> 2647</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3944e620d55eb88d3e99c3a9dea5b5cb"> 2648</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd9e4e5bea296799a4b8096290370925"> 2649</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0568927ab9a40d91713fb1a31e31af21"> 2652</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17b61e00a7c5f87818031882eeba4cfc"> 2653</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e7f4cd5aad245b2594ff35ec3ec15cb"> 2654</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a414f7f23f5576f22e95fa16bcf284b57"> 2655</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b107527d9668f97d48db1259d6527b4"> 2656</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a58fbf3b7bfa4d37afd54b1ae5b2bde97"> 2659</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad642f360bc9d3c30b9e09a12996faaf7"> 2660</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c8d8779e3ac305f8b184dce9771ab80"> 2661</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46bb775d3896fbee0195597a26307d00"> 2662</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81b75ce7ce1a815b93b159c695a8f1b4"> 2663</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a565fdd40c96ad9e4dbdbf973c5c38165"> 2666</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afae2ef1245443e5706ad8ff94cdf3db6"> 2667</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af285cea981d1d59203f03e4325c5b812"> 2668</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afee109f0832c5f807d9156fdf7d6bd22"> 2669</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92f682305dd968de2bea9e5a99b6cc0a"> 2670</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa88d2703f3b09896bc8bdd49c4b475c7"> 2673</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae117143f56792d5e5c597733b5abea1"> 2674</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb43d2cde2afb76ee4dcd17c72f3b62c"> 2675</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9b17c4598371c28c784cdcb3af13f3f"> 2676</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fe62811ebcdcdc1a6c74d1ec420740f"> 2677</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6f4b76bc5f32f2cc5fc63f9d3c5cdde"> 2680</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaca68534f5b4ffe235515c75ca74f968"> 2681</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa32a018eb523f33f2bb784e179222bdf"> 2682</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb6b31eb3cacc00d39ec4dc6e86bc766"> 2683</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2df76cab7f53f688507231124d915240"> 2684</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeec84bbf78dae9ba173a37c3e944162b"> 2687</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e75a91d8419241f0181bf1da55b4b5e"> 2688</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e08f786534081144bb869fb0b5ee01a"> 2689</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a650ddb8231b7a1e8f678ac87118a1e04"> 2690</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acaf20eebcf20a26ae5a47c62207453a6"> 2691</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3894c472027268df26b53670c857a659"> 2694</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ecfcc77e8d83d9f3dc94ed7e2074c41"> 2695</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bc39d97ff95e176f0b9c2fbe81d9e8e"> 2696</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41f8778ec29be0f1ed931ed67bc14591"> 2697</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd6a205dd6485ec529fb910cc472d0fd"> 2698</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7b80c12142408f91aaea36ecd564304"> 2701</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e80773929811e3099a4b021b33b8a0e"> 2702</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46187c8f191765cfdbfa67e8b47cc11b"> 2703</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f8713085c47755a70e211359a2e92af"> 2704</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a37328255acfaeddde86db5410957860b"> 2705</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a436555dd0153b6f7b4d6f5182309f768"> 2708</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90f872423f0f6f3f447fe171e3dcfdab"> 2709</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3325fcfe78856dbd6923976faafe9dd4"> 2710</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4f661a483cef635b583f81127e61e7d"> 2711</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5465943b5f189ab9a6bea1112ede9219"> 2712</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a31be26537bdf4bfe4e9761a6e61c68c5"> 2715</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb726ab034b24d6a752de5022416fee3"> 2716</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1690f22330292655ea97f52b45b36225"> 2717</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc77c5569cf6ae7817743b3597615203"> 2718</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6833d3f9638889b98013dac7ad1a28b4"> 2719</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5767fd402e874f5c8e299523869675af"> 2722</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb76f138fbd5dfbc640930b1881f1730"> 2723</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a450bde6e981178950428be0d5850f88d"> 2724</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4fed9b57d770aefb5fc1942e523512a6"> 2725</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac856a366f77d34f1864985101e8bd50e"> 2726</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab86817d42ab8dac281ea85222a149387"> 2729</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3bca752ab4c88ac36bfcb2996058daf7"> 2730</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad78b302ec2f9f860d792ca3744a33973"> 2731</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e3cd234462b4a95a2c53a77ba143917"> 2732</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d0ded9aa13f2b311c45e7b17f750b4a"> 2733</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">// Field       : IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a020be24dee4e4b73ab6b617141a7a43c"> 2736</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c3aafaab281d12dd273d2b7f4184aa9"> 2737</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3055ef2874b8ff431dfcc07bc0a131fd"> 2738</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6de40cdedd5041fa4bba9b48c1d7448"> 2739</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa73aa61ce8a496a6b407bf920f3b6b1d"> 2740</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment">// Register    : IO_QSPI_PROC1_INTS</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment">// Description : Interrupt status after masking &amp; forcing for proc1</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3466d357d3c9293f32fe5694b671a13"> 2744</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_OFFSET _u(0x00000230)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af483a017a7333f511e3c0c18b0951ae9"> 2745</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c508a3a093ab5f8c3aa0a73db43af52"> 2746</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ade6ffb20423910f8bcb802e4d0a84a96"> 2749</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe5999a46c230fbc7d7d91b5c226cc23"> 2750</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af04288b24691c25ce9b21630aedd0e8d"> 2751</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17c6f1bc45fb61a2828a35d878d9d661"> 2752</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae63e56accada103ffedc66cabd6741ee"> 2753</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a962ca94683ec50836d835cd9c431fce8"> 2756</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7d4fda2bf36cf95c1a3b39a9c2aeba9d"> 2757</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ba6924a63053d074af7afdf9b6266b9"> 2758</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfbbc63e9d31d8526b26b130d55653d1"> 2759</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22f72bb23248a6d357c71810813918f4"> 2760</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b828412829f6b6d895ec63662a04fdb"> 2763</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2868c56856d9b08ce78750193d8ea058"> 2764</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf998c3dffaa21e4f9f920079636081d"> 2765</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5167834acd97b14c68723252290ee27f"> 2766</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb9b2c47d08ea7d7163490c3a4ffa9ad"> 2767</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#addf361ef8d6ef098d9b636cec19ad1b5"> 2770</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7136565e397c513c7dd0ba1ce8260dbd"> 2771</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ba8e7f552226b77c7065c39cff292e7"> 2772</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b4239f69eda61c97080c7ffdd671b4e"> 2773</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fec9b954777faf929e983f2a78558a8"> 2774</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd2e7f9e676dbd2f1f027ff811d2708"> 2777</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a4ab070ad2c9a9ea1eaa8754fe2a956"> 2778</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae594126c5da4426be9e5b11144883ffe"> 2779</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a043f5996c876210284eea15819b56f42"> 2780</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa27770e361eba07d13a51a9c40039738"> 2781</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92803747060bbe91f866801ef6b7e843"> 2784</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48191f6cb6b2a38976e81987378af51e"> 2785</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c1a4b3f2d86d27c5f278a2fd36994cf"> 2786</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24c915c17d17b969c6a92cecb3d41712"> 2787</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b205d2f2bb401ec9034b091182c3586"> 2788</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4306d7b4596e1bdf70407c80d8426115"> 2791</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac332a9104ea3a1dad5d7cee1cc943e88"> 2792</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ec42f94ce7f21528d4eb9dbd9879a99"> 2793</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51dadf60372c6b20b841a70b333f4135"> 2794</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2670d7ef9252503c3e1275a9b5ccc977"> 2795</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3b65bf23942d31cd9f8a1f716f86ab2"> 2798</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae074858d9ac21ae634c87e20e3cf7217"> 2799</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6a9468583528057bbfed708ed74d2890"> 2800</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc45a7a0cb1984622111e6f0d7141da3"> 2801</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aabeb1a982466cba5710ff176fa558b73"> 2802</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7c91bdab5def339a357bc635db8999a"> 2805</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a222ea99c826e179ec5705063168a831c"> 2806</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a506a75806e8419d0bcf43e4543d629ac"> 2807</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97d8a0142728f06993fd995131bd9504"> 2808</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22777764f56109a5ea90ead694706d5e"> 2809</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a826162130abafd4938aa57c73a815a8f"> 2812</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2eedb4fcefcd862dc2869e8b54311dc0"> 2813</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9133969706fdbf4ad4476f8b972a356a"> 2814</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8429afa640d8db3e5a2918b0f080533"> 2815</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9a30bab02583559c51aeb60ddc65556"> 2816</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c9956e3eca73662731d259303949a7d"> 2819</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11b4648fc62c43e5d3bab08f17783400"> 2820</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34e23a6748990dc3c0d345d32d8b6f18"> 2821</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84aabba2367a73f2f37da5d4c634639d"> 2822</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4798b847c6b28f44ce619ef55db1574"> 2823</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a1f5ffaf330ca2de90f7dd0eb31d86"> 2826</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5983bc206861195ccfd8d9add7e5da84"> 2827</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb618c068d7b0d946991ce795f5c78a6"> 2828</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51c115e77d10ad3fd6a69ee1ea55e8e7"> 2829</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7569c54da5ab0bb6629751aea60566b"> 2830</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ea5abb47721f72d0db4c048f1538c23"> 2833</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a135b460ce6191b8ba34cd52e14c0a947"> 2834</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac77448457b6214004caa35b31d1fefd0"> 2835</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa600b7d6c6674d6c019e95ea71b54337"> 2836</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4770e174e34f11f2c6df2b4b70b1c1ac"> 2837</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8197938c21a76b8b0d46e12a0753bad4"> 2840</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fcb9843177fd9d63cbb7057f185298c"> 2841</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bb1102c49e8403d132580db26efc1b2"> 2842</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a8d13e130f05ed0a3f6d302bf1892c5"> 2843</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7597bb6e379d4e937375cad7f652a90f"> 2844</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1cad8094d58c2ade2dd7631c5967af4"> 2847</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86c3ba00ba91a2d2e5af66f275c59842"> 2848</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89ab96c5b8c6e84f6add9b157a82ff2d"> 2849</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6d86308770ed65941bfc0c71791bc162"> 2850</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae65ebb069b984450fd31c7b6d64b0c21"> 2851</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7ce714a6ecc52cd9fc8d20af2196c53"> 2854</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ac640ef7075899c2d1f4841485e28ec"> 2855</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d3afdf9b299bb766438af4777d09562"> 2856</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a837ee08171f917ad5aae50adf0fe1cd7"> 2857</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b8f769a022ea2847a944bec46447c7f"> 2858</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a672ec8d14f596ad4c952773c11ea353c"> 2861</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56854e0eb6bd3e064803c9d52cb413d4"> 2862</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41d87a619b286eb9c56f9273c9525221"> 2863</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ee277dea818f26eab53d43aaaba61b3"> 2864</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87e9f4eb92a1ca2012dff3a3b5d3ae42"> 2865</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add64820fb84e174bf86743e65d5350b1"> 2868</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5c2f47621ebf042507a3291ca6ec2af"> 2869</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4fbc6879fc25dca44056a930945b725"> 2870</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2e35f49c752689d304fb58f55e62dac"> 2871</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a080fdf1947cdd150df9b532b02f67165"> 2872</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65a47a3f4772f8efc4ade7d1024a08dd"> 2875</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3d00d8dfb066eee62daefd71b125b4e"> 2876</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aecbe347c665daa58fb0ba3a7ab84b87d"> 2877</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee1111e68fa544266c6538ae7c2e06d1"> 2878</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93290f38fc5fd5bf3e5bfc2811e1498f"> 2879</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ae71b117adba4523bd7c98288d471cc"> 2882</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cf2c28b863873b4996400ece7d1a794"> 2883</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa838be076a7c4a1f231514e414f27e1"> 2884</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa80084e55c55a93f8c915e1b814efca9"> 2885</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b72fb259a78e0c3381b5b77cc519c2a"> 2886</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a118313329eea0235f3bcc834a5918492"> 2889</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0007d72a44c9d3f8ca1852b162bbb125"> 2890</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95f44aece54c813c4f38ef488c3d94a0"> 2891</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af40189f3e6cc1f09b54df6373128fcfd"> 2892</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a176730f174f78f0804d549baf40f3ece"> 2893</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a21b3f04bc70734be7580def12f6010"> 2896</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7c914c15c210b3ce485c9ac224542e10"> 2897</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a766af3f769c9fc376e58758428d8c73b"> 2898</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17e8f2f5ced46483ee8eca5fc0da83a7"> 2899</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac404b3a89b365b9b0fd2cbd2410937ce"> 2900</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7c05f832355516313ff9da04843eb1e"> 2903</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa506796afdcb3b19e8c96fb6fd3e26cb"> 2904</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad78d7a57510fe89fb280bf336beff14f"> 2905</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2c85f2e365e3245c934dd2012842eaa"> 2906</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f46806b69371313f892ad4d90a21c6a"> 2907</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96031dd1ae33de9fb66087149916fe07"> 2910</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0faf6297a7a45368c9ccc0b6ecd272db"> 2911</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae55192ecbbaadedd112830870f56e697"> 2912</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ae2edd34a7734d9e7d809b6f3a0ca20"> 2913</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1df34adc584866506a22c53f49da86e7"> 2914</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14dfe7ad85c27909bc94bf8c9ce63a53"> 2917</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed6952e367f720023f598ce93f9c2349"> 2918</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a016a35944180649f3d4663a1de86ff"> 2919</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a699e15054823ac31065bffdbd32fe8cc"> 2920</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b55e82474d1a321583c2df51f534ba2"> 2921</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af97401eb6a44b631519afba814cb295a"> 2924</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e45f6e7458918b824a7fcc00b29ce7e"> 2925</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa25a1677dcaf37ff7b6df04cbb78329d"> 2926</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19041ab95143ba40446a48cb758f66a7"> 2927</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59d2f66124d9877dd55953fb1dd3ec99"> 2928</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ad0202687d860e7f6df34309e0f706e"> 2931</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97fb5659c0c563d86b1c8567bba08934"> 2932</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec39356660699dc44ef2db796e594d34"> 2933</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a475f669df8ddf7fae2169c4d04aa01c2"> 2934</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67aef7500d49c632d54946988557c880"> 2935</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7990d92e1cac01184010a23401043916"> 2938</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4"> 2939</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9bb497d23e3951b5a551540a0e7b2fe"> 2940</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9439c3dc3010a8f0d024d47d07d7a729"> 2941</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0fe95e5713179c8b9d7cec3d64c7cbaa"> 2942</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82a60ff70d73763494b5f94a2d9c3e73"> 2945</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aadbc8f705828dc5ed7154a72b4e5f9cc"> 2946</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a216ea8847449a1418bf241719be60e46"> 2947</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70a406e2ae642dbb80b228836524761d"> 2948</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e62b5588acecd9f0186d1a359d1b063"> 2949</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40d7cd94a93f81c7b6461a568e4faf90"> 2952</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa199658d530b0436d16516225a9b809d"> 2953</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86a3727697848addb75db94886c279b4"> 2954</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc6c30ee7e740e945a0212edeec835c0"> 2955</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41649225b76a67e93473fccc8fbfbf44"> 2956</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae14ca6ed78adf4d219674c3439f5ab99"> 2959</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3548d58444234e8d43668a5465736e4"> 2960</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a992af0e7ca3afebb91bcb2e56e99a7"> 2961</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e04a83f0a38baefad88f271b84a1e66"> 2962</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad718102a9c628ff43fc5cc0ebbbc3e58"> 2963</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment">// Field       : IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a151cfa680caa9ff18a6dcca20d781203"> 2966</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a732588844fa7431ba917f8d62862490b"> 2967</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82ea609c07d3575e30717349870adbdd"> 2968</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa48d4b7512114fd91696d8cb6bd22baa"> 2969</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5cbf3e0031bfc29afa779073ff8a818d"> 2970</a></span><span class="preprocessor">#define IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment">// Register    : IO_QSPI_DORMANT_WAKE_INTE</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment">// Description : Interrupt Enable for dormant_wake</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8b9f77ac03496ab071b842f9f1c36e7"> 2974</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_OFFSET _u(0x00000234)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84606b1f118e5c6d9c9042f39be4b832"> 2975</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a3b66de4612b76aa5c7a86b3a7ab33"> 2976</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70ee837724501d210ad015f979b6d9f1"> 2979</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ffdc90e0577dd20ab5e7e64b0726a32"> 2980</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e9322c21df94bcb491629f4c2ce4dee"> 2981</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38cc97af6fab4b062f2585c1cb897188"> 2982</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6599f1600c231500ca13438ab50dbf5"> 2983</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d521d4cffcdd2ee8df52dd4908fbc66"> 2986</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56c63b65a37fe030c5e555f7bacdfd8b"> 2987</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab074f36b27c97e345969651cd788be1f"> 2988</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9f594ecf2517d08cd0427ecb3810d29"> 2989</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac28de7ab8c42e3095c1bbc00b93a0281"> 2990</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96f99845711a2a2b1db0640f362b3612"> 2993</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf2b134df0144dfbc27873315c94fac8"> 2994</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a444ba4f56c3c9fbe5831d0430941fa19"> 2995</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeeacb76ea0abc83be04a51467bd2dc05"> 2996</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19a0d3842bbe4694d61f0f0047da43eb"> 2997</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdcc52be22780ab48b2dcd42042637f4"> 3000</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3ac8eb306b61b18dc4363bc40575769"> 3001</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adeaebcda3e488691014e39434157f658"> 3002</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4844fab40ed560a979d6a98a513a3ba8"> 3003</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a449e6a0cfca3e56be19cee53635c8f39"> 3004</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a616cc1d94ee2f55cb0dbcd215fac1541"> 3007</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f0ddc64a1cdd77d46301d67d268fe3f"> 3008</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f83822b54032a079fd5318699e246f7"> 3009</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a472e5131b6a71904bcc2e2193f0b5"> 3010</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4002577ee0cf55fa256f08933369028"> 3011</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab89bfa42746ee142f7796c5b8f05f2b6"> 3014</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7aabb484b4e6190db12a6b97e8b2cbc9"> 3015</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a086ee1cf34cfd22e94e6d1184174f54f"> 3016</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27c740e6dc2d1a31f7a62099d2686baa"> 3017</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1dc12aa5078dc5247381eafc725bc1e1"> 3018</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abec535e9a2d5a2c98b9eb624abea19c1"> 3021</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ed83aa599ad07ad1e44fdd65919ea7c"> 3022</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a59303da8cf6780ea71bca38ab73bbd"> 3023</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a170ab8ea0c5c221e980783cf4c3c5715"> 3024</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a694e85bb06f417569405619de8942054"> 3025</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fe2ce7537889804ba78b7c62e88b98b"> 3028</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f2f16643e91fe678b96c1c034163a60"> 3029</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa93c70754f95f9dff135828e8b5db3a3"> 3030</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52bbf584e4a203c37f2054fd57209389"> 3031</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa275d405e57999559cd43360d5abb94e"> 3032</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11a29c24fa06f36d9287195f41762542"> 3035</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a538d0656eb84f578bf3574f0bdfd5033"> 3036</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ac9ef15eb8870fa1c7627250aeaaf3e"> 3037</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b0f3f59e59715ffd6f35f1f13329e1e"> 3038</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa19784133ba73e82db0007852d97fd82"> 3039</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a07b3177d00c0fc9f1872cbd6e0039fdb"> 3042</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd19322db0ec31f0f0a1754c28be05fe"> 3043</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c7230105bbf9ffd18796de1d386eeb0"> 3044</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1679613a030f4f321d8ebeddb2a1ff1c"> 3045</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0cbf90763597efd733ea94a3d0a4d4c"> 3046</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d108c37683f591f4b1a5b585e70f9d5"> 3049</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca8bd4d3bc4dddd30da65304ea26dcde"> 3050</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adffdee5a1df2fc8b9624d78a27e63afc"> 3051</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a900ce8d98f7457ddf6b34b2e46d90cf7"> 3052</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94d436155b24f962373fde08c3022eed"> 3053</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89eb0e36b2388e020c2841ba53ad1b82"> 3056</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc376dcaeaee300c2089ba20b7262afe"> 3057</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abef7ecdfc929cc6dce1aafc39a03ecda"> 3058</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ae6728c2b65462cee1ac64b12f2b73d"> 3059</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacd7ab8b7e588ec7d3ec9f2eb3764df2"> 3060</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfa31af03a7bd6ed1aadecf24607cc52"> 3063</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fc8ef82abd5d7674e81db62d045b7fc"> 3064</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0354a44a251f4b9ce89ea70a0fba89d8"> 3065</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7676a547d6724df2f26d44ce3d0efea"> 3066</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc3a6f3de5f5d6008649d3088aaa51af"> 3067</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a71bb56a0f314feb987cd3c5b2c190a07"> 3070</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a05f06a657a2a04d10e4d358bc1ed5304"> 3071</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b2d1da173d58cc97b2d0ce3c4633046"> 3072</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b025f20f2c914aaca498ca45af1030e"> 3073</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acdce0b772611ec96c7f4a2bc2e58e8cf"> 3074</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a816da4df212841249e86490513beb031"> 3077</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c7ad36a13d869017ef57b1f365952a7"> 3078</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af46c82e5715211ddb9a89945e6ac2374"> 3079</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accc5904a8b5735c58e4bb06d6c716c63"> 3080</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acff11442a817448d8473c66a3761aa74"> 3081</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4bd4e7e359e4049d4447737fa01b24a"> 3084</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbdadb6df0508c58077619ca26db2753"> 3085</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2daf7b672050af5d98226f75d18df60a"> 3086</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff3fa672000021c8c707a9b418246341"> 3087</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a589c2589997f209509337155971a16f7"> 3088</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac62989385fc6892cb9a99cb7864c0d75"> 3091</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a245bc640329d6b69fe7a8fe2d690e61a"> 3092</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3dcaafe897471efc7e5552645af2946b"> 3093</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3635bae640f918c9d63d611a015f9884"> 3094</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00b2e0e905de6877b8df0fe2f2bf8f95"> 3095</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3171cbbfd76b181bd2068643e70f13c7"> 3098</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab802d97ca93e65ae90e1f1f3b28edf4f"> 3099</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51647f614c6dc0f8d5987ca83383266c"> 3100</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff4e9ba20e66ab17c2796a887dab51c4"> 3101</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a162ac821d8dabcda0805f69d9d710462"> 3102</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42fe722e9bbb21f0708adfd377d90364"> 3105</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef6a6cba556f3edbc444fa49d32c0df1"> 3106</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fb06f4245672c4c6b61a490206e42f3"> 3107</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6525da69f9b719ce1ba95a80b76be1a"> 3108</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16fd956089be4e5166feeb68ac9e38a6"> 3109</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae18e9b581545b60062d21a8ac6084a68"> 3112</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a935ef73cf72ed193941d9a533640fb17"> 3113</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4bd9ca589e8fb2f7065df386f484f8dc"> 3114</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab504ed1c5d3d48e793c7614ebcb469f8"> 3115</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaaddaeba57a346c85075dcfc0f31f973"> 3116</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87b157dcd27cb8473cc875de340fc6e2"> 3119</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5642ef77bbebc2efeaa9cb165ddec655"> 3120</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92a2a70946b9f25312cae77836de643e"> 3121</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab22832a75fb751fc85f123e93d5f32b4"> 3122</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f9eb88451925a2b882b70b2cce28c2d"> 3123</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f3039f3c072b7ff42d53838a397355d"> 3126</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a036acc4f792b173c606b829b67e705ff"> 3127</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67aaf0b73b3b412224ef3969bf2e6bd2"> 3128</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa654ff1984ec446774b60dde9d956f6e"> 3129</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0797fd656cb52a06b9c720e4129e4d80"> 3130</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a573f58bdaa12d393d744faf90b0af269"> 3133</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03f617c72c7de6193c8f26093907c8ca"> 3134</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c3357afca1e95d735fb242fd3e925ec"> 3135</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e1dbcad17b2eb5db3136095fd64b5a9"> 3136</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d1feed9209f4f916dce30004379b221"> 3137</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3db2908c825d1cd6a6efd3bc1a5a9cf"> 3140</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae9c4f9745e229923fa5175547ef22745"> 3141</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27873f3a817fea054da1f777e590860f"> 3142</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5bbccf320eac7d711a5b3c99c4af467"> 3143</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaedbb2ba0f135856324279ad41e21b9e"> 3144</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5db8dfb4d70292cafe6e8e4b1140337a"> 3147</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a211f984b8ef26764e8e8c6728588184d"> 3148</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7713493d9be8dfb3f7daecc8ffc6093"> 3149</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a08a43fcebb9131f198b9875a29ed84"> 3150</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77e48328e7124015e890d7fcd0eccb3a"> 3151</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6e0e90f83c3dffa563e05ea8b6e3333b"> 3154</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a988e0fb08234d6a578c4e6f2d4297578"> 3155</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a791defe32dca8d8ae65eb7588e2c56fe"> 3156</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab64991b73d892a0b8e4eb762f5ed765e"> 3157</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7baa68d467ce2280bd7e31130fde587"> 3158</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c5f9fc056f9de9109b2fba1e288a0a5"> 3161</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af90d95cd5253a2cf86df4d66114add91"> 3162</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12775aa1b2e835ea465d93c09453794f"> 3163</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9faeaf7944ab4ea5119d866929ba42bc"> 3164</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a179da1c8044c46ebfcb9ae284e6262"> 3165</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab15288814516deadf41cf71843a523ef"> 3168</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad80911e3448a1198dc1efa7075f52814"> 3169</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a936f4fd0ebbec96565ea03dbc6614a0b"> 3170</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac77a59fad57277f787c5b6cc0b524796"> 3171</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33e4cb303b8106e51d200b1bce2741ce"> 3172</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab218ca8c07f3c887c0075b1f93d07c33"> 3175</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6b79a7678ebad6642f6224f5c093283"> 3176</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6ab179700b801c58cd931e07944d4d3"> 3177</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20de14c2960f2301e2634d77ce345ba7"> 3178</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00f55bc48ead2510a9a7258219600cdb"> 3179</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1abd70c6a28db01ec12096ae518a0c56"> 3182</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6252a24e89ea3a8a27f848b106ef3be3"> 3183</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6ec546834a2ede4bce0a154a96c0812"> 3184</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae3b2c67ce53b32f26815b2d323ea1bc5"> 3185</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d6ee96b04e759721dd7453086d722a2"> 3186</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77c65ad2d512099fe234385aa3d5f6aa"> 3189</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac374151023ef2e28253a4a6ac99a912b"> 3190</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab78b0cf7762d48abbaaaf17e5fef2c5a"> 3191</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60b80ddea553c97a3d8c820886dc9cad"> 3192</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6b120a1a9c8eeeba6e4e2cf1f1acba3"> 3193</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9170ca6d9a6fec308b5ee4ca33e32205"> 3196</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a722eacbca9745daead94b2a8cf46d227"> 3197</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d7cccaa2329bd65462b55bd76db8e6a"> 3198</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a53dbb407899df174735ea284679e7330"> 3199</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a44bf842a955a1557d6d5d9c29cfc156e"> 3200</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment">// Register    : IO_QSPI_DORMANT_WAKE_INTF</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment">// Description : Interrupt Force for dormant_wake</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bcfd9854575f323e31b5c54e55ed84e"> 3204</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_OFFSET _u(0x00000238)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a246784f9943d75d3289a8ab3b84f8184"> 3205</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94b195c7123f115ef87c7dbacae24495"> 3206</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a541a2ab4991c3007966489f8f0732352"> 3209</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2c911bbb3dd484025476efa3b771fa3"> 3210</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae635a24426adc733d9055e181e248a17"> 3211</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6f061508b637427996754ecfe67842a"> 3212</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaaa3ae7c2e263a9dbf2c46712c27440c"> 3213</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42f8792180cef80900b920ae937bb3e1"> 3216</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e998b5c88ceaeab9c7ceeb1466c0ee0"> 3217</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a056f873d3111a2fe9d0996f6ca50316e"> 3218</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a1f645860ef3b984ce501e24302e6fa"> 3219</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd7a7db80969b297f0d28078a621caac"> 3220</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4594372dc56a021e655a70581d3ed83"> 3223</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa78de2e12100f7cf1356922c9ff1ec6b"> 3224</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1260793d98f6091f7766204fea15d0cf"> 3225</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae77d81d8a923a2de822f51860b404383"> 3226</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97954293ca083835b58d1977d719cb7c"> 3227</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3375ea5f18d61890599fe3d3453360d"> 3230</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1d738813933293de59a54110dd0404b"> 3231</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a58eee9e26998234189d7be8357cd884f"> 3232</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91441d6b714ca9eb73c982c0a9401d28"> 3233</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0606fa360eba40e60eef46cba96ad024"> 3234</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2d44ec1ebc22b4fa0f9fddebd79086d"> 3237</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7bc2ea519437ec71134e5abf8e29065"> 3238</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacad359f4e2f0ecc71cd7a6af2c9df64"> 3239</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec1f995cdb5eca9572e833235d465649"> 3240</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a147c881fe1b4a7148afc7f96db919f8f"> 3241</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bcac09d40c2902b057fb12663620fab"> 3244</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20bd97d01f404f72d95ee4620719069e"> 3245</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2985044bb5a119154f7373505ee2fb0"> 3246</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c13af24ee754a20a914466bd2246b6c"> 3247</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7e720843a3e5a6e6500397b4236b3c6"> 3248</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01b07e98be49f4c11cf9f02346f79ac3"> 3251</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4941376466daacb14718549e7edc8e8c"> 3252</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5af668c21195cf3cc68648f5e50a7e7"> 3253</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e243e714196b474b9d5570cdda8c83a"> 3254</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad79d296ce51ce3a35dbb4a6ede98928f"> 3255</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7c8e2439f593d3ca66cb78bc3d4ddad6"> 3258</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ec88f943fd4b129ceaf0650e0a243c5"> 3259</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee7d0d24746b4f2471c91c3482fbc279"> 3260</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9bd3b27c157084e04bf5676ec0eb0f44"> 3261</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4102be27e2bbde087e8c1f128643daa1"> 3262</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34916bc2766dfe683abf9e4b7f849555"> 3265</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb67b12d4eeb843e52dbda3e4848bd74"> 3266</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2809fedec5eecd733cd19335cbe2eb10"> 3267</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab020f19e887ca6716a5e6b8ff39ba403"> 3268</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb9f76c408ddcb74724e06900b258c4d"> 3269</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7942881438304e814c6f54acb8a237ec"> 3272</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a897dfd5f8be6ebb20622062a2c12b6f4"> 3273</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46d6a6c54a4d49da26fec0e549fc3346"> 3274</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a461690305388beb84085aa60bcc235da"> 3275</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac417efc2d3bd82565dbe8771d8d03c7a"> 3276</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f7cf5df848f249c0a4eaad7cf90f858"> 3279</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7de88a7393b12c8f7c6fce571124376"> 3280</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13d979e09266321722bbb831c4cdd901"> 3281</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5db142d1348589f5a5109e7d193b281d"> 3282</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8e1cc3262a246e6ae4f2443b8aebe32"> 3283</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5366d1bdd2ac2ae7fae66a681709dc1"> 3286</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26ee54db52b045978bf28840ef5943ef"> 3287</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac18197124bc495106778f88d707f574a"> 3288</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e96eca3c7117963c23713ad9d2dfd7b"> 3289</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08af782a6408827171f00bfd04b60daa"> 3290</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9223fc1f3e90fddb40529966c7978977"> 3293</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09d5c85af8344d6590792efcc03af8aa"> 3294</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f2255c96370337a994fd8f631c548b5"> 3295</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d68badcb204a049426e67536995aae2"> 3296</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80da8c8cc710b3e9a8ce8c8246b6b6e8"> 3297</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a969c689cc4ac85d71e96ccecbf7c3b6d"> 3300</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d30d110ed36257072eebc44b30a5ff0"> 3301</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10ae3501cfdc61bfae7452ad1d469e81"> 3302</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f1156a34c7d2d1ff5d70f66792b87c7"> 3303</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad98639f85b8151625b2e7bcdb878a8df"> 3304</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa53d05998d19ab9bb8cccf3db195587"> 3307</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe27ad47a4450f26c98ad34286c3cdf9"> 3308</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f8dc8de07d9675649e83e5d5f4d000e"> 3309</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87628a5a462d7793f5e92c424678777d"> 3310</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6feb383b62d5287ec55d6d241aa09183"> 3311</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad6d167c1be65cc4d9535e10817e62f4a"> 3314</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f62aa2bea5c654596ab63623965ace8"> 3315</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a6ce751371241c8f5c07a26c420dff8"> 3316</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06b2b7fd995ad5fcf216c9727a93cf50"> 3317</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d8f570f188a745337954328b6011fbd"> 3318</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2294c5a51cd789183f2388c7cb66807"> 3321</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdbf2ed21c18d3e31cd42b4651eaf583"> 3322</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ec7846b84ddd129adedcbb0a791d538"> 3323</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8e7b61c270974572e7c7a64b09d4fef"> 3324</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e030c277b3b648dbbb4078c8bac141c"> 3325</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e0040b9077a93381c91eeac0f77b725"> 3328</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b0e0b9dc14369e937e019b153443b22"> 3329</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afda31c979a22c2d581ecdb92f952316b"> 3330</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0dd67506b36fa9c206c994a31ec5730e"> 3331</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a79c326302dd4e6090ee10c8a2f351874"> 3332</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaee772516bfb0da119070c8f4adfb1af"> 3335</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a839fc51ff020baf366aed18ff808d074"> 3336</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8db22212a72bb689c492ae6b0a30a14f"> 3337</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9840efcdbb4b685ebcfd7e51690eea08"> 3338</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4799d05ba9bfd18044f023c92a2815ba"> 3339</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42d6b420aad492293090920da3526c2a"> 3342</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7bdca8dc692f16708c56e4266ad5999e"> 3343</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ea3a68101565a7a8a359a6fdb475b2d"> 3344</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04ab880454f21cbf5a2228ceb920f2d0"> 3345</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73fa34596cca1231fe8e39ca0738988b"> 3346</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affbc776be79f29a75d0bc91d2167c0fa"> 3349</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a273c808b430a9693144128c812b3c839"> 3350</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a732750b12bdece447f41a08289f4f4bf"> 3351</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a63177fe09221a664b14ab15191836c0a"> 3352</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5635be5c71a0aa264adfbcbe3d5f022b"> 3353</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60104cf50b096be5282291b0c66854c4"> 3356</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5941d7e1cf597bd786e63fdbec23140a"> 3357</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15f8d571fe695f9f9abed25621536262"> 3358</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb3738ec29aed5dc106d4aa8e596580b"> 3359</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd725bb4c39aae3a0a68ff67543cc7eb"> 3360</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa595c4a6572f520b04980f2e28826472"> 3363</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3a38eabe5b861751e37a92fc5d2d68d"> 3364</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8fe69068187045fd2ec65894c290b390"> 3365</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab33232b5028e3d5c17def05530107f3d"> 3366</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8808c06b30b9e96da516ff80334edb2"> 3367</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca56a7f4a0974d4a79997f3a5c6c7cc6"> 3370</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af15fa9733908901f13f58f9d60634623"> 3371</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6b2e6d3b72e053b979c0c258dbadfe6"> 3372</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb8ba3450ddb9770c13fa8ddf00d2460"> 3373</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af712bd3a4da6a18821efefe89a5d331c"> 3374</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a299cb00abbc838fbad2bfb5926b37681"> 3377</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5e0776776aac78d1ae48b52e69713a8"> 3378</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3dbc14a59505f7c01bcf7b257f8e74ae"> 3379</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9dd9c4ad2729d0ed3610cb5578dc7dbf"> 3380</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0bc32cd86be063cf65ba6fafd0b26a2b"> 3381</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae9c9f9f689f6d67ca25a9f78eaa6cd1"> 3384</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa59128384e60f54669d9488176839b65"> 3385</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b230d145bf8b980112747b8533d1531"> 3386</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeaa9c8e45e4f6a4b53f22999fb895876"> 3387</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a742598f2fe942563cae25c9878b63faa"> 3388</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a842842a3b979d29b6789ce2dd86bfd"> 3391</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16c910bc531d9d4999ff789307e94396"> 3392</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0458ca7c138a82bb7cffd9347792a120"> 3393</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a87625b5770534456b3cce0cd6f79b3"> 3394</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03919eccdf3b0e7f071dacfbabfb16b0"> 3395</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15ca87a64c063b91a60ba5719d27a16b"> 3398</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafef8d4d1250476cca3b0ebbd2eb5463"> 3399</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9726b216723245afc6bf540d7a2ab20b"> 3400</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e8cc678bdf4bf280a743c816a2e9121"> 3401</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd436261646d31e4eebe23c82530ae20"> 3402</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2d5af5c76d6f95e2b062bf20f1185c6"> 3405</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f764b61a0a4fe9e1e0c39dff1fac3c2"> 3406</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb1a391f273117d41cbb50eefd9c7cf4"> 3407</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47899aea15d0fb17eb61740d76465f6f"> 3408</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a748d8f60f53c8ad492e295512ddd19"> 3409</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada6483a647be2f7716eea0973772f19a"> 3412</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad127ce30f7939bfe008ebf5b19ca1415"> 3413</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43ec7d98c9dcb546d01c24b56e24ba1f"> 3414</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34d2451a106f8ec7277c03e9926b22e3"> 3415</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84859352de60b38940e6d28a46f05c62"> 3416</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0daa7825cf191d024ef729190e37197"> 3419</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2192c2117cb18d9e13b6259a20214404"> 3420</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af334daa6e2128781daa8071e23e138a2"> 3421</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab84295783b77ad164e10309aa9937aa7"> 3422</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d5597b1b578b90d62ceaed692a87203"> 3423</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5e19c92716bfb742f6247ec1b5574ef"> 3426</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36421bac08380dcd8e61a16c3004c536"> 3427</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92d06bb906ee63fdb3c2a5f3e6d06819"> 3428</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3766e2f82103e9c08d5b9bc107be22a"> 3429</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d97b7f0c2b503af9eecf722dd3800f7"> 3430</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment">// Register    : IO_QSPI_DORMANT_WAKE_INTS</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment">// Description : Interrupt status after masking &amp; forcing for dormant_wake</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a664b96ef164b66c1dc1e7745749c3813"> 3434</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_OFFSET _u(0x0000023c)</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27c003e428bf898c066fe7e719682d36"> 3435</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77a59befaae0a425615fd908caee544b"> 3436</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a949fff54709ea85423d774f77bc183a9"> 3439</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80236690da9c72dfaba72c20df2ae26e"> 3440</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada75aabe5705855b0abb5e94eb627728"> 3441</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB    _u(31)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af4f57d084ca6efc7fa8e79c7e5a1328a"> 3442</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB    _u(31)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3aea5b0a76495acd3a7c107e98eb622"> 3443</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c3e055ebae21f51f96dfd69ce409d82"> 3446</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6801e0ed0f87b8c9fd51783440f5da26"> 3447</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8226b7e476c52441f096837d30f55923"> 3448</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB    _u(30)</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a840477031c0a80181ee38f54c40abc6d"> 3449</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB    _u(30)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adbbefcbf8e4feaf66975ffe3bbbd6a78"> 3450</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa6c8b269ae57934bc24ab40c53792c6"> 3453</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1dd3dbe796c9b54d96c03556fc214604"> 3454</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1b3870289723d48fdd524fdd4590306"> 3455</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB    _u(29)</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a345e2065600fc327531034aaf2ad037c"> 3456</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB    _u(29)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec6ce702487c954811947189c1d11e81"> 3457</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a608fd2f9afe1b77bde4372820fe48e63"> 3460</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1bbfb48f5e415126d3d05c1e59c63ac"> 3461</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61bfc70770504d38751d0ce33904f1e5"> 3462</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB    _u(28)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43eea342100b17d7d8199ee7a7e0ce50"> 3463</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB    _u(28)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a488493f54e7e004828dca34bbb4fd253"> 3464</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae16936547ed0b9e26f2b037da24460c9"> 3467</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91507cbfdd726f240199db695aa48c6f"> 3468</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59fef73746c702ddb7af7cde68f22078"> 3469</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB    _u(27)</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0426801cc20dfba807b297458e3b2478"> 3470</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB    _u(27)</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1efc069dd1ac07b3a47e39cdb3d0806"> 3471</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6268ee60363ed1cfb7ca6f6350d98bb0"> 3474</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae75c6c5a28b2716a135455506af7f529"> 3475</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdb2f0a0e9a3f3bd07a02cdcb0193882"> 3476</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB    _u(26)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a286ea8e7cc35566ac991c8b864c9d558"> 3477</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB    _u(26)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3163741f6665f5eda4e31a336f05acb"> 3478</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ba20bd736fedbc62ed8e407920557e8"> 3481</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff1a7f698e3e71f48f615c3972c6e222"> 3482</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adce9aa4fab4530019984e179a0e8603a"> 3483</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB    _u(25)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a419e3e514bd8dfa32daefa2d849fb4eb"> 3484</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB    _u(25)</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada65dacb32b3eb7767592ab22319a841"> 3485</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab76bb62c8dcd5803bafbc34d6c2de75d"> 3488</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af80e0bdc772af2f01330855d82ef7e38"> 3489</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2ecf7a034e85f093e376e87ed3b6747"> 3490</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB    _u(24)</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48920ba0b4ebd20ec198ffc79630bd98"> 3491</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB    _u(24)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2201913274ad9c7e6f5797187b87aad4"> 3492</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6850ccae5f2a948b1008072c0a4e529"> 3495</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f1a33d6a20aaf767204f1cd0e889b49"> 3496</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a229aef480ad02832f6033adfd600160c"> 3497</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB    _u(23)</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc22e05031d43cb1880eea5d9b859a54"> 3498</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB    _u(23)</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1c9b6f6a7295f22d94dfc1bb72394cc"> 3499</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a3592e0e6de0196852ec7f46e88df28"> 3502</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a033e4218421a92940154a183a7063d24"> 3503</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7b7a87f98a21d4d8ac3dcda0a28be6a"> 3504</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB    _u(22)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77998c722aa3b7fe066d44062d7fdce1"> 3505</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB    _u(22)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a667d3df761ccc0f12223010a946f6d27"> 3506</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55d3e381acf657932d6e9c760e7d2db0"> 3509</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8c82976561de43b6bef20b07ee1c482"> 3510</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS   _u(0x00200000)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acf8c35142f84195be0a58dce58a49d28"> 3511</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB    _u(21)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fba6cd05aa132afb61a66c9ec33a224"> 3512</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB    _u(21)</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaed36797d50a280b17acff508de99228"> 3513</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1893898a1426faf63db216f85f12d8f"> 3516</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1ce26155b523e5874aedf4442c3bb77"> 3517</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS   _u(0x00100000)</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0138039842420470cec1f7cc18f000d3"> 3518</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB    _u(20)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a298caa217bd8d6879fa546c3d8f78920"> 3519</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB    _u(20)</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a080086645f2aef369576633ef0d87d5d"> 3520</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19cdc553d625f3a4a10ff3d3821ad909"> 3523</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbbf21fd4f33b10c1d5a7089da7f194a"> 3524</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS   _u(0x00080000)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac80bd87875e0d6e0b917024e8f3d7d9"> 3525</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB    _u(19)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5f8da171d3276d839d38a748c2a25e5f"> 3526</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB    _u(19)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a640ae0aa488ccd9b3a4fbc97cc889b31"> 3527</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac83afb18467e01e48ec9d1f0b8c46e5a"> 3530</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6c71434f8b21ed660f741fd7d8366cf"> 3531</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS   _u(0x00040000)</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61655116090e18e0742c603e0337da3d"> 3532</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB    _u(18)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66f16a8a160a3eaac4a16e9b32518999"> 3533</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB    _u(18)</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc4c17b461653948a5f66b7b6e1f881a"> 3534</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12f708d823b4b3df7b319c9520f89a83"> 3537</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac490529b8a29b829d87f5a083450fe2f"> 3538</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f97c82375eaacac0fa1ad203a67804d"> 3539</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB    _u(17)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a431eb18c14d4dfd189ac50cebb718ab6"> 3540</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB    _u(17)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3823df4bd7de3ca01f861ecfb866c009"> 3541</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33cebda6ab3cee8672e9558281d34266"> 3544</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62d32a63fda4084357e663ee9aadef79"> 3545</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65d49219d2489f545da666aeef16fccd"> 3546</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB    _u(16)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5a06c5205241dc086c1f5959f7bca90b"> 3547</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB    _u(16)</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1f6d05ec425b2cd24c243a197005048"> 3548</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9ebf38a358a8fc2a10857d803980e19"> 3551</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f23e97798867b60196156134d417406"> 3552</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace05980274a6efe721a31b381cf00695"> 3553</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB    _u(15)</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04fe74ba0ed6146d353b3ec4baf030ef"> 3554</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB    _u(15)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa89de035e5c747f5c5f4ef5e62ea58b4"> 3555</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e7de0488eecdd8a9e93ebdfb46c8991"> 3558</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#addbee1d9b094889379cc8bec7917d396"> 3559</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS   _u(0x00004000)</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e474464deaa0718ebc8a60905f75bd7"> 3560</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB    _u(14)</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b5c21613617dc9d92054d208a30767a"> 3561</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB    _u(14)</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac30c6e03c35572c40a2461ad92e6cd9e"> 3562</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a68135217207c64507ddf90292e5c6a83"> 3565</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0b0b09388c1779f058c3db71bb23916"> 3566</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS   _u(0x00002000)</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a603cc44b4d0aee032d84228fb27b2bff"> 3567</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB    _u(13)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1b4ba65b591deeca2938b998be58761"> 3568</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB    _u(13)</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac05d2333cddca4219757f8c85466e0af"> 3569</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4eb1f8ac493914d3d16ec9bbca6ec7e6"> 3572</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb735c2335bb42339508442b9e820269"> 3573</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7333a22ba6ccf9fe51f8393f8e05483"> 3574</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB    _u(12)</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a907caac1c045929ea7685c7a547cc057"> 3575</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB    _u(12)</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca6d6ce6e6afa387a9c8e5d47581b1d4"> 3576</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c37033ed194f8e03e1d21d6c4ccfde1"> 3579</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a485b4d72fd6de0309dcfb92ff1bec0"> 3580</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afefb135a96cf6961d253d8be21ab68a8"> 3581</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB    _u(11)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6dc4589c7cbcb4f735d2b13d82c91d8d"> 3582</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB    _u(11)</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21446e81b269d6f977ba6cd3c2723af3"> 3583</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc661613750b14d793e2c7754a9992ba"> 3586</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62a121a51d126e069271c04299cc6ab0"> 3587</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa212bbfba764de29a31886ed319955ec"> 3588</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB    _u(10)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a269ec4d73df9ddc8636f227d7fdbd954"> 3589</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB    _u(10)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1d04d9a2b39f1ebf088d816bf824cdc"> 3590</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a891ebb9e252f4ab1bc5f255261889849"> 3593</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba7f484e4184c6e25f7c04143848763f"> 3594</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02b87a23bbfd0187e4adc2bcbdcdfc4c"> 3595</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB    _u(9)</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a39bfa41d6a15996bc0dad9297305a8c6"> 3596</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB    _u(9)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae74cc30d402da45888f02506c5ea799a"> 3597</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a032606038a70375c395640e7ecea6f89"> 3600</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a348149cd6562abbff304c2557fbbaf0a"> 3601</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a850f431e46eb019a50f51fcf4364d61b"> 3602</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB    _u(8)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8899ded79007372efe21f526380cdcc7"> 3603</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB    _u(8)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaec1dd1c84d61f5659713b5df45aa04a"> 3604</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15f64858db9ca48adc0fde49f1290a4e"> 3607</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fb9256082447c53785e61f1d81a45a3"> 3608</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a648cd291c11b96c182bf7b46935b285c"> 3609</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_MSB    _u(7)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad25c9133fd0d5186d794cca367630978"> 3610</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_LSB    _u(7)</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2868c932dc7783adf31307d8c4911bd5"> 3611</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa246399f304db5e3b345bd18b2fec58a"> 3614</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ce58391c0b90ddad9aca6f909436a58"> 3615</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af78edc2fd960d3ddac0878513653e2fd"> 3616</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_MSB    _u(6)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e04ab880e9769ec647ddf751991016d"> 3617</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_LSB    _u(6)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad802354c2da06090c4b9d5d4e23ef58b"> 3618</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b40b11a677832d69afa0f515745232e"> 3621</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab685acfa1c8162e88d008dcd95278dcd"> 3622</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af95a31014b63da164041f657c9ae5189"> 3623</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_MSB    _u(5)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97b297dcfbf4c6a2220b4bce7cf492bb"> 3624</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_LSB    _u(5)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a248b581f10543870e4217b11b50a8bbd"> 3625</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b505e9f71ecc464f32e0ac7621d219e"> 3628</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3c1b54fbc12ffb09a4fc5830c11235b"> 3629</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad72dff450cc535a26f11d9a16c0efe2f"> 3630</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_MSB    _u(4)</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3572839f895e59976bb308303cef7cc6"> 3631</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_LSB    _u(4)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae20387b99e5b29d8c5c58a76fd06fd7d"> 3632</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9044d5135db440a31c37914496bd49c"> 3635</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7795d33fbdd4acef621cc2d5f586977b"> 3636</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf1a0a85f0f1351103f0ccbc26a3d3e9"> 3637</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_MSB    _u(3)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add1a3808a87bd41bf6544bd351f6b436"> 3638</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_LSB    _u(3)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c6d1669aaccd85f828db9f39d75d3b9"> 3639</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a669038572fa4282c94b6e6f0fae150d3"> 3642</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a31b4b5fa7aae43a7cfe0a7a5252b2424"> 3643</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1e4ec847c1b95b97a581105e64085f2"> 3644</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_MSB    _u(2)</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34b24fba19953bddc17f9d3146c67908"> 3645</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_LSB    _u(2)</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30f7efc785610ded3a7367f1eb6ec10a"> 3646</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c6ab4cc04a4e69e2e2049b2f7ced805"> 3649</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8431ad712f3061a8e638c856fc4859db"> 3650</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08c4dc95516e9948c5972cd9ba9145c9"> 3651</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_MSB    _u(1)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d359d94907e1558ef6d2c0596900b13"> 3652</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_LSB    _u(1)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1a73fbd4ecdb64756fa51172df0f3bf"> 3653</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="comment">// Field       : IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad26c6a844742df3780e9899b0eacd54c"> 3656</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01ed75744eb3a2464e48ae46d4f425b8"> 3657</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f4c1fb8ae6c32a3114196b9cc45f337"> 3658</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_MSB    _u(0)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ce8d81d2fc7363d3fa8467ddf7070ce"> 3659</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_LSB    _u(0)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6acb2ece46c47ec194d8d62f19de8b51"> 3660</a></span><span class="preprocessor">#define IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_IO_QSPI_H</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html">io_qspi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
