5 14 fd01 3 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mem6.3.vcd) 2 -o (mem6.3.cdd) 2 -v (mem6.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mem6.3.v 9 29 1 
2 1 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 30f000a 1 1 0 1 3 0 8 19 0 ff 0 12 0 ff 0 0
4 1 1 0 0
3 1 main.u$0 "main.u$0" 0 mem6.3.v 13 18 1 
2 2 14 14 9000c 1 0 61004 0 0 4 16 0 0
2 3 14 14 30003 0 0 1400 0 0 32 48 0 0
2 4 14 14 10004 0 23 1410 0 3 4 18 0 f 0 0 0 0 a
2 5 14 14 1000c 1 38 16 2 4
2 6 15 15 9000c 1 0 61004 0 0 4 16 0 0
2 7 15 15 30003 0 0 1400 0 0 32 48 1 0
2 8 15 15 10004 0 23 1410 0 7 4 18 0 f 0 0 0 0 a
2 9 15 15 1000c 1 38 16 6 8
2 10 16 16 20002 1 0 1008 0 0 32 48 5 0
2 11 16 16 10002 2 2c 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 17 17 100014 1 0 61008 0 0 8 16 12 0
2 13 17 17 90009 1 0 1408 0 0 32 48 1 0
2 14 17 17 7000a 0 23 1410 0 13 4 18 0 f 0 0 0 0 a
2 15 17 17 40004 1 0 1404 0 0 32 48 0 0
2 16 17 17 20005 0 23 1410 0 15 4 18 0 f 0 0 0 0 a
2 17 17 17 2000a 0 31 1430 14 16 8 18 0 ff 0 0 0 0
2 18 17 17 1000b 0 26 1420 17 0 8 18 0 ff 0 0 0 0
2 19 17 17 10014 1 38 a 12 18
4 19 0 0 0
4 11 0 19 0
4 9 0 11 11
4 5 11 9 9
3 1 main.u$1 "main.u$1" 0 mem6.3.v 20 27 1 
