--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab5_1.twx Lab5_1.ncd -o Lab5_1.twr Lab5_1.pcf -ucf
LOGSYS_SP3E.ucf

Design file:              Lab5_1.ncd
Physical constraint file: Lab5_1.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
mosi        |    3.371(R)|   -0.270(R)|clk_BUFGP         |   0.000|
rst         |    4.030(R)|    0.142(R)|clk_BUFGP         |   0.000|
sw<0>       |    4.185(R)|    0.019(R)|clk_BUFGP         |   0.000|
sw<1>       |    1.140(R)|    0.275(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.906(R)|    0.461(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.159(R)|    0.259(R)|clk_BUFGP         |   0.000|
sw<4>       |    2.333(R)|   -0.672(R)|clk_BUFGP         |   0.000|
sw<5>       |    1.596(R)|   -0.082(R)|clk_BUFGP         |   0.000|
sw<6>       |    1.469(R)|    0.019(R)|clk_BUFGP         |   0.000|
sw<7>       |    1.514(R)|   -0.017(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ld<0>       |    6.099(R)|clk_BUFGP         |   0.000|
ld<1>       |    9.161(R)|clk_BUFGP         |   0.000|
ld<2>       |    8.984(R)|clk_BUFGP         |   0.000|
ld<3>       |    8.714(R)|clk_BUFGP         |   0.000|
ld<4>       |    8.276(R)|clk_BUFGP         |   0.000|
ld<5>       |    8.131(R)|clk_BUFGP         |   0.000|
ld<6>       |    8.643(R)|clk_BUFGP         |   0.000|
ld<7>       |    8.840(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.702|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 13 11:09:04 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



