
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version R-2020.09 for linux64 - Aug 26, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set company "CIC"
CIC
set designer "Student"
Student
set search_path      "/home/eda/CBDK_IC_Contest_v2.1/SynopsysDC/db  $search_path"
/home/eda/CBDK_IC_Contest_v2.1/SynopsysDC/db  . /usr/cad/synopsys/synthesis/2020.09//libraries/syn /usr/cad/synopsys/synthesis/2020.09//dw/syn_ver /usr/cad/synopsys/synthesis/2020.09//dw/sim_ver
set target_library   "slow.db"
slow.db
set link_library     "* $target_library dw_foundation.sldb"
* slow.db dw_foundation.sldb
set symbol_library   "generic.sdb"
generic.sdb
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set hdlin_translate_off_skip_text "TRUE"
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
TRUE
set edifout_netlist_only "TRUE"
TRUE
set verilogout_no_tri true
true
set hdlin_enable_presto_for_vhdl "TRUE"
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
TRUE
set sh_enable_line_editing true
true
set sh_line_editing_mode emacs
emacs
history keep 100
100
alias h history
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
#Read All Files
read_file -format verilog  LASER.v
Loading db file '/home/eda/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2020.09/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2020.09/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2020.09/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading verilog file '/home/eda/new/2023-IC-Design-Contest/LASER.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/eda/new/2023-IC-Design-Contest/LASER.v
Warning:  /home/eda/new/2023-IC-Design-Contest/LASER.v:67: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/eda/new/2023-IC-Design-Contest/LASER.v:69: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/eda/new/2023-IC-Design-Contest/LASER.v:71: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 64 in file
	'/home/eda/new/2023-IC-Design-Contest/LASER.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            65            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LASER line 43 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      corY_reg       | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
|      corX_reg       | Flip-flop |  160  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 56 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 82 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      round_reg      | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 94 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y2_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       x2_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       x1_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 121 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tmpY1_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      tmpX2_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      tmpY2_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|      tmpX1_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 151 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cover_prev_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 169 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cover_current_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 188 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cover_max_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 204 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 219 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       C2Y_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       C1X_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       C1Y_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       C2X_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 235 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      DONE_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LASER line 245 in file
		'/home/eda/new/2023-IC-Design-Contest/LASER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/eda/new/2023-IC-Design-Contest/LASER.db:LASER'
Loaded 1 design.
Current design is 'LASER'.
LASER
#read_file -format sverilog  LASER.v
current_design LASER
Current design is 'LASER'.
{LASER}
link

  Linking design 'LASER'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  LASER                       /home/eda/new/2023-IC-Design-Contest/LASER.db
  slow (library)              /home/eda/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/2020.09/libraries/syn/dw_foundation.sldb

1
#Setting Clock Constraints
source -echo -verbose LASER.sdc
# operating conditions and boundary conditions #
set cycle 8.0
8.0
create_clock -name CLK  -period $cycle   [get_ports  CLK] 
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      0.5  [all_clocks]
1
set_ideal_network           [get_ports CLK]
1
#Don't touch the basic env setting as below
set_input_delay  1   -clock CLK [remove_from_collection [all_inputs] [get_ports CLK]] 
1
set_output_delay 1    -clock CLK [all_outputs]  
1
set_load         1   [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
#set_max_fanout 20 [all_inputs]
check_design
 
****************************************
check_design summary:
Version:     R-2020.09
Date:        Wed Jun  7 18:38:31 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              26
    Cells do not drive (LINT-1)                                    26
--------------------------------------------------------------------------------

Warning: In design 'LASER', cell 'B_188' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'B_189' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'B_190' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'B_191' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'B_192' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'B_193' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'B_194' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'B_195' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2678' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2692' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2716' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2722' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2728' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2734' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2740' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2743' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2746' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2749' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2752' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2761' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2783' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2794' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2806' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2823' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2825' does not drive any nets. (LINT-1)
Warning: In design 'LASER', cell 'C2838' does not drive any nets. (LINT-1)
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#set_max_area 0
#Synthesis all design
#compile -map_effort high -area_effort high
#compile -map_effort high -area_effort high -inc
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 26 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'LASER'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'LASER'
Information: Added key list 'DesignWare' to design 'LASER'. (DDB-72)
 Implement Synthetic for 'LASER'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: The register 'corY_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'corY_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'corY_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'corY_reg[0][1]' will be removed. (OPT-1207)
Information: The register 'corX_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'corX_reg[0][3]' will be removed. (OPT-1207)
Information: The register 'corX_reg[0][2]' will be removed. (OPT-1207)
Information: The register 'corX_reg[0][1]' will be removed. (OPT-1207)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:06   32423.7      0.00       0.0      48.9                           35473888.0000      0.00  
    0:00:06   32411.9      0.00       0.0      48.9                           35465500.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:06   32411.9      0.00       0.0      48.9                           35465500.0000      0.00  
    0:00:06   32411.9      0.00       0.0      48.9                           35465500.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:07   20538.5      1.67       6.6      94.7                           15152215.0000      0.00  
    0:00:07   20750.7      0.00       0.0      95.1                           15374091.0000      0.00  
    0:00:07   20750.7      0.00       0.0      95.1                           15374091.0000      0.00  
    0:00:07   20749.0      0.00       0.0      95.1                           15383424.0000      0.00  
    0:00:07   20742.2      0.00       0.0      95.1                           15386150.0000      0.00  
    0:00:07   20742.2      0.00       0.0      95.1                           15386150.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:08   20577.6      0.00       0.0      94.7                           15164990.0000      0.00  
    0:00:08   20577.6      0.00       0.0      94.7                           15164990.0000      0.00  
    0:00:08   20577.6      0.00       0.0      94.7                           15164990.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08   20569.1      0.00       0.0      94.7                           15146821.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:08   20854.3      0.00       0.0       0.0                           15476752.0000      0.00  
    0:00:08   20854.3      0.00       0.0       0.0                           15476752.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:08   20854.3      0.00       0.0       0.0                           15476752.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:09   20628.5      0.00       0.0       0.0                           14914979.0000      0.00  
    0:00:09   20628.5      0.00       0.0       0.0                           14914979.0000      0.00  
    0:00:09   20628.5      0.00       0.0       0.0                           14914979.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09   20604.7      0.00       0.0       0.0                           14898441.0000      0.00  
    0:00:09   20587.8      0.00       0.0       0.0                           14904783.0000      0.00  
    0:00:09   20587.8      0.00       0.0       0.0                           14904783.0000      0.00  
    0:00:09   20587.8      0.00       0.0       0.0                           14904783.0000      0.00  
    0:00:09   20587.8      0.00       0.0       0.0                           14904783.0000      0.00  
    0:00:09   20564.0      0.00       0.0       0.0                           14866640.0000      0.00  
    0:00:09   20564.0      0.00       0.0       0.0                           14866640.0000      0.00  
    0:00:09   20564.0      0.00       0.0       0.0                           14866640.0000      0.00  
    0:00:09   20564.0      0.00       0.0       0.0                           14866640.0000      0.00  
    0:00:09   20564.0      0.00       0.0       0.0                           14866640.0000      0.00  
    0:00:09   20564.0      0.00       0.0       0.0                           14866640.0000      0.00  
    0:00:09   20491.0      0.00       0.0       0.0                           14767271.0000      0.00  
Loading db file '/home/eda/CBDK_IC_Contest_v2.1/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
write -format ddc     -hierarchy -output "LASER_syn.ddc"
Writing ddc file 'LASER_syn.ddc'.
1
write_sdf -version 1.0  LASER_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/eda/new/2023-IC-Design-Contest/LASER_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write -format verilog -hierarchy -output LASER_syn.v
Writing verilog file '/home/eda/new/2023-IC-Design-Contest/LASER_syn.v'.
1
report_area > area.log
report_timing > timing.log
report_qor   >  LASER_syn.qor
exit

Memory usage for this session 189 Mbytes.
Memory usage for this session including child processes 189 Mbytes.
CPU usage for this session 14 seconds ( 0.00 hours ).
Elapsed time for this session 17 seconds ( 0.00 hours ).

Thank you...
