// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        output_0_V_din,
        output_0_V_full_n,
        output_0_V_write,
        output_1_V_din,
        output_1_V_full_n,
        output_1_V_write,
        output_2_V_din,
        output_2_V_full_n,
        output_2_V_write,
        output_3_V_din,
        output_3_V_full_n,
        output_3_V_write,
        stripes_0_0_address0,
        stripes_0_0_ce0,
        stripes_0_0_q0,
        stripes_0_0_address1,
        stripes_0_0_ce1,
        stripes_0_0_q1,
        stripes_0_1_address0,
        stripes_0_1_ce0,
        stripes_0_1_q0,
        stripes_0_1_address1,
        stripes_0_1_ce1,
        stripes_0_1_q1,
        stripes_0_2_address0,
        stripes_0_2_ce0,
        stripes_0_2_q0,
        stripes_0_2_address1,
        stripes_0_2_ce1,
        stripes_0_2_q1,
        stripes_0_3_address0,
        stripes_0_3_ce0,
        stripes_0_3_q0,
        stripes_0_3_address1,
        stripes_0_3_ce1,
        stripes_0_3_q1,
        stripes_1_0_address0,
        stripes_1_0_ce0,
        stripes_1_0_q0,
        stripes_1_0_address1,
        stripes_1_0_ce1,
        stripes_1_0_q1,
        stripes_1_1_address0,
        stripes_1_1_ce0,
        stripes_1_1_q0,
        stripes_1_1_address1,
        stripes_1_1_ce1,
        stripes_1_1_q1,
        stripes_1_2_address0,
        stripes_1_2_ce0,
        stripes_1_2_q0,
        stripes_1_2_address1,
        stripes_1_2_ce1,
        stripes_1_2_q1,
        stripes_1_3_address0,
        stripes_1_3_ce0,
        stripes_1_3_q0,
        stripes_1_3_address1,
        stripes_1_3_ce1,
        stripes_1_3_q1,
        stripes_2_0_address0,
        stripes_2_0_ce0,
        stripes_2_0_q0,
        stripes_2_0_address1,
        stripes_2_0_ce1,
        stripes_2_0_q1,
        stripes_2_1_address0,
        stripes_2_1_ce0,
        stripes_2_1_q0,
        stripes_2_1_address1,
        stripes_2_1_ce1,
        stripes_2_1_q1,
        stripes_2_2_address0,
        stripes_2_2_ce0,
        stripes_2_2_q0,
        stripes_2_2_address1,
        stripes_2_2_ce1,
        stripes_2_2_q1,
        stripes_2_3_address0,
        stripes_2_3_ce0,
        stripes_2_3_q0,
        stripes_2_3_address1,
        stripes_2_3_ce1,
        stripes_2_3_q1,
        output_0_V_blk_n,
        output_1_V_blk_n,
        output_2_V_blk_n,
        output_3_V_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [15:0] output_0_V_din;
input   output_0_V_full_n;
output   output_0_V_write;
output  [15:0] output_1_V_din;
input   output_1_V_full_n;
output   output_1_V_write;
output  [15:0] output_2_V_din;
input   output_2_V_full_n;
output   output_2_V_write;
output  [15:0] output_3_V_din;
input   output_3_V_full_n;
output   output_3_V_write;
output  [9:0] stripes_0_0_address0;
output   stripes_0_0_ce0;
input  [7:0] stripes_0_0_q0;
output  [9:0] stripes_0_0_address1;
output   stripes_0_0_ce1;
input  [7:0] stripes_0_0_q1;
output  [9:0] stripes_0_1_address0;
output   stripes_0_1_ce0;
input  [7:0] stripes_0_1_q0;
output  [9:0] stripes_0_1_address1;
output   stripes_0_1_ce1;
input  [7:0] stripes_0_1_q1;
output  [9:0] stripes_0_2_address0;
output   stripes_0_2_ce0;
input  [7:0] stripes_0_2_q0;
output  [9:0] stripes_0_2_address1;
output   stripes_0_2_ce1;
input  [7:0] stripes_0_2_q1;
output  [9:0] stripes_0_3_address0;
output   stripes_0_3_ce0;
input  [7:0] stripes_0_3_q0;
output  [9:0] stripes_0_3_address1;
output   stripes_0_3_ce1;
input  [7:0] stripes_0_3_q1;
output  [9:0] stripes_1_0_address0;
output   stripes_1_0_ce0;
input  [7:0] stripes_1_0_q0;
output  [9:0] stripes_1_0_address1;
output   stripes_1_0_ce1;
input  [7:0] stripes_1_0_q1;
output  [9:0] stripes_1_1_address0;
output   stripes_1_1_ce0;
input  [7:0] stripes_1_1_q0;
output  [9:0] stripes_1_1_address1;
output   stripes_1_1_ce1;
input  [7:0] stripes_1_1_q1;
output  [9:0] stripes_1_2_address0;
output   stripes_1_2_ce0;
input  [7:0] stripes_1_2_q0;
output  [9:0] stripes_1_2_address1;
output   stripes_1_2_ce1;
input  [7:0] stripes_1_2_q1;
output  [9:0] stripes_1_3_address0;
output   stripes_1_3_ce0;
input  [7:0] stripes_1_3_q0;
output  [9:0] stripes_1_3_address1;
output   stripes_1_3_ce1;
input  [7:0] stripes_1_3_q1;
output  [9:0] stripes_2_0_address0;
output   stripes_2_0_ce0;
input  [7:0] stripes_2_0_q0;
output  [9:0] stripes_2_0_address1;
output   stripes_2_0_ce1;
input  [7:0] stripes_2_0_q1;
output  [9:0] stripes_2_1_address0;
output   stripes_2_1_ce0;
input  [7:0] stripes_2_1_q0;
output  [9:0] stripes_2_1_address1;
output   stripes_2_1_ce1;
input  [7:0] stripes_2_1_q1;
output  [9:0] stripes_2_2_address0;
output   stripes_2_2_ce0;
input  [7:0] stripes_2_2_q0;
output  [9:0] stripes_2_2_address1;
output   stripes_2_2_ce1;
input  [7:0] stripes_2_2_q1;
output  [9:0] stripes_2_3_address0;
output   stripes_2_3_ce0;
input  [7:0] stripes_2_3_q0;
output  [9:0] stripes_2_3_address1;
output   stripes_2_3_ce1;
input  [7:0] stripes_2_3_q1;
output   output_0_V_blk_n;
output   output_1_V_blk_n;
output   output_2_V_blk_n;
output   output_3_V_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_0_V_write;
reg output_1_V_write;
reg output_2_V_write;
reg output_3_V_write;
reg[9:0] stripes_0_0_address0;
reg stripes_0_0_ce0;
reg stripes_0_0_ce1;
reg[9:0] stripes_0_1_address0;
reg stripes_0_1_ce0;
reg stripes_0_1_ce1;
reg[9:0] stripes_0_2_address0;
reg stripes_0_2_ce0;
reg stripes_0_2_ce1;
reg[9:0] stripes_0_3_address0;
reg stripes_0_3_ce0;
reg stripes_0_3_ce1;
reg[9:0] stripes_1_0_address0;
reg stripes_1_0_ce0;
reg stripes_1_0_ce1;
reg[9:0] stripes_1_1_address0;
reg stripes_1_1_ce0;
reg stripes_1_1_ce1;
reg[9:0] stripes_1_2_address0;
reg stripes_1_2_ce0;
reg stripes_1_2_ce1;
reg[9:0] stripes_1_3_address0;
reg stripes_1_3_ce0;
reg stripes_1_3_ce1;
reg[9:0] stripes_2_0_address0;
reg stripes_2_0_ce0;
reg stripes_2_0_ce1;
reg[9:0] stripes_2_1_address0;
reg stripes_2_1_ce0;
reg stripes_2_1_ce1;
reg[9:0] stripes_2_2_address0;
reg stripes_2_2_ce0;
reg stripes_2_2_ce1;
reg[9:0] stripes_2_3_address0;
reg stripes_2_3_ce0;
reg stripes_2_3_ce1;
reg output_0_V_blk_n;
reg output_1_V_blk_n;
reg output_2_V_blk_n;
reg output_3_V_blk_n;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
reg   [7:0] iteration_2;
reg   [15:0] col_offset_1;
reg   [7:0] row_offset_1;
reg   [31:0] maxes_0;
reg   [31:0] maxes_1;
reg   [31:0] maxes_2;
reg   [31:0] maxes_3;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln152_reg_3998;
reg   [0:0] icmp_ln152_reg_3998_pp0_iter1_reg;
wire   [7:0] grp_fu_669_p6;
reg   [7:0] reg_773;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state8_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [7:0] grp_fu_682_p6;
reg   [7:0] reg_777;
wire   [0:0] top_offset_fu_799_p2;
reg   [0:0] top_offset_reg_3848;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln129_5_fu_845_p1;
reg   [63:0] zext_ln129_5_reg_3913;
wire   [63:0] zext_ln129_9_fu_863_p1;
reg   [63:0] zext_ln129_9_reg_3961;
wire   [7:0] add_ln151_fu_871_p2;
reg   [7:0] add_ln151_reg_3993;
wire   [0:0] icmp_ln152_fu_877_p2;
wire   [15:0] add_ln160_fu_883_p2;
wire   [0:0] icmp_ln161_fu_889_p2;
reg   [0:0] icmp_ln161_reg_4007;
wire   [1:0] add_ln125_fu_906_p2;
reg   [1:0] add_ln125_reg_4011;
wire   [7:0] grp_fu_656_p6;
reg   [7:0] tmp_1_reg_4018;
wire   [7:0] tmp_4_fu_915_p6;
reg   [7:0] tmp_4_reg_4027;
wire   [7:0] tmp_5_fu_929_p6;
reg   [7:0] tmp_5_reg_4036;
wire   [7:0] tmp_9_fu_943_p6;
reg   [7:0] tmp_9_reg_4107;
wire   [1:0] add_ln125_1_fu_957_p2;
reg   [1:0] add_ln125_1_reg_4115;
wire   [7:0] grp_fu_695_p6;
reg   [7:0] tmp_s_reg_4122;
wire   [7:0] grp_fu_708_p6;
reg   [7:0] tmp_10_reg_4130;
wire   [7:0] grp_fu_721_p6;
reg   [7:0] tmp_11_reg_4139;
wire   [7:0] tmp_12_fu_966_p6;
reg   [7:0] tmp_12_reg_4148;
wire   [7:0] tmp_13_fu_980_p6;
reg   [7:0] tmp_13_reg_4155;
wire   [7:0] tmp_17_fu_994_p6;
reg   [7:0] tmp_17_reg_4163;
wire   [1:0] xor_ln125_fu_1008_p2;
reg   [1:0] xor_ln125_reg_4171;
wire   [7:0] grp_fu_734_p6;
reg   [7:0] tmp_18_reg_4178;
wire   [7:0] grp_fu_747_p6;
reg   [7:0] tmp_19_reg_4188;
wire   [7:0] grp_fu_760_p6;
reg   [7:0] tmp_20_reg_4198;
wire   [7:0] tmp_21_fu_1017_p6;
reg   [7:0] tmp_21_reg_4206;
wire   [7:0] tmp_22_fu_1031_p6;
reg   [7:0] tmp_22_reg_4213;
wire   [7:0] tmp_26_fu_1045_p6;
reg   [7:0] tmp_26_reg_4224;
wire   [11:0] sub_ln129_5_fu_1207_p2;
reg   [11:0] sub_ln129_5_reg_4232;
wire   [12:0] sub_ln129_8_fu_1251_p2;
reg   [12:0] sub_ln129_8_reg_4237;
reg   [7:0] tmp_7_reg_4242;
wire   [13:0] zext_ln129_67_fu_1416_p1;
reg   [13:0] zext_ln129_67_reg_4252;
wire   [10:0] sub_ln129_26_fu_1430_p2;
reg   [10:0] sub_ln129_26_reg_4257;
wire   [13:0] mul_ln129_13_fu_1439_p2;
reg   [13:0] mul_ln129_13_reg_4262;
wire   [13:0] zext_ln129_75_fu_1445_p1;
reg   [13:0] zext_ln129_75_reg_4269;
wire   [14:0] add_ln129_4_fu_1470_p2;
reg   [14:0] add_ln129_4_reg_4274;
wire  signed [14:0] grp_fu_3670_p3;
reg  signed [14:0] add_ln129_5_reg_4279;
reg   [7:0] tmp_14_reg_4284;
reg   [7:0] tmp_15_reg_4293;
wire   [12:0] zext_ln129_86_fu_1484_p1;
reg   [12:0] zext_ln129_86_reg_4302;
reg   [7:0] tmp_16_reg_4307;
reg   [7:0] tmp_23_reg_4316;
reg   [7:0] tmp_24_reg_4322;
reg   [7:0] tmp_25_reg_4330;
(* use_dsp48 = "no" *) wire   [13:0] add_ln141_12_fu_1501_p2;
reg   [13:0] add_ln141_12_reg_4340;
wire   [11:0] add_ln141_13_fu_1506_p2;
reg   [11:0] add_ln141_13_reg_4345;
wire  signed [13:0] grp_fu_3678_p3;
reg  signed [13:0] add_ln141_18_reg_4350;
wire   [12:0] grp_fu_3654_p3;
reg   [12:0] add_ln141_25_reg_4355;
wire   [13:0] grp_fu_3662_p3;
reg   [13:0] add_ln141_38_reg_4360;
wire  signed [14:0] grp_fu_3638_p3;
reg  signed [14:0] add_ln141_40_reg_4365;
wire  signed [13:0] grp_fu_3621_p3;
reg  signed [13:0] add_ln141_41_reg_4370;
wire  signed [13:0] grp_fu_3646_p3;
reg  signed [13:0] add_ln141_60_reg_4375;
wire   [13:0] add_ln141_64_fu_1512_p2;
reg   [13:0] add_ln141_64_reg_4380;
wire   [12:0] sub_ln129_11_fu_1641_p2;
reg   [12:0] sub_ln129_11_reg_4385;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire   [12:0] sub_ln129_18_fu_1745_p2;
reg   [12:0] sub_ln129_18_reg_4390;
wire   [14:0] sub_ln129_22_fu_1891_p2;
reg   [14:0] sub_ln129_22_reg_4395;
wire   [13:0] zext_ln129_97_fu_2215_p1;
reg   [13:0] zext_ln129_97_reg_4400;
wire   [14:0] add_ln129_9_fu_2295_p2;
reg   [14:0] add_ln129_9_reg_4405;
wire   [13:0] add_ln129_10_fu_2301_p2;
reg   [13:0] add_ln129_10_reg_4410;
wire   [14:0] add_ln129_11_fu_2306_p2;
reg   [14:0] add_ln129_11_reg_4415;
wire   [11:0] shl_ln129_60_fu_2381_p3;
reg   [11:0] shl_ln129_60_reg_4420;
wire   [8:0] shl_ln129_61_fu_2392_p3;
reg   [8:0] shl_ln129_61_reg_4425;
wire   [13:0] zext_ln129_136_fu_2440_p1;
reg   [13:0] zext_ln129_136_reg_4430;
wire   [13:0] mul_ln129_33_fu_2454_p2;
reg   [13:0] mul_ln129_33_reg_4435;
wire   [12:0] zext_ln129_140_fu_2463_p1;
reg   [12:0] zext_ln129_140_reg_4440;
wire   [13:0] zext_ln129_147_fu_2539_p1;
reg   [13:0] zext_ln129_147_reg_4445;
wire   [14:0] add_ln141_8_fu_2557_p2;
reg   [14:0] add_ln141_8_reg_4450;
wire   [15:0] add_ln141_16_fu_2585_p2;
reg   [15:0] add_ln141_16_reg_4455;
wire   [14:0] add_ln141_20_fu_2600_p2;
reg   [14:0] add_ln141_20_reg_4460;
wire   [14:0] add_ln141_23_fu_2619_p2;
reg   [14:0] add_ln141_23_reg_4465;
wire   [13:0] add_ln141_26_fu_2625_p2;
reg   [13:0] add_ln141_26_reg_4470;
wire   [13:0] add_ln141_30_fu_2647_p2;
reg   [13:0] add_ln141_30_reg_4475;
wire   [13:0] grp_fu_3745_p3;
reg   [13:0] add_ln141_33_reg_4480;
wire  signed [14:0] grp_fu_3737_p3;
reg  signed [14:0] add_ln141_36_reg_4485;
wire   [15:0] add_ln141_43_fu_2680_p2;
reg   [15:0] add_ln141_43_reg_4490;
wire  signed [14:0] grp_fu_3712_p3;
reg  signed [14:0] add_ln141_46_reg_4495;
wire   [13:0] add_ln141_48_fu_2694_p2;
reg   [13:0] add_ln141_48_reg_4500;
wire  signed [14:0] grp_fu_3729_p3;
reg  signed [14:0] add_ln141_50_reg_4505;
wire   [14:0] add_ln141_61_fu_2709_p2;
reg   [14:0] add_ln141_61_reg_4510;
wire   [14:0] add_ln141_65_fu_2724_p2;
reg   [14:0] add_ln141_65_reg_4515;
wire   [11:0] add_ln141_71_fu_2730_p2;
reg   [11:0] add_ln141_71_reg_4520;
wire   [13:0] add_ln141_74_fu_2736_p2;
reg   [13:0] add_ln141_74_reg_4525;
wire   [11:0] add_ln141_82_fu_2758_p2;
reg   [11:0] add_ln141_82_reg_4530;
wire   [15:0] add_ln141_92_fu_2770_p2;
reg   [15:0] add_ln141_92_reg_4535;
wire   [13:0] mul_ln129_23_fu_2943_p2;
reg   [13:0] mul_ln129_23_reg_4540;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [13:0] zext_ln129_132_fu_3011_p1;
reg   [13:0] zext_ln129_132_reg_4545;
wire   [13:0] sub_ln129_57_fu_3025_p2;
reg   [13:0] sub_ln129_57_reg_4551;
(* use_dsp48 = "no" *) wire   [16:0] sub_ln129_48_fu_3042_p2;
reg   [16:0] sub_ln129_48_reg_4556;
wire   [13:0] grp_fu_3770_p3;
reg   [13:0] add_ln141_reg_4561;
wire   [16:0] add_ln141_32_fu_3118_p2;
reg   [16:0] add_ln141_32_reg_4566;
wire   [15:0] add_ln141_49_fu_3130_p2;
reg   [15:0] add_ln141_49_reg_4571;
(* use_dsp48 = "no" *) wire   [13:0] add_ln141_54_fu_3146_p2;
reg   [13:0] add_ln141_54_reg_4576;
wire  signed [13:0] grp_fu_3802_p3;
reg  signed [13:0] add_ln141_57_reg_4581;
wire   [15:0] add_ln141_69_fu_3166_p2;
reg   [15:0] add_ln141_69_reg_4586;
wire   [14:0] add_ln141_76_fu_3203_p2;
reg   [14:0] add_ln141_76_reg_4591;
wire   [14:0] add_ln141_83_fu_3231_p2;
reg   [14:0] add_ln141_83_reg_4596;
wire  signed [13:0] grp_fu_3786_p3;
reg  signed [13:0] add_ln141_85_reg_4601;
wire   [13:0] add_ln141_89_fu_3246_p2;
reg   [13:0] add_ln141_89_reg_4606;
wire   [17:0] add_ln141_1_fu_3314_p2;
reg   [17:0] add_ln141_1_reg_4611;
wire   [16:0] add_ln141_44_fu_3342_p2;
reg   [16:0] add_ln141_44_reg_4616;
wire   [16:0] add_ln141_56_fu_3373_p2;
reg   [16:0] add_ln141_56_reg_4621;
wire   [16:0] add_ln141_5_fu_3430_p2;
reg   [16:0] add_ln141_5_reg_4626;
wire   [14:0] add_ln141_90_fu_3442_p2;
reg   [14:0] add_ln141_90_reg_4631;
wire   [16:0] add_ln141_96_fu_3459_p2;
reg   [16:0] add_ln141_96_reg_4636;
wire   [31:0] select_ln148_fu_3513_p3;
reg   [31:0] select_ln148_reg_4641;
wire   [31:0] select_ln148_1_fu_3531_p3;
reg   [31:0] select_ln148_1_reg_4647;
wire   [31:0] select_ln148_2_fu_3549_p3;
reg   [31:0] select_ln148_2_reg_4653;
wire   [31:0] select_ln148_3_fu_3567_p3;
reg   [31:0] select_ln148_3_reg_4659;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage5_subdone;
reg   [15:0] ap_phi_reg_pp0_iter0_col_offset_1_new_0_reg_590;
reg   [7:0] ap_phi_mux_iteration_2_new_0_phi_fu_605_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_iteration_2_new_0_reg_601;
reg   [7:0] ap_phi_reg_pp0_iter1_iteration_2_new_0_reg_601;
wire   [31:0] ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_612;
reg   [31:0] ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_612;
wire   [31:0] ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_623;
reg   [31:0] ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_623;
wire   [31:0] ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_634;
reg   [31:0] ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_634;
wire   [31:0] ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_645;
reg   [31:0] ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_645;
wire   [63:0] zext_ln129_fu_823_p1;
reg   [7:0] ap_sig_allocacmp_iteration_2_load;
wire   [7:0] select_ln165_fu_1071_p3;
reg    ap_block_pp0_stage1_01001;
reg   [1:0] grp_fu_656_p5;
wire    ap_block_pp0_stage2;
reg   [1:0] grp_fu_669_p5;
reg   [1:0] grp_fu_682_p5;
reg   [1:0] grp_fu_695_p5;
reg   [1:0] grp_fu_708_p5;
reg   [1:0] grp_fu_721_p5;
reg   [1:0] grp_fu_734_p5;
reg   [1:0] grp_fu_747_p5;
reg   [1:0] grp_fu_760_p5;
wire   [6:0] tmp_fu_789_p4;
wire   [0:0] trunc_ln109_fu_785_p1;
wire   [15:0] zext_ln111_fu_809_p1;
wire   [15:0] local_col_index_fu_813_p2;
wire   [16:0] zext_ln124_1_fu_819_p1;
wire   [16:0] add_ln129_fu_839_p2;
wire   [16:0] add_ln129_1_fu_857_p2;
wire   [1:0] trunc_ln124_fu_902_p1;
wire   [1:0] zext_ln124_fu_899_p1;
wire   [7:0] add_ln164_fu_1059_p2;
wire   [0:0] icmp_ln165_fu_1065_p2;
wire   [10:0] shl_ln129_4_fu_1095_p3;
wire   [8:0] shl_ln129_5_fu_1107_p3;
wire   [12:0] shl_ln129_6_fu_1119_p3;
wire   [9:0] shl_ln129_7_fu_1131_p3;
wire   [13:0] zext_ln129_12_fu_1127_p1;
wire   [13:0] zext_ln129_14_fu_1143_p1;
wire   [11:0] shl_ln129_8_fu_1153_p3;
wire   [12:0] zext_ln129_13_fu_1139_p1;
wire   [12:0] zext_ln129_15_fu_1161_p1;
wire   [12:0] sub_ln129_4_fu_1165_p2;
wire   [10:0] shl_ln129_9_fu_1179_p3;
wire   [8:0] shl_ln129_s_fu_1191_p3;
wire   [11:0] zext_ln129_17_fu_1187_p1;
wire   [11:0] zext_ln129_19_fu_1203_p1;
wire   [7:0] mul_ln129_2_fu_1213_p1;
wire   [11:0] shl_ln129_10_fu_1219_p3;
wire   [12:0] zext_ln129_18_fu_1199_p1;
wire   [12:0] zext_ln129_20_fu_1227_p1;
wire  signed [12:0] sub_ln129_6_fu_1231_p2;
wire   [11:0] sub_ln129_7_fu_1241_p2;
wire  signed [12:0] sext_ln129_6_fu_1247_p1;
wire   [9:0] shl_ln129_14_fu_1266_p3;
wire   [10:0] zext_ln129_29_fu_1273_p1;
wire   [10:0] zext_ln129_28_fu_1263_p1;
wire   [10:0] sub_ln129_12_fu_1277_p2;
wire   [10:0] shl_ln129_15_fu_1287_p3;
wire   [11:0] zext_ln129_30_fu_1294_p1;
wire   [11:0] zext_ln129_27_fu_1260_p1;
wire  signed [11:0] sub_ln129_13_fu_1298_p2;
wire   [11:0] sub_ln129_14_fu_1308_p2;
wire  signed [12:0] sext_ln129_11_fu_1314_p1;
wire   [12:0] zext_ln129_26_fu_1257_p1;
wire   [12:0] sub_ln129_15_fu_1318_p2;
wire   [12:0] shl_ln129_16_fu_1328_p3;
wire   [8:0] shl_ln129_17_fu_1339_p3;
wire   [13:0] zext_ln129_32_fu_1346_p1;
wire   [13:0] zext_ln129_31_fu_1335_p1;
wire   [13:0] sub_ln129_16_fu_1350_p2;
wire   [7:0] mul_ln129_11_fu_1372_p1;
wire   [13:0] zext_ln129_62_fu_1369_p1;
wire   [12:0] shl_ln129_29_fu_1378_p3;
wire   [8:0] shl_ln129_30_fu_1389_p3;
wire   [13:0] zext_ln129_64_fu_1385_p1;
wire   [13:0] zext_ln129_65_fu_1396_p1;
wire   [13:0] sub_ln129_25_fu_1406_p2;
wire   [9:0] shl_ln129_32_fu_1419_p3;
wire   [10:0] zext_ln129_69_fu_1426_p1;
wire   [7:0] mul_ln129_13_fu_1439_p1;
wire   [11:0] shl_ln129_37_fu_1448_p3;
wire   [8:0] shl_ln129_38_fu_1459_p3;
wire  signed [14:0] sext_ln129_13_fu_1356_p1;
wire  signed [14:0] sext_ln129_3_fu_1171_p1;
wire   [11:0] shl_ln129_43_fu_1476_p3;
wire   [11:0] zext_ln129_78_fu_1466_p1;
wire   [11:0] zext_ln129_10_fu_1103_p1;
wire   [11:0] add_ln141_11_fu_1491_p2;
wire   [13:0] zext_ln141_fu_1497_p1;
wire  signed [13:0] grp_fu_3629_p3;
wire  signed [11:0] sext_ln129_9_fu_1283_p1;
wire   [11:0] zext_ln129_11_fu_1115_p1;
wire  signed [13:0] sext_ln129_12_fu_1324_p1;
wire   [13:0] sub_ln129_3_fu_1147_p2;
wire    ap_block_pp0_stage3;
wire   [10:0] shl_ln_fu_1521_p3;
wire   [8:0] shl_ln129_1_fu_1532_p3;
wire   [11:0] zext_ln129_2_fu_1528_p1;
wire   [11:0] zext_ln129_4_fu_1543_p1;
wire   [11:0] sub_ln129_fu_1547_p2;
wire   [9:0] shl_ln129_2_fu_1557_p3;
wire   [11:0] shl_ln129_3_fu_1568_p3;
wire   [12:0] zext_ln129_7_fu_1575_p1;
wire   [12:0] sub_ln129_1_fu_1579_p2;
wire  signed [13:0] sext_ln129_1_fu_1585_p1;
wire   [13:0] zext_ln129_3_fu_1539_p1;
wire   [13:0] sub_ln129_2_fu_1589_p2;
wire   [7:0] mul_ln129_3_fu_1608_p1;
wire   [10:0] shl_ln129_11_fu_1614_p3;
wire   [11:0] zext_ln129_23_fu_1621_p1;
wire   [11:0] sub_ln129_9_fu_1625_p2;
wire  signed [12:0] sext_ln129_8_fu_1631_p1;
wire   [12:0] zext_ln129_22_fu_1605_p1;
wire   [12:0] sub_ln129_10_fu_1635_p2;
wire   [12:0] zext_ln129_6_fu_1564_p1;
wire   [11:0] shl_ln129_12_fu_1647_p3;
wire   [9:0] shl_ln129_13_fu_1658_p3;
wire   [11:0] shl_ln129_18_fu_1677_p3;
wire   [9:0] shl_ln129_19_fu_1689_p3;
wire   [12:0] tmp_27_fu_1701_p3;
wire   [13:0] zext_ln129_33_fu_1669_p1;
wire   [13:0] zext_ln129_37_fu_1709_p1;
wire   [13:0] sub_ln129_51_fu_1713_p2;
wire   [10:0] shl_ln129_20_fu_1723_p3;
wire   [11:0] zext_ln129_38_fu_1731_p1;
wire   [11:0] sub_ln129_17_fu_1735_p2;
wire  signed [12:0] sext_ln129_15_fu_1741_p1;
wire   [12:0] zext_ln129_34_fu_1673_p1;
wire   [9:0] tmp_28_fu_1763_p3;
wire   [10:0] zext_ln129_41_fu_1757_p1;
wire   [10:0] zext_ln129_44_fu_1770_p1;
wire  signed [10:0] sub_ln129_52_fu_1774_p2;
wire  signed [13:0] grp_fu_3686_p3;
wire   [13:0] mul_ln129_3_fu_1608_p2;
(* use_dsp48 = "no" *) wire   [13:0] add_ln129_3_fu_1784_p2;
wire   [12:0] tmp_29_fu_1797_p3;
wire   [13:0] zext_ln129_40_fu_1754_p1;
wire   [13:0] zext_ln129_46_fu_1804_p1;
wire   [13:0] sub_ln129_53_fu_1808_p2;
wire   [12:0] shl_ln129_21_fu_1822_p3;
wire   [13:0] zext_ln129_48_fu_1830_p1;
wire   [13:0] zext_ln129_47_fu_1818_p1;
wire   [13:0] sub_ln129_19_fu_1834_p2;
wire   [12:0] shl_ln129_24_fu_1844_p3;
wire   [9:0] shl_ln129_25_fu_1855_p3;
wire   [13:0] zext_ln129_55_fu_1851_p1;
wire   [13:0] zext_ln129_56_fu_1862_p1;
wire   [13:0] sub_ln129_21_fu_1866_p2;
wire   [10:0] shl_ln129_26_fu_1876_p3;
wire  signed [14:0] sext_ln129_18_fu_1789_p1;
wire   [14:0] zext_ln129_59_fu_1887_p1;
wire   [11:0] shl_ln129_27_fu_1897_p3;
wire   [8:0] shl_ln129_28_fu_1908_p3;
wire   [11:0] zext_ln129_61_fu_1915_p1;
wire   [11:0] zext_ln129_58_fu_1883_p1;
wire   [11:0] sub_ln129_23_fu_1919_p2;
wire   [10:0] shl_ln129_31_fu_1932_p3;
wire  signed [11:0] sext_ln129_27_fu_1946_p1;
wire   [11:0] zext_ln129_68_fu_1943_p1;
wire  signed [11:0] sub_ln129_27_fu_1949_p2;
wire   [11:0] shl_ln129_33_fu_1959_p3;
wire   [12:0] zext_ln129_70_fu_1966_p1;
wire   [12:0] sub_ln129_28_fu_1970_p2;
wire  signed [13:0] sext_ln129_29_fu_1976_p1;
wire   [13:0] sub_ln129_29_fu_1980_p2;
wire   [8:0] shl_ln129_34_fu_1989_p3;
wire   [13:0] zext_ln129_71_fu_1996_p1;
wire   [13:0] sub_ln129_30_fu_2000_p2;
wire   [12:0] shl_ln129_39_fu_2020_p3;
wire   [13:0] zext_ln129_81_fu_2027_p1;
wire   [13:0] zext_ln129_80_fu_2017_p1;
wire   [13:0] sub_ln129_32_fu_2031_p2;
wire   [10:0] shl_ln129_40_fu_2041_p3;
wire   [13:0] zext_ln129_82_fu_2048_p1;
wire   [13:0] sub_ln129_33_fu_2052_p2;
wire   [8:0] shl_ln129_41_fu_2062_p3;
wire   [13:0] zext_ln129_83_fu_2069_p1;
wire   [13:0] sub_ln129_34_fu_2073_p2;
wire   [8:0] shl_ln129_44_fu_2086_p3;
wire   [9:0] shl_ln129_45_fu_2097_p3;
wire   [12:0] zext_ln129_88_fu_2104_p1;
wire   [12:0] sub_ln129_35_fu_2108_p2;
wire   [12:0] shl_ln129_46_fu_2117_p3;
wire   [10:0] shl_ln129_47_fu_2128_p3;
wire   [13:0] zext_ln129_90_fu_2135_p1;
wire   [13:0] zext_ln129_89_fu_2124_p1;
wire   [13:0] sub_ln129_36_fu_2139_p2;
wire   [10:0] shl_ln129_48_fu_2152_p3;
wire   [8:0] shl_ln129_49_fu_2167_p3;
wire   [11:0] zext_ln129_94_fu_2163_p1;
wire   [11:0] zext_ln129_95_fu_2174_p1;
wire   [11:0] sub_ln129_37_fu_2178_p2;
wire   [11:0] tmp_30_fu_2188_p3;
wire   [12:0] zext_ln129_92_fu_2149_p1;
wire   [12:0] zext_ln129_96_fu_2195_p1;
(* use_dsp48 = "no" *) wire   [14:0] add_ln129_6_fu_2013_p2;
wire   [14:0] zext_ln129_93_fu_2159_p1;
wire   [14:0] sub_ln129_38_fu_2205_p2;
wire   [12:0] shl_ln129_51_fu_2227_p3;
wire   [10:0] shl_ln129_52_fu_2238_p3;
wire   [13:0] zext_ln129_104_fu_2245_p1;
wire   [13:0] zext_ln129_103_fu_2234_p1;
wire   [11:0] zext_ln129_102_fu_2224_p1;
wire   [11:0] zext_ln129_105_fu_2255_p1;
wire  signed [11:0] sub_ln129_55_fu_2259_p2;
wire   [13:0] zext_ln129_101_fu_2221_p1;
wire   [13:0] sub_ln129_56_fu_2269_p2;
wire   [12:0] zext_ln129_25_fu_1665_p1;
wire   [12:0] zext_ln129_24_fu_1654_p1;
wire   [12:0] add_ln129_7_fu_2279_p2;
wire  signed [14:0] sext_ln129_2_fu_1595_p1;
wire  signed [14:0] sext_ln129_19_fu_1814_p1;
wire   [14:0] add_ln129_8_fu_2289_p2;
wire   [14:0] zext_ln129_108_fu_2285_p1;
wire  signed [13:0] sext_ln129_25_fu_1925_p1;
wire  signed [14:0] sext_ln129_37_fu_2145_p1;
wire  signed [14:0] sext_ln129_43_fu_2275_p1;
wire   [9:0] shl_ln129_55_fu_2315_p3;
wire   [10:0] zext_ln129_112_fu_2322_p1;
wire   [10:0] sub_ln129_40_fu_2326_p2;
wire  signed [11:0] sext_ln129_49_fu_2332_p1;
wire   [11:0] zext_ln129_111_fu_2312_p1;
wire   [11:0] sub_ln129_41_fu_2336_p2;
wire   [12:0] shl_ln129_58_fu_2349_p3;
wire   [9:0] shl_ln129_59_fu_2360_p3;
wire   [13:0] zext_ln129_118_fu_2356_p1;
wire   [13:0] zext_ln129_119_fu_2367_p1;
wire   [13:0] sub_ln129_43_fu_2371_p2;
wire   [12:0] zext_ln129_122_fu_2388_p1;
wire   [12:0] zext_ln129_124_fu_2399_p1;
wire   [12:0] sub_ln129_44_fu_2403_p2;
wire   [9:0] shl_ln129_62_fu_2416_p3;
wire   [10:0] zext_ln129_129_fu_2423_p1;
wire   [10:0] zext_ln129_128_fu_2413_p1;
wire   [10:0] sub_ln129_46_fu_2427_p2;
wire   [10:0] shl_ln129_65_fu_2443_p3;
wire   [7:0] mul_ln129_33_fu_2454_p1;
wire   [12:0] shl_ln129_67_fu_2466_p3;
wire   [8:0] shl_ln129_68_fu_2477_p3;
wire   [13:0] zext_ln129_141_fu_2473_p1;
wire   [13:0] zext_ln129_142_fu_2484_p1;
wire   [13:0] sub_ln129_49_fu_2488_p2;
wire   [11:0] tmp_32_fu_2498_p3;
wire   [12:0] zext_ln129_143_fu_2505_p1;
wire   [12:0] sub_ln129_58_fu_2509_p2;
wire   [10:0] tmp_33_fu_2519_p3;
wire   [11:0] zext_ln129_139_fu_2460_p1;
wire   [11:0] zext_ln129_144_fu_2526_p1;
wire   [7:0] mul_ln129_35_fu_2542_p1;
wire  signed [14:0] sext_ln129_32_fu_2037_p1;
wire  signed [14:0] sext_ln129_4_fu_1599_p1;
wire  signed [12:0] grp_fu_3695_p3;
wire  signed [14:0] sext_ln141_2_fu_2554_p1;
wire   [14:0] add_ln141_4_fu_2548_p2;
wire  signed [14:0] sext_ln129_20_fu_1840_p1;
wire  signed [14:0] sext_ln129_38_fu_2184_p1;
wire   [14:0] add_ln141_14_fu_2569_p2;
wire  signed [14:0] sext_ln141_6_fu_2566_p1;
wire   [14:0] add_ln141_15_fu_2575_p2;
wire  signed [15:0] sext_ln141_7_fu_2581_p1;
wire  signed [15:0] sext_ln141_5_fu_2563_p1;
wire  signed [14:0] sext_ln129_57_fu_2494_p1;
wire  signed [14:0] sext_ln129_54_fu_2433_p1;
wire   [14:0] add_ln141_19_fu_2594_p2;
wire  signed [14:0] sext_ln141_10_fu_2591_p1;
wire  signed [13:0] sext_ln129_fu_1553_p1;
wire   [13:0] add_ln141_21_fu_2606_p2;
wire   [13:0] grp_fu_3704_p3;
wire   [14:0] zext_ln141_1_fu_2616_p1;
wire  signed [14:0] sext_ln141_12_fu_2612_p1;
wire   [13:0] sub_ln129_39_fu_2249_p2;
wire   [13:0] zext_ln129_87_fu_2093_p1;
wire  signed [13:0] sext_ln129_53_fu_2409_p1;
wire   [13:0] zext_ln129_137_fu_2450_p1;
wire   [8:0] zext_ln129_146_fu_2536_p1;
wire   [8:0] zext_ln129_135_fu_2437_p1;
wire   [8:0] add_ln141_29_fu_2637_p2;
wire   [13:0] zext_ln141_3_fu_2643_p1;
wire   [13:0] add_ln141_28_fu_2631_p2;
wire  signed [14:0] sext_ln129_33_fu_2058_p1;
wire   [14:0] zext_ln129_35_fu_1685_p1;
wire   [13:0] zext_ln129_36_fu_1697_p1;
(* use_dsp48 = "no" *) wire   [13:0] add_ln141_39_fu_2659_p2;
wire  signed [15:0] sext_ln141_25_fu_2671_p1;
wire  signed [15:0] sext_ln141_24_fu_2668_p1;
wire   [15:0] add_ln141_42_fu_2674_p2;
wire   [15:0] zext_ln141_4_fu_2664_p1;
wire   [12:0] grp_fu_3720_p3;
wire  signed [13:0] sext_ln129_50_fu_2342_p1;
wire   [13:0] add_ln141_47_fu_2689_p2;
wire  signed [13:0] sext_ln129_58_fu_2515_p1;
wire  signed [14:0] sext_ln129_52_fu_2377_p1;
wire  signed [14:0] sext_ln129_14_fu_1719_p1;
wire  signed [14:0] sext_ln141_39_fu_2706_p1;
wire   [14:0] add_ln141_59_fu_2700_p2;
wire  signed [14:0] sext_ln129_34_fu_2079_p1;
wire  signed [14:0] sext_ln129_30_fu_1985_p1;
wire  signed [14:0] sext_ln141_42_fu_2721_p1;
wire   [14:0] add_ln141_63_fu_2715_p2;
wire   [11:0] sub_ln129_59_fu_2530_p2;
wire   [11:0] zext_ln129_45_fu_1793_p1;
wire   [13:0] zext_ln129_60_fu_1904_p1;
wire  signed [13:0] sext_ln129_36_fu_2113_p1;
wire   [11:0] zext_ln129_66_fu_1939_p1;
wire   [11:0] zext_ln129_98_fu_2218_p1;
wire   [8:0] zext_ln129_39_fu_1751_p1;
wire   [8:0] zext_ln129_63_fu_1929_p1;
wire   [8:0] add_ln141_81_fu_2748_p2;
wire   [11:0] zext_ln141_7_fu_2754_p1;
wire   [11:0] add_ln141_80_fu_2742_p2;
wire  signed [15:0] sext_ln129_23_fu_1872_p1;
wire  signed [15:0] sext_ln129_40_fu_2211_p1;
wire   [15:0] add_ln141_91_fu_2764_p2;
wire  signed [15:0] sext_ln129_31_fu_2006_p1;
wire    ap_block_pp0_stage4;
wire   [11:0] shl_ln129_22_fu_2782_p3;
wire   [9:0] shl_ln129_23_fu_2794_p3;
wire   [12:0] zext_ln129_51_fu_2802_p1;
wire   [12:0] zext_ln129_50_fu_2790_p1;
wire  signed [12:0] sub_ln129_20_fu_2806_p2;
wire   [11:0] shl_ln129_35_fu_2816_p3;
wire   [8:0] shl_ln129_36_fu_2827_p3;
wire   [12:0] zext_ln129_73_fu_2823_p1;
wire   [12:0] zext_ln129_74_fu_2834_p1;
wire   [9:0] shl_ln129_42_fu_2844_p3;
wire   [11:0] shl_ln129_53_fu_2861_p3;
wire   [9:0] shl_ln129_54_fu_2872_p3;
wire  signed [15:0] sext_ln129_46_fu_2889_p1;
wire  signed [15:0] sext_ln129_45_fu_2886_p1;
wire   [15:0] add_ln129_12_fu_2892_p2;
wire  signed [15:0] sext_ln129_44_fu_2883_p1;
wire   [15:0] add_ln129_13_fu_2898_p2;
wire   [11:0] shl_ln129_56_fu_2911_p3;
wire   [8:0] shl_ln129_57_fu_2922_p3;
wire   [12:0] zext_ln129_113_fu_2918_p1;
wire   [12:0] zext_ln129_114_fu_2929_p1;
wire   [12:0] sub_ln129_42_fu_2933_p2;
wire   [7:0] mul_ln129_23_fu_2943_p1;
wire   [7:0] mul_ln129_24_fu_2952_p1;
wire   [13:0] zext_ln129_115_fu_2949_p1;
wire  signed [16:0] sext_ln129_47_fu_2904_p1;
wire   [16:0] zext_ln129_121_fu_2961_p1;
wire   [11:0] shl_ln129_63_fu_2979_p3;
wire   [10:0] shl_ln129_64_fu_2990_p3;
wire   [11:0] zext_ln129_131_fu_2997_p1;
wire   [11:0] zext_ln129_127_fu_2976_p1;
wire  signed [11:0] sub_ln129_47_fu_3001_p2;
wire   [12:0] tmp_31_fu_3014_p3;
wire   [13:0] zext_ln129_133_fu_3021_p1;
wire   [9:0] shl_ln129_66_fu_3031_p3;
wire   [16:0] sub_ln129_45_fu_2967_p2;
wire   [16:0] zext_ln129_138_fu_3038_p1;
wire   [7:0] mul_ln129_36_fu_3051_p1;
wire   [9:0] shl_ln129_69_fu_3056_p3;
wire   [10:0] zext_ln129_149_fu_3063_p1;
wire   [10:0] zext_ln129_148_fu_3048_p1;
wire  signed [10:0] sub_ln129_50_fu_3067_p2;
wire  signed [15:0] sext_ln141_13_fu_3080_p1;
wire  signed [15:0] sext_ln141_11_fu_3077_p1;
wire   [15:0] add_ln141_24_fu_3083_p2;
wire  signed [14:0] sext_ln141_15_fu_3096_p1;
wire   [14:0] zext_ln141_2_fu_3093_p1;
wire  signed [14:0] sext_ln141_16_fu_3105_p1;
wire   [14:0] add_ln141_27_fu_3099_p2;
wire   [14:0] add_ln141_31_fu_3108_p2;
wire  signed [16:0] sext_ln141_17_fu_3114_p1;
wire  signed [16:0] sext_ln141_14_fu_3089_p1;
wire  signed [15:0] sext_ln141_30_fu_3127_p1;
wire  signed [15:0] sext_ln141_29_fu_3124_p1;
wire   [12:0] zext_ln129_130_fu_2986_p1;
wire   [12:0] zext_ln129_125_fu_2973_p1;
wire   [12:0] add_ln141_53_fu_3136_p2;
wire   [13:0] zext_ln141_5_fu_3142_p1;
wire  signed [13:0] grp_fu_3810_p3;
wire  signed [13:0] grp_fu_3753_p3;
wire  signed [14:0] sext_ln141_44_fu_3154_p1;
wire  signed [14:0] grp_fu_3761_p3;
(* use_dsp48 = "no" *) wire   [14:0] add_ln141_68_fu_3157_p2;
wire  signed [15:0] sext_ln141_45_fu_3162_p1;
wire  signed [15:0] sext_ln141_43_fu_3151_p1;
wire  signed [13:0] sext_ln141_47_fu_3172_p1;
wire  signed [13:0] sext_ln129_51_fu_2939_p1;
wire   [13:0] add_ln141_72_fu_3175_p2;
wire   [12:0] sub_ln129_31_fu_2838_p2;
wire   [12:0] add_ln141_73_fu_3185_p2;
wire  signed [14:0] sext_ln141_50_fu_3194_p1;
wire  signed [14:0] sext_ln141_49_fu_3190_p1;
wire   [14:0] add_ln141_75_fu_3197_p2;
wire  signed [14:0] sext_ln141_48_fu_3181_p1;
wire   [12:0] zext_ln129_107_fu_2879_p1;
wire   [12:0] zext_ln129_106_fu_2868_p1;
wire   [12:0] add_ln141_77_fu_3209_p2;
wire  signed [13:0] grp_fu_3794_p3;
wire  signed [14:0] sext_ln141_52_fu_3219_p1;
wire   [14:0] zext_ln141_6_fu_3215_p1;
wire   [14:0] zext_ln141_8_fu_3228_p1;
wire   [14:0] add_ln141_79_fu_3222_p2;
wire   [12:0] grp_fu_3777_p3;
wire  signed [13:0] sext_ln129_7_fu_2776_p1;
wire  signed [13:0] sext_ln129_16_fu_2779_p1;
wire   [13:0] add_ln141_88_fu_3240_p2;
wire   [13:0] zext_ln141_9_fu_3237_p1;
wire    ap_block_pp0_stage5;
wire   [11:0] shl_ln129_50_fu_3255_p3;
wire  signed [14:0] sext_ln141_fu_3272_p1;
wire  signed [14:0] sext_ln129_56_fu_3269_p1;
wire   [14:0] add_ln141_2_fu_3275_p2;
wire  signed [15:0] sext_ln141_3_fu_3285_p1;
wire  signed [15:0] sext_ln141_1_fu_3281_p1;
wire   [15:0] add_ln141_9_fu_3288_p2;
wire  signed [16:0] sext_ln141_8_fu_3298_p1;
wire  signed [16:0] sext_ln141_4_fu_3294_p1;
wire   [16:0] add_ln141_17_fu_3301_p2;
wire  signed [17:0] sext_ln141_18_fu_3311_p1;
wire  signed [17:0] sext_ln141_9_fu_3307_p1;
wire  signed [14:0] grp_fu_3826_p3;
wire  signed [15:0] sext_ln141_22_fu_3326_p1;
wire  signed [15:0] sext_ln141_21_fu_3323_p1;
wire   [15:0] add_ln141_37_fu_3329_p2;
wire  signed [16:0] sext_ln141_26_fu_3339_p1;
wire  signed [16:0] sext_ln141_23_fu_3335_p1;
wire  signed [15:0] sext_ln141_32_fu_3351_p1;
wire  signed [15:0] sext_ln129_24_fu_3252_p1;
wire  signed [15:0] sext_ln141_33_fu_3360_p1;
wire   [15:0] add_ln141_51_fu_3354_p2;
wire   [15:0] add_ln141_55_fu_3363_p2;
wire  signed [16:0] sext_ln141_34_fu_3369_p1;
wire  signed [16:0] sext_ln141_31_fu_3348_p1;
wire  signed [14:0] sext_ln141_37_fu_3379_p1;
wire   [14:0] zext_ln129_99_fu_3262_p1;
wire   [14:0] add_ln141_58_fu_3382_p2;
wire  signed [15:0] sext_ln141_40_fu_3392_p1;
wire  signed [15:0] sext_ln141_38_fu_3388_p1;
wire   [15:0] add_ln141_62_fu_3395_p2;
wire  signed [16:0] sext_ln141_46_fu_3405_p1;
wire  signed [16:0] sext_ln141_41_fu_3401_p1;
wire  signed [15:0] sext_ln141_53_fu_3417_p1;
wire  signed [15:0] sext_ln141_51_fu_3414_p1;
wire   [15:0] add_ln141_84_fu_3420_p2;
wire  signed [16:0] sext_ln141_54_fu_3426_p1;
wire   [16:0] add_ln141_70_fu_3408_p2;
wire  signed [13:0] grp_fu_3834_p3;
wire  signed [14:0] sext_ln141_57_fu_3439_p1;
wire  signed [14:0] sext_ln141_56_fu_3436_p1;
wire  signed [13:0] grp_fu_3818_p3;
wire   [16:0] grp_fu_3841_p3;
wire  signed [16:0] sext_ln141_60_fu_3451_p1;
(* use_dsp48 = "no" *) wire   [16:0] add_ln141_95_fu_3454_p2;
wire  signed [16:0] sext_ln141_59_fu_3448_p1;
wire  signed [17:0] sext_ln141_35_fu_3471_p1;
wire  signed [17:0] sext_ln141_27_fu_3468_p1;
wire   [17:0] add_ln141_3_fu_3474_p2;
wire  signed [17:0] sext_ln141_61_fu_3490_p1;
wire  signed [17:0] sext_ln141_58_fu_3487_p1;
wire   [17:0] add_ln141_7_fu_3493_p2;
wire  signed [31:0] sext_ln141_19_fu_3465_p1;
wire   [0:0] icmp_ln148_fu_3507_p2;
wire  signed [31:0] sext_ln141_36_fu_3480_p1;
wire   [0:0] icmp_ln148_1_fu_3525_p2;
wire  signed [31:0] sext_ln141_55_fu_3484_p1;
wire   [0:0] icmp_ln148_2_fu_3543_p2;
wire  signed [31:0] sext_ln141_62_fu_3499_p1;
wire   [0:0] icmp_ln148_3_fu_3561_p2;
wire  signed [5:0] grp_fu_3621_p0;
wire   [7:0] grp_fu_3621_p1;
wire   [13:0] grp_fu_3621_p2;
wire  signed [5:0] grp_fu_3629_p0;
wire   [7:0] grp_fu_3629_p1;
wire   [13:0] zext_ln129_52_fu_1360_p1;
wire   [11:0] grp_fu_3629_p2;
wire   [5:0] grp_fu_3638_p0;
wire   [7:0] grp_fu_3638_p1;
wire  signed [4:0] grp_fu_3646_p0;
wire   [7:0] grp_fu_3646_p1;
wire   [4:0] grp_fu_3654_p0;
wire   [7:0] grp_fu_3654_p1;
wire   [11:0] grp_fu_3654_p2;
wire   [5:0] grp_fu_3662_p0;
wire   [7:0] grp_fu_3662_p1;
wire   [13:0] grp_fu_3662_p2;
wire   [5:0] grp_fu_3670_p0;
wire   [7:0] grp_fu_3670_p1;
wire  signed [4:0] grp_fu_3678_p0;
wire   [7:0] grp_fu_3678_p1;
wire  signed [13:0] grp_fu_3678_p2;
wire   [5:0] grp_fu_3686_p0;
wire   [7:0] grp_fu_3686_p1;
wire  signed [4:0] grp_fu_3695_p0;
wire   [7:0] grp_fu_3695_p1;
wire   [4:0] grp_fu_3704_p0;
wire   [7:0] grp_fu_3704_p1;
wire   [5:0] grp_fu_3712_p0;
wire   [7:0] grp_fu_3712_p1;
wire   [4:0] grp_fu_3720_p0;
wire   [7:0] grp_fu_3720_p1;
wire   [12:0] grp_fu_3720_p2;
wire  signed [5:0] grp_fu_3729_p0;
wire   [7:0] grp_fu_3729_p1;
wire  signed [5:0] grp_fu_3737_p0;
wire   [7:0] grp_fu_3737_p1;
wire  signed [14:0] grp_fu_3737_p2;
wire   [4:0] grp_fu_3745_p0;
wire   [7:0] grp_fu_3745_p1;
wire   [13:0] grp_fu_3745_p2;
wire   [5:0] grp_fu_3753_p0;
wire   [7:0] grp_fu_3753_p1;
wire  signed [5:0] grp_fu_3761_p0;
wire   [7:0] grp_fu_3761_p1;
wire   [5:0] grp_fu_3770_p0;
wire   [7:0] grp_fu_3770_p1;
wire   [13:0] grp_fu_3770_p2;
wire   [5:0] grp_fu_3777_p0;
wire   [7:0] grp_fu_3777_p1;
wire   [9:0] grp_fu_3777_p2;
wire  signed [5:0] grp_fu_3786_p0;
wire   [7:0] grp_fu_3786_p1;
wire  signed [5:0] grp_fu_3794_p0;
wire   [7:0] grp_fu_3794_p1;
wire  signed [5:0] grp_fu_3802_p0;
wire   [7:0] grp_fu_3802_p1;
wire   [13:0] grp_fu_3802_p2;
wire  signed [5:0] grp_fu_3810_p0;
wire   [7:0] grp_fu_3810_p1;
wire   [8:0] grp_fu_3810_p2;
wire  signed [5:0] grp_fu_3818_p0;
wire   [7:0] grp_fu_3818_p1;
wire   [5:0] grp_fu_3826_p0;
wire   [7:0] grp_fu_3826_p1;
wire   [5:0] grp_fu_3834_p0;
wire   [7:0] grp_fu_3834_p1;
wire   [4:0] grp_fu_3841_p0;
wire   [7:0] grp_fu_3841_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire   [13:0] grp_fu_3621_p10;
wire   [13:0] grp_fu_3629_p20;
wire   [12:0] grp_fu_3646_p10;
wire   [12:0] grp_fu_3654_p10;
wire   [12:0] grp_fu_3654_p20;
wire   [13:0] grp_fu_3662_p10;
wire   [13:0] grp_fu_3670_p10;
wire   [12:0] grp_fu_3678_p10;
wire   [13:0] grp_fu_3686_p10;
wire   [12:0] grp_fu_3704_p10;
wire   [12:0] grp_fu_3720_p10;
wire   [13:0] grp_fu_3729_p10;
wire   [13:0] grp_fu_3737_p10;
wire   [12:0] grp_fu_3745_p10;
wire   [13:0] grp_fu_3761_p10;
wire   [12:0] grp_fu_3777_p10;
wire   [12:0] grp_fu_3777_p20;
wire   [13:0] grp_fu_3794_p10;
wire   [13:0] grp_fu_3810_p20;
wire   [13:0] grp_fu_3818_p10;
wire   [13:0] mul_ln129_13_fu_1439_p10;
wire   [13:0] mul_ln129_23_fu_2943_p10;
wire   [13:0] mul_ln129_2_fu_1213_p10;
wire   [13:0] mul_ln129_33_fu_2454_p10;
wire   [13:0] mul_ln129_35_fu_2542_p10;
wire   [13:0] mul_ln129_3_fu_1608_p10;
reg    ap_condition_2173;
reg    ap_condition_57;
reg    ap_condition_52;
reg    ap_condition_2847;
reg    ap_condition_2850;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 iteration_2 = 8'd0;
#0 col_offset_1 = 16'd0;
#0 row_offset_1 = 8'd2;
#0 maxes_0 = 32'd0;
#0 maxes_1 = 32'd0;
#0 maxes_2 = 32'd0;
#0 maxes_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U21(
    .din0(stripes_0_0_q0),
    .din1(stripes_0_1_q0),
    .din2(stripes_0_2_q0),
    .din3(stripes_0_3_q0),
    .din4(grp_fu_656_p5),
    .dout(grp_fu_656_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U22(
    .din0(stripes_1_0_q0),
    .din1(stripes_1_1_q0),
    .din2(stripes_1_2_q0),
    .din3(stripes_1_3_q0),
    .din4(grp_fu_669_p5),
    .dout(grp_fu_669_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U23(
    .din0(stripes_2_0_q0),
    .din1(stripes_2_1_q0),
    .din2(stripes_2_2_q0),
    .din3(stripes_2_3_q0),
    .din4(grp_fu_682_p5),
    .dout(grp_fu_682_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U24(
    .din0(stripes_0_0_q0),
    .din1(stripes_0_1_q0),
    .din2(stripes_0_2_q0),
    .din3(stripes_0_3_q0),
    .din4(grp_fu_695_p5),
    .dout(grp_fu_695_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U25(
    .din0(stripes_1_0_q0),
    .din1(stripes_1_1_q0),
    .din2(stripes_1_2_q0),
    .din3(stripes_1_3_q0),
    .din4(grp_fu_708_p5),
    .dout(grp_fu_708_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U26(
    .din0(stripes_2_0_q0),
    .din1(stripes_2_1_q0),
    .din2(stripes_2_2_q0),
    .din3(stripes_2_3_q0),
    .din4(grp_fu_721_p5),
    .dout(grp_fu_721_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U27(
    .din0(stripes_0_0_q0),
    .din1(stripes_0_1_q0),
    .din2(stripes_0_2_q0),
    .din3(stripes_0_3_q0),
    .din4(grp_fu_734_p5),
    .dout(grp_fu_734_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U28(
    .din0(stripes_1_0_q0),
    .din1(stripes_1_1_q0),
    .din2(stripes_1_2_q0),
    .din3(stripes_1_3_q0),
    .din4(grp_fu_747_p5),
    .dout(grp_fu_747_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U29(
    .din0(stripes_2_0_q0),
    .din1(stripes_2_1_q0),
    .din2(stripes_2_2_q0),
    .din3(stripes_2_3_q0),
    .din4(grp_fu_760_p5),
    .dout(grp_fu_760_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U30(
    .din0(stripes_0_0_q1),
    .din1(stripes_0_1_q1),
    .din2(stripes_0_2_q1),
    .din3(stripes_0_3_q1),
    .din4(add_ln125_fu_906_p2),
    .dout(tmp_4_fu_915_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U31(
    .din0(stripes_1_0_q1),
    .din1(stripes_1_1_q1),
    .din2(stripes_1_2_q1),
    .din3(stripes_1_3_q1),
    .din4(add_ln125_fu_906_p2),
    .dout(tmp_5_fu_929_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U32(
    .din0(stripes_2_0_q1),
    .din1(stripes_2_1_q1),
    .din2(stripes_2_2_q1),
    .din3(stripes_2_3_q1),
    .din4(add_ln125_fu_906_p2),
    .dout(tmp_9_fu_943_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U33(
    .din0(stripes_0_0_q1),
    .din1(stripes_0_1_q1),
    .din2(stripes_0_2_q1),
    .din3(stripes_0_3_q1),
    .din4(add_ln125_1_fu_957_p2),
    .dout(tmp_12_fu_966_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U34(
    .din0(stripes_1_0_q1),
    .din1(stripes_1_1_q1),
    .din2(stripes_1_2_q1),
    .din3(stripes_1_3_q1),
    .din4(add_ln125_1_fu_957_p2),
    .dout(tmp_13_fu_980_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U35(
    .din0(stripes_2_0_q1),
    .din1(stripes_2_1_q1),
    .din2(stripes_2_2_q1),
    .din3(stripes_2_3_q1),
    .din4(add_ln125_1_fu_957_p2),
    .dout(tmp_17_fu_994_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U36(
    .din0(stripes_0_0_q1),
    .din1(stripes_0_1_q1),
    .din2(stripes_0_2_q1),
    .din3(stripes_0_3_q1),
    .din4(xor_ln125_fu_1008_p2),
    .dout(tmp_21_fu_1017_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U37(
    .din0(stripes_1_0_q1),
    .din1(stripes_1_1_q1),
    .din2(stripes_1_2_q1),
    .din3(stripes_1_3_q1),
    .din4(xor_ln125_fu_1008_p2),
    .dout(tmp_22_fu_1031_p6)
);

fused_cnn_layer_mbkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
fused_cnn_layer_mbkb_U38(
    .din0(stripes_2_0_q1),
    .din1(stripes_2_1_q1),
    .din2(stripes_2_2_q1),
    .din3(stripes_2_3_q1),
    .din4(xor_ln125_fu_1008_p2),
    .dout(tmp_26_fu_1045_p6)
);

fused_cnn_layer_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mcud_U39(
    .din0(grp_fu_3621_p0),
    .din1(grp_fu_3621_p1),
    .din2(grp_fu_3621_p2),
    .dout(grp_fu_3621_p3)
);

fused_cnn_layer_mdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mdEe_U40(
    .din0(grp_fu_3629_p0),
    .din1(grp_fu_3629_p1),
    .din2(grp_fu_3629_p2),
    .dout(grp_fu_3629_p3)
);

fused_cnn_layer_meOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
fused_cnn_layer_meOg_U41(
    .din0(grp_fu_3638_p0),
    .din1(grp_fu_3638_p1),
    .din2(sub_ln129_13_fu_1298_p2),
    .dout(grp_fu_3638_p3)
);

fused_cnn_layer_mfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mfYi_U42(
    .din0(grp_fu_3646_p0),
    .din1(grp_fu_3646_p1),
    .din2(sub_ln129_6_fu_1231_p2),
    .dout(grp_fu_3646_p3)
);

fused_cnn_layer_mg8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mg8j_U43(
    .din0(grp_fu_3654_p0),
    .din1(grp_fu_3654_p1),
    .din2(grp_fu_3654_p2),
    .dout(grp_fu_3654_p3)
);

fused_cnn_layer_mhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mhbi_U44(
    .din0(grp_fu_3662_p0),
    .din1(grp_fu_3662_p1),
    .din2(grp_fu_3662_p2),
    .dout(grp_fu_3662_p3)
);

fused_cnn_layer_mibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
fused_cnn_layer_mibs_U45(
    .din0(grp_fu_3670_p0),
    .din1(grp_fu_3670_p1),
    .din2(sub_ln129_25_fu_1406_p2),
    .dout(grp_fu_3670_p3)
);

fused_cnn_layer_mjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mjbC_U46(
    .din0(grp_fu_3678_p0),
    .din1(grp_fu_3678_p1),
    .din2(grp_fu_3678_p2),
    .dout(grp_fu_3678_p3)
);

fused_cnn_layer_mkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mkbM_U47(
    .din0(grp_fu_3686_p0),
    .din1(grp_fu_3686_p1),
    .din2(sub_ln129_52_fu_1774_p2),
    .dout(grp_fu_3686_p3)
);

fused_cnn_layer_mlbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mlbW_U48(
    .din0(grp_fu_3695_p0),
    .din1(grp_fu_3695_p1),
    .din2(sub_ln129_27_fu_1949_p2),
    .dout(grp_fu_3695_p3)
);

fused_cnn_layer_mmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mmb6_U49(
    .din0(grp_fu_3704_p0),
    .din1(grp_fu_3704_p1),
    .din2(mul_ln129_13_reg_4262),
    .dout(grp_fu_3704_p3)
);

fused_cnn_layer_mncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
fused_cnn_layer_mncg_U50(
    .din0(grp_fu_3712_p0),
    .din1(grp_fu_3712_p1),
    .din2(grp_fu_3720_p3),
    .dout(grp_fu_3712_p3)
);

fused_cnn_layer_mocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mocq_U51(
    .din0(grp_fu_3720_p0),
    .din1(grp_fu_3720_p1),
    .din2(grp_fu_3720_p2),
    .dout(grp_fu_3720_p3)
);

fused_cnn_layer_mpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 15 ))
fused_cnn_layer_mpcA_U52(
    .din0(grp_fu_3729_p0),
    .din1(grp_fu_3729_p1),
    .din2(sub_ln129_55_fu_2259_p2),
    .dout(grp_fu_3729_p3)
);

fused_cnn_layer_mqcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
fused_cnn_layer_mqcK_U53(
    .din0(grp_fu_3737_p0),
    .din1(grp_fu_3737_p1),
    .din2(grp_fu_3737_p2),
    .dout(grp_fu_3737_p3)
);

fused_cnn_layer_mmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mmb6_U54(
    .din0(grp_fu_3745_p0),
    .din1(grp_fu_3745_p1),
    .din2(grp_fu_3745_p2),
    .dout(grp_fu_3745_p3)
);

fused_cnn_layer_mrcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mrcU_U55(
    .din0(grp_fu_3753_p0),
    .din1(grp_fu_3753_p1),
    .din2(sub_ln129_47_fu_3001_p2),
    .dout(grp_fu_3753_p3)
);

fused_cnn_layer_msc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
fused_cnn_layer_msc4_U56(
    .din0(grp_fu_3761_p0),
    .din1(grp_fu_3761_p1),
    .din2(sub_ln129_20_fu_2806_p2),
    .dout(grp_fu_3761_p3)
);

fused_cnn_layer_mhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mhbi_U57(
    .din0(grp_fu_3770_p0),
    .din1(grp_fu_3770_p1),
    .din2(grp_fu_3770_p2),
    .dout(grp_fu_3770_p3)
);

fused_cnn_layer_mtde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 13 ))
fused_cnn_layer_mtde_U58(
    .din0(grp_fu_3777_p0),
    .din1(grp_fu_3777_p1),
    .din2(grp_fu_3777_p2),
    .dout(grp_fu_3777_p3)
);

fused_cnn_layer_mudo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mudo_U59(
    .din0(grp_fu_3786_p0),
    .din1(grp_fu_3786_p1),
    .din2(sub_ln129_50_fu_3067_p2),
    .dout(grp_fu_3786_p3)
);

fused_cnn_layer_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mcud_U60(
    .din0(grp_fu_3794_p0),
    .din1(grp_fu_3794_p1),
    .din2(mul_ln129_33_reg_4435),
    .dout(grp_fu_3794_p3)
);

fused_cnn_layer_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mcud_U61(
    .din0(grp_fu_3802_p0),
    .din1(grp_fu_3802_p1),
    .din2(grp_fu_3802_p2),
    .dout(grp_fu_3802_p3)
);

fused_cnn_layer_mvdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mvdy_U62(
    .din0(grp_fu_3810_p0),
    .din1(grp_fu_3810_p1),
    .din2(grp_fu_3810_p2),
    .dout(grp_fu_3810_p3)
);

fused_cnn_layer_mcud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mcud_U63(
    .din0(grp_fu_3818_p0),
    .din1(grp_fu_3818_p1),
    .din2(mul_ln129_23_reg_4540),
    .dout(grp_fu_3818_p3)
);

fused_cnn_layer_mibs #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
fused_cnn_layer_mibs_U64(
    .din0(grp_fu_3826_p0),
    .din1(grp_fu_3826_p1),
    .din2(add_ln141_33_reg_4480),
    .dout(grp_fu_3826_p3)
);

fused_cnn_layer_mwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
fused_cnn_layer_mwdI_U65(
    .din0(grp_fu_3834_p0),
    .din1(grp_fu_3834_p1),
    .din2(add_ln141_85_reg_4601),
    .dout(grp_fu_3834_p3)
);

fused_cnn_layer_mxdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
fused_cnn_layer_mxdS_U66(
    .din0(grp_fu_3841_p0),
    .din1(grp_fu_3841_p1),
    .din2(sub_ln129_48_reg_4556),
    .dout(grp_fu_3841_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((icmp_ln161_fu_889_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_col_offset_1_new_0_reg_590 <= add_ln160_fu_883_p2;
        end else if ((icmp_ln161_fu_889_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_col_offset_1_new_0_reg_590 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_57)) begin
        if ((icmp_ln152_reg_3998 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_iteration_2_new_0_reg_601 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_iteration_2_new_0_reg_601 <= ap_phi_reg_pp0_iter0_iteration_2_new_0_reg_601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2850)) begin
            ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_612 <= select_ln148_fu_3513_p3;
        end else if ((1'b1 == ap_condition_2847)) begin
            ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_612 <= 32'd0;
        end else if ((1'b1 == ap_condition_52)) begin
            ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_612 <= ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2850)) begin
            ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_623 <= select_ln148_1_fu_3531_p3;
        end else if ((1'b1 == ap_condition_2847)) begin
            ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_623 <= 32'd0;
        end else if ((1'b1 == ap_condition_52)) begin
            ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_623 <= ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_623;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2850)) begin
            ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_634 <= select_ln148_2_fu_3549_p3;
        end else if ((1'b1 == ap_condition_2847)) begin
            ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_634 <= 32'd0;
        end else if ((1'b1 == ap_condition_52)) begin
            ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_634 <= ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_634;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_2850)) begin
            ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_645 <= select_ln148_3_fu_3567_p3;
        end else if ((1'b1 == ap_condition_2847)) begin
            ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_645 <= 32'd0;
        end else if ((1'b1 == ap_condition_52)) begin
            ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_645 <= ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_645;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln125_1_reg_4115 <= add_ln125_1_fu_957_p2;
        add_ln125_reg_4011 <= add_ln125_fu_906_p2;
        tmp_12_reg_4148 <= tmp_12_fu_966_p6;
        tmp_13_reg_4155 <= tmp_13_fu_980_p6;
        tmp_17_reg_4163 <= tmp_17_fu_994_p6;
        tmp_21_reg_4206 <= tmp_21_fu_1017_p6;
        tmp_22_reg_4213 <= tmp_22_fu_1031_p6;
        tmp_26_reg_4224 <= tmp_26_fu_1045_p6;
        tmp_4_reg_4027 <= tmp_4_fu_915_p6;
        tmp_5_reg_4036 <= tmp_5_fu_929_p6;
        tmp_9_reg_4107 <= tmp_9_fu_943_p6;
        xor_ln125_reg_4171 <= xor_ln125_fu_1008_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln129_10_reg_4410 <= add_ln129_10_fu_2301_p2;
        add_ln129_11_reg_4415 <= add_ln129_11_fu_2306_p2;
        add_ln129_9_reg_4405 <= add_ln129_9_fu_2295_p2;
        add_ln141_16_reg_4455 <= add_ln141_16_fu_2585_p2;
        add_ln141_20_reg_4460 <= add_ln141_20_fu_2600_p2;
        add_ln141_23_reg_4465 <= add_ln141_23_fu_2619_p2;
        add_ln141_26_reg_4470[13 : 1] <= add_ln141_26_fu_2625_p2[13 : 1];
        add_ln141_30_reg_4475 <= add_ln141_30_fu_2647_p2;
        add_ln141_43_reg_4490 <= add_ln141_43_fu_2680_p2;
        add_ln141_48_reg_4500 <= add_ln141_48_fu_2694_p2;
        add_ln141_61_reg_4510 <= add_ln141_61_fu_2709_p2;
        add_ln141_65_reg_4515 <= add_ln141_65_fu_2724_p2;
        add_ln141_71_reg_4520 <= add_ln141_71_fu_2730_p2;
        add_ln141_74_reg_4525[13 : 2] <= add_ln141_74_fu_2736_p2[13 : 2];
        add_ln141_82_reg_4530 <= add_ln141_82_fu_2758_p2;
        add_ln141_8_reg_4450 <= add_ln141_8_fu_2557_p2;
        add_ln141_92_reg_4535 <= add_ln141_92_fu_2770_p2;
        mul_ln129_33_reg_4435 <= mul_ln129_33_fu_2454_p2;
        shl_ln129_60_reg_4420[11 : 4] <= shl_ln129_60_fu_2381_p3[11 : 4];
        shl_ln129_61_reg_4425[8 : 1] <= shl_ln129_61_fu_2392_p3[8 : 1];
        sub_ln129_11_reg_4385 <= sub_ln129_11_fu_1641_p2;
        sub_ln129_18_reg_4390 <= sub_ln129_18_fu_1745_p2;
        sub_ln129_22_reg_4395 <= sub_ln129_22_fu_1891_p2;
        zext_ln129_136_reg_4430[7 : 0] <= zext_ln129_136_fu_2440_p1[7 : 0];
        zext_ln129_140_reg_4440[7 : 0] <= zext_ln129_140_fu_2463_p1[7 : 0];
        zext_ln129_147_reg_4445[7 : 0] <= zext_ln129_147_fu_2539_p1[7 : 0];
        zext_ln129_97_reg_4400[7 : 0] <= zext_ln129_97_fu_2215_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln129_4_reg_4274[14 : 1] <= add_ln129_4_fu_1470_p2[14 : 1];
        add_ln141_12_reg_4340 <= add_ln141_12_fu_1501_p2;
        add_ln141_13_reg_4345 <= add_ln141_13_fu_1506_p2;
        add_ln141_64_reg_4380 <= add_ln141_64_fu_1512_p2;
        mul_ln129_13_reg_4262 <= mul_ln129_13_fu_1439_p2;
        sub_ln129_26_reg_4257[10 : 2] <= sub_ln129_26_fu_1430_p2[10 : 2];
        sub_ln129_5_reg_4232[11 : 1] <= sub_ln129_5_fu_1207_p2[11 : 1];
        sub_ln129_8_reg_4237[12 : 1] <= sub_ln129_8_fu_1251_p2[12 : 1];
        zext_ln129_67_reg_4252[7 : 0] <= zext_ln129_67_fu_1416_p1[7 : 0];
        zext_ln129_75_reg_4269[7 : 0] <= zext_ln129_75_fu_1445_p1[7 : 0];
        zext_ln129_86_reg_4302[11 : 4] <= zext_ln129_86_fu_1484_p1[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln129_5_reg_4279 <= grp_fu_3670_p3;
        add_ln141_18_reg_4350 <= grp_fu_3678_p3;
        add_ln141_25_reg_4355 <= grp_fu_3654_p3;
        add_ln141_38_reg_4360 <= grp_fu_3662_p3;
        add_ln141_40_reg_4365 <= grp_fu_3638_p3;
        add_ln141_41_reg_4370 <= grp_fu_3621_p3;
        add_ln141_60_reg_4375 <= grp_fu_3646_p3;
        tmp_14_reg_4284 <= grp_fu_721_p6;
        tmp_15_reg_4293 <= grp_fu_695_p6;
        tmp_16_reg_4307 <= grp_fu_708_p6;
        tmp_23_reg_4316 <= grp_fu_760_p6;
        tmp_24_reg_4322 <= grp_fu_734_p6;
        tmp_25_reg_4330 <= grp_fu_747_p6;
        tmp_7_reg_4242 <= grp_fu_656_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln141_1_reg_4611 <= add_ln141_1_fu_3314_p2;
        add_ln141_44_reg_4616 <= add_ln141_44_fu_3342_p2;
        add_ln141_56_reg_4621 <= add_ln141_56_fu_3373_p2;
        add_ln141_5_reg_4626 <= add_ln141_5_fu_3430_p2;
        add_ln141_90_reg_4631 <= add_ln141_90_fu_3442_p2;
        add_ln141_96_reg_4636 <= add_ln141_96_fu_3459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln141_32_reg_4566 <= add_ln141_32_fu_3118_p2;
        add_ln141_49_reg_4571 <= add_ln141_49_fu_3130_p2;
        add_ln141_54_reg_4576 <= add_ln141_54_fu_3146_p2;
        add_ln141_69_reg_4586 <= add_ln141_69_fu_3166_p2;
        add_ln141_76_reg_4591 <= add_ln141_76_fu_3203_p2;
        add_ln141_83_reg_4596 <= add_ln141_83_fu_3231_p2;
        add_ln141_89_reg_4606 <= add_ln141_89_fu_3246_p2;
        mul_ln129_23_reg_4540 <= mul_ln129_23_fu_2943_p2;
        sub_ln129_48_reg_4556 <= sub_ln129_48_fu_3042_p2;
        sub_ln129_57_reg_4551 <= sub_ln129_57_fu_3025_p2;
        zext_ln129_132_reg_4545[7 : 0] <= zext_ln129_132_fu_3011_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln141_33_reg_4480 <= grp_fu_3745_p3;
        add_ln141_36_reg_4485 <= grp_fu_3737_p3;
        add_ln141_46_reg_4495 <= grp_fu_3712_p3;
        add_ln141_50_reg_4505 <= grp_fu_3729_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln141_57_reg_4581 <= grp_fu_3802_p3;
        add_ln141_85_reg_4601 <= grp_fu_3786_p3;
        add_ln141_reg_4561 <= grp_fu_3770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln151_reg_3993 <= add_ln151_fu_871_p2;
        icmp_ln152_reg_3998 <= icmp_ln152_fu_877_p2;
        icmp_ln152_reg_3998_pp0_iter1_reg <= icmp_ln152_reg_3998;
        select_ln148_1_reg_4647 <= select_ln148_1_fu_3531_p3;
        select_ln148_2_reg_4653 <= select_ln148_2_fu_3549_p3;
        select_ln148_3_reg_4659 <= select_ln148_3_fu_3567_p3;
        select_ln148_reg_4641 <= select_ln148_fu_3513_p3;
        top_offset_reg_3848 <= top_offset_fu_799_p2;
        zext_ln129_5_reg_3913[16 : 0] <= zext_ln129_5_fu_845_p1[16 : 0];
        zext_ln129_9_reg_3961[16 : 0] <= zext_ln129_9_fu_863_p1[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln152_reg_3998 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_offset_1 <= ap_phi_reg_pp0_iter0_col_offset_1_new_0_reg_590;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_fu_877_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln161_reg_4007 <= icmp_ln161_fu_889_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iteration_2 <= ap_phi_mux_iteration_2_new_0_phi_fu_605_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        maxes_0 <= ap_phi_reg_pp0_iter1_maxes_0_new_0_reg_612;
        maxes_1 <= ap_phi_reg_pp0_iter1_maxes_1_new_0_reg_623;
        maxes_2 <= ap_phi_reg_pp0_iter1_maxes_2_new_0_reg_634;
        maxes_3 <= ap_phi_reg_pp0_iter1_maxes_3_new_0_reg_645;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_773 <= grp_fu_669_p6;
        reg_777 <= grp_fu_682_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln161_reg_4007 == 1'd1) & (icmp_ln152_reg_3998 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        row_offset_1 <= select_ln165_fu_1071_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_10_reg_4130 <= grp_fu_708_p6;
        tmp_11_reg_4139 <= grp_fu_721_p6;
        tmp_18_reg_4178 <= grp_fu_734_p6;
        tmp_19_reg_4188 <= grp_fu_747_p6;
        tmp_1_reg_4018 <= grp_fu_656_p6;
        tmp_20_reg_4198 <= grp_fu_760_p6;
        tmp_s_reg_4122 <= grp_fu_695_p6;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln152_reg_3998 == 1'd0)) begin
        ap_phi_mux_iteration_2_new_0_phi_fu_605_p4 = add_ln151_reg_3993;
    end else begin
        ap_phi_mux_iteration_2_new_0_phi_fu_605_p4 = ap_phi_reg_pp0_iter1_iteration_2_new_0_reg_601;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_iteration_2_load = ap_phi_mux_iteration_2_new_0_phi_fu_605_p4;
    end else begin
        ap_sig_allocacmp_iteration_2_load = iteration_2;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_656_p5 = add_ln125_reg_4011;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_656_p5 = add_ln125_fu_906_p2;
        end else begin
            grp_fu_656_p5 = 'bx;
        end
    end else begin
        grp_fu_656_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_669_p5 = add_ln125_reg_4011;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_669_p5 = add_ln125_fu_906_p2;
        end else begin
            grp_fu_669_p5 = 'bx;
        end
    end else begin
        grp_fu_669_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_682_p5 = add_ln125_reg_4011;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_682_p5 = add_ln125_fu_906_p2;
        end else begin
            grp_fu_682_p5 = 'bx;
        end
    end else begin
        grp_fu_682_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_695_p5 = add_ln125_1_reg_4115;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_695_p5 = add_ln125_1_fu_957_p2;
        end else begin
            grp_fu_695_p5 = 'bx;
        end
    end else begin
        grp_fu_695_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_708_p5 = add_ln125_1_reg_4115;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_708_p5 = add_ln125_1_fu_957_p2;
        end else begin
            grp_fu_708_p5 = 'bx;
        end
    end else begin
        grp_fu_708_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_721_p5 = add_ln125_1_reg_4115;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_721_p5 = add_ln125_1_fu_957_p2;
        end else begin
            grp_fu_721_p5 = 'bx;
        end
    end else begin
        grp_fu_721_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_734_p5 = xor_ln125_reg_4171;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_734_p5 = xor_ln125_fu_1008_p2;
        end else begin
            grp_fu_734_p5 = 'bx;
        end
    end else begin
        grp_fu_734_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_747_p5 = xor_ln125_reg_4171;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_747_p5 = xor_ln125_fu_1008_p2;
        end else begin
            grp_fu_747_p5 = 'bx;
        end
    end else begin
        grp_fu_747_p5 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_760_p5 = xor_ln125_reg_4171;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_760_p5 = xor_ln125_fu_1008_p2;
        end else begin
            grp_fu_760_p5 = 'bx;
        end
    end else begin
        grp_fu_760_p5 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_0_V_blk_n = output_0_V_full_n;
    end else begin
        output_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_0_V_write = 1'b1;
    end else begin
        output_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_1_V_blk_n = output_1_V_full_n;
    end else begin
        output_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_1_V_write = 1'b1;
    end else begin
        output_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_2_V_blk_n = output_2_V_full_n;
    end else begin
        output_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_2_V_write = 1'b1;
    end else begin
        output_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_3_V_blk_n = output_3_V_full_n;
    end else begin
        output_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        output_3_V_write = 1'b1;
    end else begin
        output_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_0_0_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_0_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_0_0_address0 = 'bx;
        end
    end else begin
        stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_0_ce0 = 1'b1;
    end else begin
        stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_0_0_ce1 = 1'b1;
    end else begin
        stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_0_1_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_1_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_0_1_address0 = 'bx;
        end
    end else begin
        stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_1_ce0 = 1'b1;
    end else begin
        stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_0_1_ce1 = 1'b1;
    end else begin
        stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_0_2_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_2_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_0_2_address0 = 'bx;
        end
    end else begin
        stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_2_ce0 = 1'b1;
    end else begin
        stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_0_2_ce1 = 1'b1;
    end else begin
        stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_0_3_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_0_3_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_0_3_address0 = 'bx;
        end
    end else begin
        stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_3_ce0 = 1'b1;
    end else begin
        stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_0_3_ce1 = 1'b1;
    end else begin
        stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_1_0_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_0_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_1_0_address0 = 'bx;
        end
    end else begin
        stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_0_ce0 = 1'b1;
    end else begin
        stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_1_0_ce1 = 1'b1;
    end else begin
        stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_1_1_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_1_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_1_1_address0 = 'bx;
        end
    end else begin
        stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_1_ce0 = 1'b1;
    end else begin
        stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_1_1_ce1 = 1'b1;
    end else begin
        stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_1_2_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_2_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_1_2_address0 = 'bx;
        end
    end else begin
        stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_2_ce0 = 1'b1;
    end else begin
        stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_1_2_ce1 = 1'b1;
    end else begin
        stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_1_3_address0 = zext_ln129_9_reg_3961;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_1_3_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_1_3_address0 = 'bx;
        end
    end else begin
        stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_3_ce0 = 1'b1;
    end else begin
        stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_1_3_ce1 = 1'b1;
    end else begin
        stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_2_0_address0 = zext_ln129_5_reg_3913;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_0_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_2_0_address0 = 'bx;
        end
    end else begin
        stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_0_ce0 = 1'b1;
    end else begin
        stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_2_0_ce1 = 1'b1;
    end else begin
        stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_2_1_address0 = zext_ln129_5_reg_3913;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_1_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_2_1_address0 = 'bx;
        end
    end else begin
        stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_1_ce0 = 1'b1;
    end else begin
        stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_2_1_ce1 = 1'b1;
    end else begin
        stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_2_2_address0 = zext_ln129_5_reg_3913;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_2_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_2_2_address0 = 'bx;
        end
    end else begin
        stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_2_ce0 = 1'b1;
    end else begin
        stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_2_2_ce1 = 1'b1;
    end else begin
        stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stripes_2_3_address0 = zext_ln129_5_reg_3913;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stripes_2_3_address0 = zext_ln129_fu_823_p1;
        end else begin
            stripes_2_3_address0 = 'bx;
        end
    end else begin
        stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_3_ce0 = 1'b1;
    end else begin
        stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_2_3_ce1 = 1'b1;
    end else begin
        stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln125_1_fu_957_p2 = (2'd1 + add_ln125_fu_906_p2);

assign add_ln125_fu_906_p2 = (trunc_ln124_fu_902_p1 + zext_ln124_fu_899_p1);

assign add_ln129_10_fu_2301_p2 = ($signed(sext_ln129_25_fu_1925_p1) + $signed(mul_ln129_13_reg_4262));

assign add_ln129_11_fu_2306_p2 = ($signed(sext_ln129_37_fu_2145_p1) + $signed(sext_ln129_43_fu_2275_p1));

assign add_ln129_12_fu_2892_p2 = ($signed(sext_ln129_46_fu_2889_p1) + $signed(sext_ln129_45_fu_2886_p1));

assign add_ln129_13_fu_2898_p2 = ($signed(add_ln129_12_fu_2892_p2) + $signed(sext_ln129_44_fu_2883_p1));

assign add_ln129_1_fu_857_p2 = (17'd2 + zext_ln124_1_fu_819_p1);

assign add_ln129_3_fu_1784_p2 = ($signed(grp_fu_3686_p3) + $signed(mul_ln129_3_fu_1608_p2));

assign add_ln129_4_fu_1470_p2 = ($signed(sext_ln129_13_fu_1356_p1) + $signed(sext_ln129_3_fu_1171_p1));

assign add_ln129_6_fu_2013_p2 = ($signed(add_ln129_5_reg_4279) + $signed(add_ln129_4_reg_4274));

assign add_ln129_7_fu_2279_p2 = (zext_ln129_25_fu_1665_p1 + zext_ln129_24_fu_1654_p1);

assign add_ln129_8_fu_2289_p2 = ($signed(sext_ln129_2_fu_1595_p1) + $signed(sext_ln129_19_fu_1814_p1));

assign add_ln129_9_fu_2295_p2 = (add_ln129_8_fu_2289_p2 + zext_ln129_108_fu_2285_p1);

assign add_ln129_fu_839_p2 = (17'd1 + zext_ln124_1_fu_819_p1);

assign add_ln141_11_fu_1491_p2 = (zext_ln129_78_fu_1466_p1 + zext_ln129_10_fu_1103_p1);

assign add_ln141_12_fu_1501_p2 = ($signed(zext_ln141_fu_1497_p1) + $signed(grp_fu_3629_p3));

assign add_ln141_13_fu_1506_p2 = ($signed(sext_ln129_9_fu_1283_p1) + $signed(zext_ln129_11_fu_1115_p1));

assign add_ln141_14_fu_2569_p2 = ($signed(sext_ln129_20_fu_1840_p1) + $signed(sext_ln129_38_fu_2184_p1));

assign add_ln141_15_fu_2575_p2 = ($signed(add_ln141_14_fu_2569_p2) + $signed(sext_ln141_6_fu_2566_p1));

assign add_ln141_16_fu_2585_p2 = ($signed(sext_ln141_7_fu_2581_p1) + $signed(sext_ln141_5_fu_2563_p1));

assign add_ln141_17_fu_3301_p2 = ($signed(sext_ln141_8_fu_3298_p1) + $signed(sext_ln141_4_fu_3294_p1));

assign add_ln141_19_fu_2594_p2 = ($signed(sext_ln129_57_fu_2494_p1) + $signed(sext_ln129_54_fu_2433_p1));

assign add_ln141_1_fu_3314_p2 = ($signed(sext_ln141_18_fu_3311_p1) + $signed(sext_ln141_9_fu_3307_p1));

assign add_ln141_20_fu_2600_p2 = ($signed(add_ln141_19_fu_2594_p2) + $signed(sext_ln141_10_fu_2591_p1));

assign add_ln141_21_fu_2606_p2 = ($signed(mul_ln129_3_fu_1608_p2) + $signed(sext_ln129_fu_1553_p1));

assign add_ln141_23_fu_2619_p2 = ($signed(zext_ln141_1_fu_2616_p1) + $signed(sext_ln141_12_fu_2612_p1));

assign add_ln141_24_fu_3083_p2 = ($signed(sext_ln141_13_fu_3080_p1) + $signed(sext_ln141_11_fu_3077_p1));

assign add_ln141_26_fu_2625_p2 = (sub_ln129_39_fu_2249_p2 + zext_ln129_87_fu_2093_p1);

assign add_ln141_27_fu_3099_p2 = ($signed(sext_ln141_15_fu_3096_p1) + $signed(zext_ln141_2_fu_3093_p1));

assign add_ln141_28_fu_2631_p2 = ($signed(sext_ln129_53_fu_2409_p1) + $signed(zext_ln129_137_fu_2450_p1));

assign add_ln141_29_fu_2637_p2 = (zext_ln129_146_fu_2536_p1 + zext_ln129_135_fu_2437_p1);

assign add_ln141_2_fu_3275_p2 = ($signed(sext_ln141_fu_3272_p1) + $signed(sext_ln129_56_fu_3269_p1));

assign add_ln141_30_fu_2647_p2 = (zext_ln141_3_fu_2643_p1 + add_ln141_28_fu_2631_p2);

assign add_ln141_31_fu_3108_p2 = ($signed(sext_ln141_16_fu_3105_p1) + $signed(add_ln141_27_fu_3099_p2));

assign add_ln141_32_fu_3118_p2 = ($signed(sext_ln141_17_fu_3114_p1) + $signed(sext_ln141_14_fu_3089_p1));

assign add_ln141_37_fu_3329_p2 = ($signed(sext_ln141_22_fu_3326_p1) + $signed(sext_ln141_21_fu_3323_p1));

assign add_ln141_39_fu_2659_p2 = (add_ln141_38_reg_4360 + zext_ln129_36_fu_1697_p1);

assign add_ln141_3_fu_3474_p2 = ($signed(sext_ln141_35_fu_3471_p1) + $signed(sext_ln141_27_fu_3468_p1));

assign add_ln141_42_fu_2674_p2 = ($signed(sext_ln141_25_fu_2671_p1) + $signed(sext_ln141_24_fu_2668_p1));

assign add_ln141_43_fu_2680_p2 = (add_ln141_42_fu_2674_p2 + zext_ln141_4_fu_2664_p1);

assign add_ln141_44_fu_3342_p2 = ($signed(sext_ln141_26_fu_3339_p1) + $signed(sext_ln141_23_fu_3335_p1));

assign add_ln141_47_fu_2689_p2 = ($signed(sext_ln129_50_fu_2342_p1) + $signed(mul_ln129_13_reg_4262));

assign add_ln141_48_fu_2694_p2 = ($signed(add_ln141_47_fu_2689_p2) + $signed(sext_ln129_58_fu_2515_p1));

assign add_ln141_49_fu_3130_p2 = ($signed(sext_ln141_30_fu_3127_p1) + $signed(sext_ln141_29_fu_3124_p1));

assign add_ln141_4_fu_2548_p2 = ($signed(sext_ln129_32_fu_2037_p1) + $signed(sext_ln129_4_fu_1599_p1));

assign add_ln141_51_fu_3354_p2 = ($signed(sext_ln141_32_fu_3351_p1) + $signed(sext_ln129_24_fu_3252_p1));

assign add_ln141_53_fu_3136_p2 = (zext_ln129_130_fu_2986_p1 + zext_ln129_125_fu_2973_p1);

assign add_ln141_54_fu_3146_p2 = ($signed(zext_ln141_5_fu_3142_p1) + $signed(grp_fu_3810_p3));

assign add_ln141_55_fu_3363_p2 = ($signed(sext_ln141_33_fu_3360_p1) + $signed(add_ln141_51_fu_3354_p2));

assign add_ln141_56_fu_3373_p2 = ($signed(sext_ln141_34_fu_3369_p1) + $signed(sext_ln141_31_fu_3348_p1));

assign add_ln141_58_fu_3382_p2 = ($signed(sext_ln141_37_fu_3379_p1) + $signed(zext_ln129_99_fu_3262_p1));

assign add_ln141_59_fu_2700_p2 = ($signed(sext_ln129_52_fu_2377_p1) + $signed(sext_ln129_14_fu_1719_p1));

assign add_ln141_5_fu_3430_p2 = ($signed(sext_ln141_54_fu_3426_p1) + $signed(add_ln141_70_fu_3408_p2));

assign add_ln141_61_fu_2709_p2 = ($signed(sext_ln141_39_fu_2706_p1) + $signed(add_ln141_59_fu_2700_p2));

assign add_ln141_62_fu_3395_p2 = ($signed(sext_ln141_40_fu_3392_p1) + $signed(sext_ln141_38_fu_3388_p1));

assign add_ln141_63_fu_2715_p2 = ($signed(sext_ln129_34_fu_2079_p1) + $signed(sext_ln129_30_fu_1985_p1));

assign add_ln141_64_fu_1512_p2 = ($signed(sext_ln129_12_fu_1324_p1) + $signed(sub_ln129_3_fu_1147_p2));

assign add_ln141_65_fu_2724_p2 = ($signed(sext_ln141_42_fu_2721_p1) + $signed(add_ln141_63_fu_2715_p2));

assign add_ln141_68_fu_3157_p2 = ($signed(sext_ln141_44_fu_3154_p1) + $signed(grp_fu_3761_p3));

assign add_ln141_69_fu_3166_p2 = ($signed(sext_ln141_45_fu_3162_p1) + $signed(sext_ln141_43_fu_3151_p1));

assign add_ln141_70_fu_3408_p2 = ($signed(sext_ln141_46_fu_3405_p1) + $signed(sext_ln141_41_fu_3401_p1));

assign add_ln141_71_fu_2730_p2 = (sub_ln129_59_fu_2530_p2 + zext_ln129_45_fu_1793_p1);

assign add_ln141_72_fu_3175_p2 = ($signed(sext_ln141_47_fu_3172_p1) + $signed(sext_ln129_51_fu_2939_p1));

assign add_ln141_73_fu_3185_p2 = (sub_ln129_11_reg_4385 + sub_ln129_31_fu_2838_p2);

assign add_ln141_74_fu_2736_p2 = ($signed(zext_ln129_60_fu_1904_p1) + $signed(sext_ln129_36_fu_2113_p1));

assign add_ln141_75_fu_3197_p2 = ($signed(sext_ln141_50_fu_3194_p1) + $signed(sext_ln141_49_fu_3190_p1));

assign add_ln141_76_fu_3203_p2 = ($signed(add_ln141_75_fu_3197_p2) + $signed(sext_ln141_48_fu_3181_p1));

assign add_ln141_77_fu_3209_p2 = (zext_ln129_107_fu_2879_p1 + zext_ln129_106_fu_2868_p1);

assign add_ln141_79_fu_3222_p2 = ($signed(sext_ln141_52_fu_3219_p1) + $signed(zext_ln141_6_fu_3215_p1));

assign add_ln141_7_fu_3493_p2 = ($signed(sext_ln141_61_fu_3490_p1) + $signed(sext_ln141_58_fu_3487_p1));

assign add_ln141_80_fu_2742_p2 = (zext_ln129_66_fu_1939_p1 + zext_ln129_98_fu_2218_p1);

assign add_ln141_81_fu_2748_p2 = (zext_ln129_39_fu_1751_p1 + zext_ln129_63_fu_1929_p1);

assign add_ln141_82_fu_2758_p2 = (zext_ln141_7_fu_2754_p1 + add_ln141_80_fu_2742_p2);

assign add_ln141_83_fu_3231_p2 = (zext_ln141_8_fu_3228_p1 + add_ln141_79_fu_3222_p2);

assign add_ln141_84_fu_3420_p2 = ($signed(sext_ln141_53_fu_3417_p1) + $signed(sext_ln141_51_fu_3414_p1));

assign add_ln141_88_fu_3240_p2 = ($signed(sext_ln129_7_fu_2776_p1) + $signed(sext_ln129_16_fu_2779_p1));

assign add_ln141_89_fu_3246_p2 = (add_ln141_88_fu_3240_p2 + zext_ln141_9_fu_3237_p1);

assign add_ln141_8_fu_2557_p2 = ($signed(sext_ln141_2_fu_2554_p1) + $signed(add_ln141_4_fu_2548_p2));

assign add_ln141_90_fu_3442_p2 = ($signed(sext_ln141_57_fu_3439_p1) + $signed(sext_ln141_56_fu_3436_p1));

assign add_ln141_91_fu_2764_p2 = ($signed(sext_ln129_23_fu_1872_p1) + $signed(sext_ln129_40_fu_2211_p1));

assign add_ln141_92_fu_2770_p2 = ($signed(add_ln141_91_fu_2764_p2) + $signed(sext_ln129_31_fu_2006_p1));

assign add_ln141_95_fu_3454_p2 = ($signed(grp_fu_3841_p3) + $signed(sext_ln141_60_fu_3451_p1));

assign add_ln141_96_fu_3459_p2 = ($signed(add_ln141_95_fu_3454_p2) + $signed(sext_ln141_59_fu_3448_p1));

assign add_ln141_9_fu_3288_p2 = ($signed(sext_ln141_3_fu_3285_p1) + $signed(sext_ln141_1_fu_3281_p1));

assign add_ln151_fu_871_p2 = (8'd1 + ap_sig_allocacmp_iteration_2_load);

assign add_ln160_fu_883_p2 = (16'd2 + col_offset_1);

assign add_ln164_fu_1059_p2 = (row_offset_1 + 8'd2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((output_3_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_2_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_1_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_0_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((output_3_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_2_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_1_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_0_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((output_3_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_2_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_1_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_0_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage1_iter1 = (((output_3_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_2_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_1_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)) | ((output_0_V_full_n == 1'b0) & (icmp_ln152_reg_3998_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_condition_2173 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_fu_877_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2847 = ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln152_reg_3998 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_2850 = ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_3998 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_52 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_57 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_iteration_2_new_0_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_maxes_0_new_0_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter0_maxes_1_new_0_reg_623 = 'bx;

assign ap_phi_reg_pp0_iter0_maxes_2_new_0_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_maxes_3_new_0_reg_645 = 'bx;

assign grp_fu_3621_p0 = 14'd16359;

assign grp_fu_3621_p1 = grp_fu_3621_p10;

assign grp_fu_3621_p10 = reg_773;

assign grp_fu_3621_p2 = (zext_ln129_64_fu_1385_p1 - zext_ln129_65_fu_1396_p1);

assign grp_fu_3629_p0 = 14'd16363;

assign grp_fu_3629_p1 = zext_ln129_52_fu_1360_p1;

assign grp_fu_3629_p2 = grp_fu_3629_p20;

assign grp_fu_3629_p20 = shl_ln129_37_fu_1448_p3;

assign grp_fu_3638_p0 = 14'd25;

assign grp_fu_3638_p1 = zext_ln129_52_fu_1360_p1;

assign grp_fu_3646_p0 = 13'd8181;

assign grp_fu_3646_p1 = grp_fu_3646_p10;

assign grp_fu_3646_p10 = tmp_9_reg_4107;

assign grp_fu_3654_p0 = 13'd11;

assign grp_fu_3654_p1 = grp_fu_3654_p10;

assign grp_fu_3654_p10 = tmp_s_reg_4122;

assign grp_fu_3654_p2 = grp_fu_3654_p20;

assign grp_fu_3654_p20 = shl_ln129_43_fu_1476_p3;

assign grp_fu_3662_p0 = 14'd27;

assign grp_fu_3662_p1 = grp_fu_3662_p10;

assign grp_fu_3662_p10 = tmp_11_reg_4139;

assign grp_fu_3662_p2 = (14'd25 * mul_ln129_2_fu_1213_p1);

assign grp_fu_3670_p0 = 14'd19;

assign grp_fu_3670_p1 = grp_fu_3670_p10;

assign grp_fu_3670_p10 = tmp_13_reg_4155;

assign grp_fu_3678_p0 = 13'd8179;

assign grp_fu_3678_p1 = grp_fu_3678_p10;

assign grp_fu_3678_p10 = tmp_19_reg_4188;

assign grp_fu_3678_p2 = (14'd26 * mul_ln129_11_fu_1372_p1);

assign grp_fu_3686_p0 = 14'd19;

assign grp_fu_3686_p1 = grp_fu_3686_p10;

assign grp_fu_3686_p10 = tmp_1_reg_4018;

assign grp_fu_3695_p0 = 13'd8181;

assign grp_fu_3695_p1 = zext_ln129_34_fu_1673_p1;

assign grp_fu_3704_p0 = 13'd11;

assign grp_fu_3704_p1 = grp_fu_3704_p10;

assign grp_fu_3704_p10 = tmp_7_reg_4242;

assign grp_fu_3712_p0 = 14'd27;

assign grp_fu_3712_p1 = zext_ln129_47_fu_1818_p1;

assign grp_fu_3720_p0 = 13'd11;

assign grp_fu_3720_p1 = grp_fu_3720_p10;

assign grp_fu_3720_p10 = tmp_13_reg_4155;

assign grp_fu_3720_p2 = (zext_ln129_92_fu_2149_p1 - zext_ln129_96_fu_2195_p1);

assign grp_fu_3729_p0 = 14'd16358;

assign grp_fu_3729_p1 = grp_fu_3729_p10;

assign grp_fu_3729_p10 = tmp_15_reg_4293;

assign grp_fu_3737_p0 = 14'd16365;

assign grp_fu_3737_p1 = grp_fu_3737_p10;

assign grp_fu_3737_p10 = tmp_17_reg_4163;

assign grp_fu_3737_p2 = ($signed(sext_ln129_33_fu_2058_p1) + $signed(zext_ln129_35_fu_1685_p1));

assign grp_fu_3745_p0 = 13'd11;

assign grp_fu_3745_p1 = grp_fu_3745_p10;

assign grp_fu_3745_p10 = tmp_20_reg_4198;

assign grp_fu_3745_p2 = ($signed(14'd16361) * $signed({{1'b0}, {mul_ln129_35_fu_2542_p1}}));

assign grp_fu_3753_p0 = 14'd22;

assign grp_fu_3753_p1 = zext_ln129_75_reg_4269;

assign grp_fu_3761_p0 = 14'd16355;

assign grp_fu_3761_p1 = grp_fu_3761_p10;

assign grp_fu_3761_p10 = tmp_16_reg_4307;

assign grp_fu_3770_p0 = 14'd27;

assign grp_fu_3770_p1 = zext_ln129_97_reg_4400;

assign grp_fu_3770_p2 = ($signed(14'd16358) * $signed({{1'b0}, {mul_ln129_24_fu_2952_p1}}));

assign grp_fu_3777_p0 = 13'd25;

assign grp_fu_3777_p1 = grp_fu_3777_p10;

assign grp_fu_3777_p10 = tmp_17_reg_4163;

assign grp_fu_3777_p2 = grp_fu_3777_p20;

assign grp_fu_3777_p20 = shl_ln129_42_fu_2844_p3;

assign grp_fu_3786_p0 = 14'd16359;

assign grp_fu_3786_p1 = zext_ln129_115_fu_2949_p1;

assign grp_fu_3794_p0 = 14'd16365;

assign grp_fu_3794_p1 = grp_fu_3794_p10;

assign grp_fu_3794_p10 = tmp_21_reg_4206;

assign grp_fu_3802_p0 = 14'd16357;

assign grp_fu_3802_p1 = zext_ln129_132_fu_3011_p1;

assign grp_fu_3802_p2 = (14'd29 * mul_ln129_36_fu_3051_p1);

assign grp_fu_3810_p0 = 14'd16355;

assign grp_fu_3810_p1 = zext_ln129_136_reg_4430;

assign grp_fu_3810_p2 = grp_fu_3810_p20;

assign grp_fu_3810_p20 = shl_ln129_61_reg_4425;

assign grp_fu_3818_p0 = 14'd16355;

assign grp_fu_3818_p1 = grp_fu_3818_p10;

assign grp_fu_3818_p10 = tmp_22_reg_4213;

assign grp_fu_3826_p0 = 14'd29;

assign grp_fu_3826_p1 = zext_ln129_132_reg_4545;

assign grp_fu_3834_p0 = 14'd21;

assign grp_fu_3834_p1 = zext_ln129_132_reg_4545;

assign grp_fu_3841_p0 = 13'd11;

assign grp_fu_3841_p1 = zext_ln129_140_reg_4440;

assign icmp_ln148_1_fu_3525_p2 = (($signed(sext_ln141_36_fu_3480_p1) > $signed(maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln148_2_fu_3543_p2 = (($signed(sext_ln141_55_fu_3484_p1) > $signed(maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln148_3_fu_3561_p2 = (($signed(sext_ln141_62_fu_3499_p1) > $signed(maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_3507_p2 = (($signed(sext_ln141_19_fu_3465_p1) > $signed(maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_877_p2 = ((add_ln151_fu_871_p2 == 8'd4) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_889_p2 = ((add_ln160_fu_883_p2 == 16'd512) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_1065_p2 = ((add_ln164_fu_1059_p2 == 8'd4) ? 1'b1 : 1'b0);

assign local_col_index_fu_813_p2 = (col_offset_1 + zext_ln111_fu_809_p1);

assign mul_ln129_11_fu_1372_p1 = zext_ln129_62_fu_1369_p1;

assign mul_ln129_13_fu_1439_p1 = mul_ln129_13_fu_1439_p10;

assign mul_ln129_13_fu_1439_p10 = tmp_12_reg_4148;

assign mul_ln129_13_fu_1439_p2 = (14'd29 * mul_ln129_13_fu_1439_p1);

assign mul_ln129_23_fu_2943_p1 = mul_ln129_23_fu_2943_p10;

assign mul_ln129_23_fu_2943_p10 = tmp_19_reg_4188;

assign mul_ln129_23_fu_2943_p2 = (14'd27 * mul_ln129_23_fu_2943_p1);

assign mul_ln129_24_fu_2952_p1 = zext_ln129_115_fu_2949_p1;

assign mul_ln129_2_fu_1213_p1 = mul_ln129_2_fu_1213_p10;

assign mul_ln129_2_fu_1213_p10 = reg_777;

assign mul_ln129_33_fu_2454_p1 = mul_ln129_33_fu_2454_p10;

assign mul_ln129_33_fu_2454_p10 = tmp_24_reg_4322;

assign mul_ln129_33_fu_2454_p2 = (14'd21 * mul_ln129_33_fu_2454_p1);

assign mul_ln129_35_fu_2542_p1 = mul_ln129_35_fu_2542_p10;

assign mul_ln129_35_fu_2542_p10 = tmp_26_reg_4224;

assign mul_ln129_36_fu_3051_p1 = zext_ln129_147_reg_4445;

assign mul_ln129_3_fu_1608_p1 = mul_ln129_3_fu_1608_p10;

assign mul_ln129_3_fu_1608_p10 = tmp_4_reg_4027;

assign mul_ln129_3_fu_1608_p2 = ($signed(14'd16362) * $signed({{1'b0}, {mul_ln129_3_fu_1608_p1}}));

assign output_0_V_din = select_ln148_reg_4641[15:0];

assign output_1_V_din = select_ln148_1_reg_4647[15:0];

assign output_2_V_din = select_ln148_2_reg_4653[15:0];

assign output_3_V_din = select_ln148_3_reg_4659[15:0];

assign select_ln148_1_fu_3531_p3 = ((icmp_ln148_1_fu_3525_p2[0:0] === 1'b1) ? sext_ln141_36_fu_3480_p1 : maxes_1);

assign select_ln148_2_fu_3549_p3 = ((icmp_ln148_2_fu_3543_p2[0:0] === 1'b1) ? sext_ln141_55_fu_3484_p1 : maxes_2);

assign select_ln148_3_fu_3567_p3 = ((icmp_ln148_3_fu_3561_p2[0:0] === 1'b1) ? sext_ln141_62_fu_3499_p1 : maxes_3);

assign select_ln148_fu_3513_p3 = ((icmp_ln148_fu_3507_p2[0:0] === 1'b1) ? sext_ln141_19_fu_3465_p1 : maxes_0);

assign select_ln165_fu_1071_p3 = ((icmp_ln165_fu_1065_p2[0:0] === 1'b1) ? 8'd0 : add_ln164_fu_1059_p2);

assign sext_ln129_11_fu_1314_p1 = $signed(sub_ln129_14_fu_1308_p2);

assign sext_ln129_12_fu_1324_p1 = $signed(sub_ln129_15_fu_1318_p2);

assign sext_ln129_13_fu_1356_p1 = $signed(sub_ln129_16_fu_1350_p2);

assign sext_ln129_14_fu_1719_p1 = $signed(sub_ln129_51_fu_1713_p2);

assign sext_ln129_15_fu_1741_p1 = $signed(sub_ln129_17_fu_1735_p2);

assign sext_ln129_16_fu_2779_p1 = $signed(sub_ln129_18_reg_4390);

assign sext_ln129_18_fu_1789_p1 = $signed(add_ln129_3_fu_1784_p2);

assign sext_ln129_19_fu_1814_p1 = $signed(sub_ln129_53_fu_1808_p2);

assign sext_ln129_1_fu_1585_p1 = $signed(sub_ln129_1_fu_1579_p2);

assign sext_ln129_20_fu_1840_p1 = $signed(sub_ln129_19_fu_1834_p2);

assign sext_ln129_23_fu_1872_p1 = $signed(sub_ln129_21_fu_1866_p2);

assign sext_ln129_24_fu_3252_p1 = $signed(sub_ln129_22_reg_4395);

assign sext_ln129_25_fu_1925_p1 = $signed(sub_ln129_23_fu_1919_p2);

assign sext_ln129_27_fu_1946_p1 = $signed(sub_ln129_26_reg_4257);

assign sext_ln129_29_fu_1976_p1 = $signed(sub_ln129_28_fu_1970_p2);

assign sext_ln129_2_fu_1595_p1 = $signed(sub_ln129_2_fu_1589_p2);

assign sext_ln129_30_fu_1985_p1 = $signed(sub_ln129_29_fu_1980_p2);

assign sext_ln129_31_fu_2006_p1 = $signed(sub_ln129_30_fu_2000_p2);

assign sext_ln129_32_fu_2037_p1 = $signed(sub_ln129_32_fu_2031_p2);

assign sext_ln129_33_fu_2058_p1 = $signed(sub_ln129_33_fu_2052_p2);

assign sext_ln129_34_fu_2079_p1 = $signed(sub_ln129_34_fu_2073_p2);

assign sext_ln129_36_fu_2113_p1 = $signed(sub_ln129_35_fu_2108_p2);

assign sext_ln129_37_fu_2145_p1 = $signed(sub_ln129_36_fu_2139_p2);

assign sext_ln129_38_fu_2184_p1 = $signed(sub_ln129_37_fu_2178_p2);

assign sext_ln129_3_fu_1171_p1 = $signed(sub_ln129_4_fu_1165_p2);

assign sext_ln129_40_fu_2211_p1 = $signed(sub_ln129_38_fu_2205_p2);

assign sext_ln129_43_fu_2275_p1 = $signed(sub_ln129_56_fu_2269_p2);

assign sext_ln129_44_fu_2883_p1 = $signed(add_ln129_9_reg_4405);

assign sext_ln129_45_fu_2886_p1 = $signed(add_ln129_10_reg_4410);

assign sext_ln129_46_fu_2889_p1 = $signed(add_ln129_11_reg_4415);

assign sext_ln129_47_fu_2904_p1 = $signed(add_ln129_13_fu_2898_p2);

assign sext_ln129_49_fu_2332_p1 = $signed(sub_ln129_40_fu_2326_p2);

assign sext_ln129_4_fu_1599_p1 = $signed(sub_ln129_5_reg_4232);

assign sext_ln129_50_fu_2342_p1 = $signed(sub_ln129_41_fu_2336_p2);

assign sext_ln129_51_fu_2939_p1 = $signed(sub_ln129_42_fu_2933_p2);

assign sext_ln129_52_fu_2377_p1 = $signed(sub_ln129_43_fu_2371_p2);

assign sext_ln129_53_fu_2409_p1 = $signed(sub_ln129_44_fu_2403_p2);

assign sext_ln129_54_fu_2433_p1 = $signed(sub_ln129_46_fu_2427_p2);

assign sext_ln129_56_fu_3269_p1 = $signed(sub_ln129_57_reg_4551);

assign sext_ln129_57_fu_2494_p1 = $signed(sub_ln129_49_fu_2488_p2);

assign sext_ln129_58_fu_2515_p1 = $signed(sub_ln129_58_fu_2509_p2);

assign sext_ln129_6_fu_1247_p1 = $signed(sub_ln129_7_fu_1241_p2);

assign sext_ln129_7_fu_2776_p1 = $signed(sub_ln129_8_reg_4237);

assign sext_ln129_8_fu_1631_p1 = $signed(sub_ln129_9_fu_1625_p2);

assign sext_ln129_9_fu_1283_p1 = $signed(sub_ln129_12_fu_1277_p2);

assign sext_ln129_fu_1553_p1 = $signed(sub_ln129_fu_1547_p2);

assign sext_ln141_10_fu_2591_p1 = add_ln141_18_reg_4350;

assign sext_ln141_11_fu_3077_p1 = $signed(add_ln141_20_reg_4460);

assign sext_ln141_12_fu_2612_p1 = $signed(add_ln141_21_fu_2606_p2);

assign sext_ln141_13_fu_3080_p1 = $signed(add_ln141_23_reg_4465);

assign sext_ln141_14_fu_3089_p1 = $signed(add_ln141_24_fu_3083_p2);

assign sext_ln141_15_fu_3096_p1 = $signed(add_ln141_26_reg_4470);

assign sext_ln141_16_fu_3105_p1 = $signed(add_ln141_30_reg_4475);

assign sext_ln141_17_fu_3114_p1 = $signed(add_ln141_31_fu_3108_p2);

assign sext_ln141_18_fu_3311_p1 = $signed(add_ln141_32_reg_4566);

assign sext_ln141_19_fu_3465_p1 = $signed(add_ln141_1_reg_4611);

assign sext_ln141_1_fu_3281_p1 = $signed(add_ln141_2_fu_3275_p2);

assign sext_ln141_21_fu_3323_p1 = grp_fu_3826_p3;

assign sext_ln141_22_fu_3326_p1 = add_ln141_36_reg_4485;

assign sext_ln141_23_fu_3335_p1 = $signed(add_ln141_37_fu_3329_p2);

assign sext_ln141_24_fu_2668_p1 = add_ln141_40_reg_4365;

assign sext_ln141_25_fu_2671_p1 = add_ln141_41_reg_4370;

assign sext_ln141_26_fu_3339_p1 = $signed(add_ln141_43_reg_4490);

assign sext_ln141_27_fu_3468_p1 = $signed(add_ln141_44_reg_4616);

assign sext_ln141_29_fu_3124_p1 = add_ln141_46_reg_4495;

assign sext_ln141_2_fu_2554_p1 = grp_fu_3695_p3;

assign sext_ln141_30_fu_3127_p1 = $signed(add_ln141_48_reg_4500);

assign sext_ln141_31_fu_3348_p1 = $signed(add_ln141_49_reg_4571);

assign sext_ln141_32_fu_3351_p1 = add_ln141_50_reg_4505;

assign sext_ln141_33_fu_3360_p1 = $signed(add_ln141_54_reg_4576);

assign sext_ln141_34_fu_3369_p1 = $signed(add_ln141_55_fu_3363_p2);

assign sext_ln141_35_fu_3471_p1 = $signed(add_ln141_56_reg_4621);

assign sext_ln141_36_fu_3480_p1 = $signed(add_ln141_3_fu_3474_p2);

assign sext_ln141_37_fu_3379_p1 = add_ln141_57_reg_4581;

assign sext_ln141_38_fu_3388_p1 = $signed(add_ln141_58_fu_3382_p2);

assign sext_ln141_39_fu_2706_p1 = add_ln141_60_reg_4375;

assign sext_ln141_3_fu_3285_p1 = $signed(add_ln141_8_reg_4450);

assign sext_ln141_40_fu_3392_p1 = $signed(add_ln141_61_reg_4510);

assign sext_ln141_41_fu_3401_p1 = $signed(add_ln141_62_fu_3395_p2);

assign sext_ln141_42_fu_2721_p1 = $signed(add_ln141_64_reg_4380);

assign sext_ln141_43_fu_3151_p1 = $signed(add_ln141_65_reg_4515);

assign sext_ln141_44_fu_3154_p1 = grp_fu_3753_p3;

assign sext_ln141_45_fu_3162_p1 = $signed(add_ln141_68_fu_3157_p2);

assign sext_ln141_46_fu_3405_p1 = $signed(add_ln141_69_reg_4586);

assign sext_ln141_47_fu_3172_p1 = $signed(add_ln141_71_reg_4520);

assign sext_ln141_48_fu_3181_p1 = $signed(add_ln141_72_fu_3175_p2);

assign sext_ln141_49_fu_3190_p1 = $signed(add_ln141_73_fu_3185_p2);

assign sext_ln141_4_fu_3294_p1 = $signed(add_ln141_9_fu_3288_p2);

assign sext_ln141_50_fu_3194_p1 = $signed(add_ln141_74_reg_4525);

assign sext_ln141_51_fu_3414_p1 = $signed(add_ln141_76_reg_4591);

assign sext_ln141_52_fu_3219_p1 = grp_fu_3794_p3;

assign sext_ln141_53_fu_3417_p1 = $signed(add_ln141_83_reg_4596);

assign sext_ln141_54_fu_3426_p1 = $signed(add_ln141_84_fu_3420_p2);

assign sext_ln141_55_fu_3484_p1 = $signed(add_ln141_5_reg_4626);

assign sext_ln141_56_fu_3436_p1 = grp_fu_3834_p3;

assign sext_ln141_57_fu_3439_p1 = $signed(add_ln141_89_reg_4606);

assign sext_ln141_58_fu_3487_p1 = $signed(add_ln141_90_reg_4631);

assign sext_ln141_59_fu_3448_p1 = $signed(add_ln141_92_reg_4535);

assign sext_ln141_5_fu_2563_p1 = $signed(add_ln141_12_reg_4340);

assign sext_ln141_60_fu_3451_p1 = grp_fu_3818_p3;

assign sext_ln141_61_fu_3490_p1 = $signed(add_ln141_96_reg_4636);

assign sext_ln141_62_fu_3499_p1 = $signed(add_ln141_7_fu_3493_p2);

assign sext_ln141_6_fu_2566_p1 = $signed(add_ln141_13_reg_4345);

assign sext_ln141_7_fu_2581_p1 = $signed(add_ln141_15_fu_2575_p2);

assign sext_ln141_8_fu_3298_p1 = $signed(add_ln141_16_reg_4455);

assign sext_ln141_9_fu_3307_p1 = $signed(add_ln141_17_fu_3301_p2);

assign sext_ln141_fu_3272_p1 = $signed(add_ln141_reg_4561);

assign shl_ln129_10_fu_1219_p3 = {{reg_777}, {4'd0}};

assign shl_ln129_11_fu_1614_p3 = {{tmp_4_reg_4027}, {3'd0}};

assign shl_ln129_12_fu_1647_p3 = {{tmp_4_reg_4027}, {4'd0}};

assign shl_ln129_13_fu_1658_p3 = {{tmp_4_reg_4027}, {2'd0}};

assign shl_ln129_14_fu_1266_p3 = {{tmp_5_reg_4036}, {2'd0}};

assign shl_ln129_15_fu_1287_p3 = {{tmp_5_reg_4036}, {3'd0}};

assign shl_ln129_16_fu_1328_p3 = {{tmp_5_reg_4036}, {5'd0}};

assign shl_ln129_17_fu_1339_p3 = {{tmp_5_reg_4036}, {1'd0}};

assign shl_ln129_18_fu_1677_p3 = {{reg_777}, {4'd0}};

assign shl_ln129_19_fu_1689_p3 = {{reg_777}, {2'd0}};

assign shl_ln129_1_fu_1532_p3 = {{tmp_1_reg_4018}, {1'd0}};

assign shl_ln129_20_fu_1723_p3 = {{reg_777}, {3'd0}};

assign shl_ln129_21_fu_1822_p3 = {{reg_773}, {5'd0}};

assign shl_ln129_22_fu_2782_p3 = {{reg_773}, {4'd0}};

assign shl_ln129_23_fu_2794_p3 = {{reg_773}, {2'd0}};

assign shl_ln129_24_fu_1844_p3 = {{tmp_9_reg_4107}, {5'd0}};

assign shl_ln129_25_fu_1855_p3 = {{tmp_9_reg_4107}, {2'd0}};

assign shl_ln129_26_fu_1876_p3 = {{tmp_s_reg_4122}, {3'd0}};

assign shl_ln129_27_fu_1897_p3 = {{tmp_s_reg_4122}, {4'd0}};

assign shl_ln129_28_fu_1908_p3 = {{tmp_s_reg_4122}, {1'd0}};

assign shl_ln129_29_fu_1378_p3 = {{tmp_10_reg_4130}, {5'd0}};

assign shl_ln129_2_fu_1557_p3 = {{tmp_1_reg_4018}, {2'd0}};

assign shl_ln129_30_fu_1389_p3 = {{tmp_10_reg_4130}, {1'd0}};

assign shl_ln129_31_fu_1932_p3 = {{tmp_10_reg_4130}, {3'd0}};

assign shl_ln129_32_fu_1419_p3 = {{tmp_11_reg_4139}, {2'd0}};

assign shl_ln129_33_fu_1959_p3 = {{tmp_11_reg_4139}, {4'd0}};

assign shl_ln129_34_fu_1989_p3 = {{tmp_11_reg_4139}, {1'd0}};

assign shl_ln129_35_fu_2816_p3 = {{tmp_12_reg_4148}, {4'd0}};

assign shl_ln129_36_fu_2827_p3 = {{tmp_12_reg_4148}, {1'd0}};

assign shl_ln129_37_fu_1448_p3 = {{tmp_13_reg_4155}, {4'd0}};

assign shl_ln129_38_fu_1459_p3 = {{tmp_13_reg_4155}, {1'd0}};

assign shl_ln129_39_fu_2020_p3 = {{tmp_14_reg_4284}, {5'd0}};

assign shl_ln129_3_fu_1568_p3 = {{tmp_1_reg_4018}, {4'd0}};

assign shl_ln129_40_fu_2041_p3 = {{tmp_14_reg_4284}, {3'd0}};

assign shl_ln129_41_fu_2062_p3 = {{tmp_14_reg_4284}, {1'd0}};

assign shl_ln129_42_fu_2844_p3 = {{tmp_14_reg_4284}, {2'd0}};

assign shl_ln129_43_fu_1476_p3 = {{grp_fu_695_p6}, {4'd0}};

assign shl_ln129_44_fu_2086_p3 = {{tmp_15_reg_4293}, {1'd0}};

assign shl_ln129_45_fu_2097_p3 = {{tmp_15_reg_4293}, {2'd0}};

assign shl_ln129_46_fu_2117_p3 = {{tmp_15_reg_4293}, {5'd0}};

assign shl_ln129_47_fu_2128_p3 = {{tmp_15_reg_4293}, {3'd0}};

assign shl_ln129_48_fu_2152_p3 = {{tmp_16_reg_4307}, {3'd0}};

assign shl_ln129_49_fu_2167_p3 = {{tmp_16_reg_4307}, {1'd0}};

assign shl_ln129_4_fu_1095_p3 = {{reg_773}, {3'd0}};

assign shl_ln129_50_fu_3255_p3 = {{tmp_17_reg_4163}, {4'd0}};

assign shl_ln129_51_fu_2227_p3 = {{tmp_18_reg_4178}, {5'd0}};

assign shl_ln129_52_fu_2238_p3 = {{tmp_18_reg_4178}, {3'd0}};

assign shl_ln129_53_fu_2861_p3 = {{tmp_18_reg_4178}, {4'd0}};

assign shl_ln129_54_fu_2872_p3 = {{tmp_18_reg_4178}, {2'd0}};

assign shl_ln129_55_fu_2315_p3 = {{tmp_19_reg_4188}, {2'd0}};

assign shl_ln129_56_fu_2911_p3 = {{tmp_19_reg_4188}, {4'd0}};

assign shl_ln129_57_fu_2922_p3 = {{tmp_19_reg_4188}, {1'd0}};

assign shl_ln129_58_fu_2349_p3 = {{tmp_20_reg_4198}, {5'd0}};

assign shl_ln129_59_fu_2360_p3 = {{tmp_20_reg_4198}, {2'd0}};

assign shl_ln129_5_fu_1107_p3 = {{reg_773}, {1'd0}};

assign shl_ln129_60_fu_2381_p3 = {{tmp_21_reg_4206}, {4'd0}};

assign shl_ln129_61_fu_2392_p3 = {{tmp_21_reg_4206}, {1'd0}};

assign shl_ln129_62_fu_2416_p3 = {{tmp_22_reg_4213}, {2'd0}};

assign shl_ln129_63_fu_2979_p3 = {{tmp_22_reg_4213}, {4'd0}};

assign shl_ln129_64_fu_2990_p3 = {{tmp_22_reg_4213}, {3'd0}};

assign shl_ln129_65_fu_2443_p3 = {{tmp_24_reg_4322}, {3'd0}};

assign shl_ln129_66_fu_3031_p3 = {{tmp_24_reg_4322}, {2'd0}};

assign shl_ln129_67_fu_2466_p3 = {{tmp_25_reg_4330}, {5'd0}};

assign shl_ln129_68_fu_2477_p3 = {{tmp_25_reg_4330}, {1'd0}};

assign shl_ln129_69_fu_3056_p3 = {{tmp_26_reg_4224}, {2'd0}};

assign shl_ln129_6_fu_1119_p3 = {{reg_773}, {5'd0}};

assign shl_ln129_7_fu_1131_p3 = {{reg_773}, {2'd0}};

assign shl_ln129_8_fu_1153_p3 = {{reg_773}, {4'd0}};

assign shl_ln129_9_fu_1179_p3 = {{reg_777}, {3'd0}};

assign shl_ln129_s_fu_1191_p3 = {{reg_777}, {1'd0}};

assign shl_ln_fu_1521_p3 = {{tmp_1_reg_4018}, {3'd0}};

assign stripes_0_0_address1 = zext_ln129_5_fu_845_p1;

assign stripes_0_1_address1 = zext_ln129_5_fu_845_p1;

assign stripes_0_2_address1 = zext_ln129_5_fu_845_p1;

assign stripes_0_3_address1 = zext_ln129_5_fu_845_p1;

assign stripes_1_0_address1 = zext_ln129_5_fu_845_p1;

assign stripes_1_1_address1 = zext_ln129_5_fu_845_p1;

assign stripes_1_2_address1 = zext_ln129_5_fu_845_p1;

assign stripes_1_3_address1 = zext_ln129_5_fu_845_p1;

assign stripes_2_0_address1 = zext_ln129_9_fu_863_p1;

assign stripes_2_1_address1 = zext_ln129_9_fu_863_p1;

assign stripes_2_2_address1 = zext_ln129_9_fu_863_p1;

assign stripes_2_3_address1 = zext_ln129_9_fu_863_p1;

assign sub_ln129_10_fu_1635_p2 = ($signed(sext_ln129_8_fu_1631_p1) - $signed(zext_ln129_22_fu_1605_p1));

assign sub_ln129_11_fu_1641_p2 = (sub_ln129_10_fu_1635_p2 - zext_ln129_6_fu_1564_p1);

assign sub_ln129_12_fu_1277_p2 = (zext_ln129_29_fu_1273_p1 - zext_ln129_28_fu_1263_p1);

assign sub_ln129_13_fu_1298_p2 = (zext_ln129_30_fu_1294_p1 - zext_ln129_27_fu_1260_p1);

assign sub_ln129_14_fu_1308_p2 = (12'd0 - zext_ln129_30_fu_1294_p1);

assign sub_ln129_15_fu_1318_p2 = ($signed(sext_ln129_11_fu_1314_p1) - $signed(zext_ln129_26_fu_1257_p1));

assign sub_ln129_16_fu_1350_p2 = (zext_ln129_32_fu_1346_p1 - zext_ln129_31_fu_1335_p1);

assign sub_ln129_17_fu_1735_p2 = (12'd0 - zext_ln129_38_fu_1731_p1);

assign sub_ln129_18_fu_1745_p2 = ($signed(sext_ln129_15_fu_1741_p1) - $signed(zext_ln129_34_fu_1673_p1));

assign sub_ln129_19_fu_1834_p2 = (zext_ln129_48_fu_1830_p1 - zext_ln129_47_fu_1818_p1);

assign sub_ln129_1_fu_1579_p2 = (13'd0 - zext_ln129_7_fu_1575_p1);

assign sub_ln129_20_fu_2806_p2 = (zext_ln129_51_fu_2802_p1 - zext_ln129_50_fu_2790_p1);

assign sub_ln129_21_fu_1866_p2 = (zext_ln129_55_fu_1851_p1 - zext_ln129_56_fu_1862_p1);

assign sub_ln129_22_fu_1891_p2 = ($signed(sext_ln129_18_fu_1789_p1) - $signed(zext_ln129_59_fu_1887_p1));

assign sub_ln129_23_fu_1919_p2 = (zext_ln129_61_fu_1915_p1 - zext_ln129_58_fu_1883_p1);

assign sub_ln129_25_fu_1406_p2 = (zext_ln129_64_fu_1385_p1 - zext_ln129_62_fu_1369_p1);

assign sub_ln129_26_fu_1430_p2 = (11'd0 - zext_ln129_69_fu_1426_p1);

assign sub_ln129_27_fu_1949_p2 = ($signed(sext_ln129_27_fu_1946_p1) - $signed(zext_ln129_68_fu_1943_p1));

assign sub_ln129_28_fu_1970_p2 = (13'd0 - zext_ln129_70_fu_1966_p1);

assign sub_ln129_29_fu_1980_p2 = ($signed(sext_ln129_29_fu_1976_p1) - $signed(zext_ln129_67_reg_4252));

assign sub_ln129_2_fu_1589_p2 = ($signed(sext_ln129_1_fu_1585_p1) - $signed(zext_ln129_3_fu_1539_p1));

assign sub_ln129_30_fu_2000_p2 = ($signed(sext_ln129_29_fu_1976_p1) - $signed(zext_ln129_71_fu_1996_p1));

assign sub_ln129_31_fu_2838_p2 = (zext_ln129_73_fu_2823_p1 - zext_ln129_74_fu_2834_p1);

assign sub_ln129_32_fu_2031_p2 = (zext_ln129_81_fu_2027_p1 - zext_ln129_80_fu_2017_p1);

assign sub_ln129_33_fu_2052_p2 = (zext_ln129_81_fu_2027_p1 - zext_ln129_82_fu_2048_p1);

assign sub_ln129_34_fu_2073_p2 = (zext_ln129_83_fu_2069_p1 - zext_ln129_81_fu_2027_p1);

assign sub_ln129_35_fu_2108_p2 = (zext_ln129_88_fu_2104_p1 - zext_ln129_86_reg_4302);

assign sub_ln129_36_fu_2139_p2 = (zext_ln129_90_fu_2135_p1 - zext_ln129_89_fu_2124_p1);

assign sub_ln129_37_fu_2178_p2 = (zext_ln129_94_fu_2163_p1 - zext_ln129_95_fu_2174_p1);

assign sub_ln129_38_fu_2205_p2 = (add_ln129_6_fu_2013_p2 - zext_ln129_93_fu_2159_p1);

assign sub_ln129_39_fu_2249_p2 = (zext_ln129_104_fu_2245_p1 - zext_ln129_103_fu_2234_p1);

assign sub_ln129_3_fu_1147_p2 = (zext_ln129_12_fu_1127_p1 - zext_ln129_14_fu_1143_p1);

assign sub_ln129_40_fu_2326_p2 = (11'd0 - zext_ln129_112_fu_2322_p1);

assign sub_ln129_41_fu_2336_p2 = ($signed(sext_ln129_49_fu_2332_p1) - $signed(zext_ln129_111_fu_2312_p1));

assign sub_ln129_42_fu_2933_p2 = (zext_ln129_113_fu_2918_p1 - zext_ln129_114_fu_2929_p1);

assign sub_ln129_43_fu_2371_p2 = (zext_ln129_118_fu_2356_p1 - zext_ln129_119_fu_2367_p1);

assign sub_ln129_44_fu_2403_p2 = (zext_ln129_122_fu_2388_p1 - zext_ln129_124_fu_2399_p1);

assign sub_ln129_45_fu_2967_p2 = ($signed(sext_ln129_47_fu_2904_p1) - $signed(zext_ln129_121_fu_2961_p1));

assign sub_ln129_46_fu_2427_p2 = (zext_ln129_129_fu_2423_p1 - zext_ln129_128_fu_2413_p1);

assign sub_ln129_47_fu_3001_p2 = (zext_ln129_131_fu_2997_p1 - zext_ln129_127_fu_2976_p1);

assign sub_ln129_48_fu_3042_p2 = (sub_ln129_45_fu_2967_p2 - zext_ln129_138_fu_3038_p1);

assign sub_ln129_49_fu_2488_p2 = (zext_ln129_141_fu_2473_p1 - zext_ln129_142_fu_2484_p1);

assign sub_ln129_4_fu_1165_p2 = (zext_ln129_13_fu_1139_p1 - zext_ln129_15_fu_1161_p1);

assign sub_ln129_50_fu_3067_p2 = (zext_ln129_149_fu_3063_p1 - zext_ln129_148_fu_3048_p1);

assign sub_ln129_51_fu_1713_p2 = (zext_ln129_33_fu_1669_p1 - zext_ln129_37_fu_1709_p1);

assign sub_ln129_52_fu_1774_p2 = (zext_ln129_41_fu_1757_p1 - zext_ln129_44_fu_1770_p1);

assign sub_ln129_53_fu_1808_p2 = (zext_ln129_40_fu_1754_p1 - zext_ln129_46_fu_1804_p1);

assign sub_ln129_55_fu_2259_p2 = (zext_ln129_102_fu_2224_p1 - zext_ln129_105_fu_2255_p1);

assign sub_ln129_56_fu_2269_p2 = (zext_ln129_101_fu_2221_p1 - zext_ln129_103_fu_2234_p1);

assign sub_ln129_57_fu_3025_p2 = (zext_ln129_132_fu_3011_p1 - zext_ln129_133_fu_3021_p1);

assign sub_ln129_58_fu_2509_p2 = (zext_ln129_140_fu_2463_p1 - zext_ln129_143_fu_2505_p1);

assign sub_ln129_59_fu_2530_p2 = (zext_ln129_139_fu_2460_p1 - zext_ln129_144_fu_2526_p1);

assign sub_ln129_5_fu_1207_p2 = (zext_ln129_17_fu_1187_p1 - zext_ln129_19_fu_1203_p1);

assign sub_ln129_6_fu_1231_p2 = (zext_ln129_18_fu_1199_p1 - zext_ln129_20_fu_1227_p1);

assign sub_ln129_7_fu_1241_p2 = (12'd0 - zext_ln129_17_fu_1187_p1);

assign sub_ln129_8_fu_1251_p2 = ($signed(sext_ln129_6_fu_1247_p1) - $signed(zext_ln129_18_fu_1199_p1));

assign sub_ln129_9_fu_1625_p2 = (12'd0 - zext_ln129_23_fu_1621_p1);

assign sub_ln129_fu_1547_p2 = (zext_ln129_2_fu_1528_p1 - zext_ln129_4_fu_1543_p1);

assign tmp_27_fu_1701_p3 = {{reg_777}, {5'd0}};

assign tmp_28_fu_1763_p3 = {{tmp_7_reg_4242}, {2'd0}};

assign tmp_29_fu_1797_p3 = {{tmp_7_reg_4242}, {5'd0}};

assign tmp_30_fu_2188_p3 = {{tmp_16_reg_4307}, {4'd0}};

assign tmp_31_fu_3014_p3 = {{tmp_23_reg_4316}, {5'd0}};

assign tmp_32_fu_2498_p3 = {{tmp_25_reg_4330}, {4'd0}};

assign tmp_33_fu_2519_p3 = {{tmp_25_reg_4330}, {3'd0}};

assign tmp_fu_789_p4 = {{ap_sig_allocacmp_iteration_2_load[7:1]}};

assign top_offset_fu_799_p2 = ((tmp_fu_789_p4 != 7'd0) ? 1'b1 : 1'b0);

assign trunc_ln109_fu_785_p1 = ap_sig_allocacmp_iteration_2_load[0:0];

assign trunc_ln124_fu_902_p1 = row_offset_1[1:0];

assign xor_ln125_fu_1008_p2 = (2'd2 ^ add_ln125_fu_906_p2);

assign zext_ln111_fu_809_p1 = trunc_ln109_fu_785_p1;

assign zext_ln124_1_fu_819_p1 = local_col_index_fu_813_p2;

assign zext_ln124_fu_899_p1 = top_offset_reg_3848;

assign zext_ln129_101_fu_2221_p1 = tmp_18_reg_4178;

assign zext_ln129_102_fu_2224_p1 = tmp_18_reg_4178;

assign zext_ln129_103_fu_2234_p1 = shl_ln129_51_fu_2227_p3;

assign zext_ln129_104_fu_2245_p1 = shl_ln129_52_fu_2238_p3;

assign zext_ln129_105_fu_2255_p1 = shl_ln129_52_fu_2238_p3;

assign zext_ln129_106_fu_2868_p1 = shl_ln129_53_fu_2861_p3;

assign zext_ln129_107_fu_2879_p1 = shl_ln129_54_fu_2872_p3;

assign zext_ln129_108_fu_2285_p1 = add_ln129_7_fu_2279_p2;

assign zext_ln129_10_fu_1103_p1 = shl_ln129_4_fu_1095_p3;

assign zext_ln129_111_fu_2312_p1 = tmp_19_reg_4188;

assign zext_ln129_112_fu_2322_p1 = shl_ln129_55_fu_2315_p3;

assign zext_ln129_113_fu_2918_p1 = shl_ln129_56_fu_2911_p3;

assign zext_ln129_114_fu_2929_p1 = shl_ln129_57_fu_2922_p3;

assign zext_ln129_115_fu_2949_p1 = tmp_20_reg_4198;

assign zext_ln129_118_fu_2356_p1 = shl_ln129_58_fu_2349_p3;

assign zext_ln129_119_fu_2367_p1 = shl_ln129_59_fu_2360_p3;

assign zext_ln129_11_fu_1115_p1 = shl_ln129_5_fu_1107_p3;

assign zext_ln129_121_fu_2961_p1 = shl_ln129_60_reg_4420;

assign zext_ln129_122_fu_2388_p1 = shl_ln129_60_fu_2381_p3;

assign zext_ln129_124_fu_2399_p1 = shl_ln129_61_fu_2392_p3;

assign zext_ln129_125_fu_2973_p1 = tmp_22_reg_4213;

assign zext_ln129_127_fu_2976_p1 = tmp_22_reg_4213;

assign zext_ln129_128_fu_2413_p1 = tmp_22_reg_4213;

assign zext_ln129_129_fu_2423_p1 = shl_ln129_62_fu_2416_p3;

assign zext_ln129_12_fu_1127_p1 = shl_ln129_6_fu_1119_p3;

assign zext_ln129_130_fu_2986_p1 = shl_ln129_63_fu_2979_p3;

assign zext_ln129_131_fu_2997_p1 = shl_ln129_64_fu_2990_p3;

assign zext_ln129_132_fu_3011_p1 = tmp_23_reg_4316;

assign zext_ln129_133_fu_3021_p1 = tmp_31_fu_3014_p3;

assign zext_ln129_135_fu_2437_p1 = tmp_24_reg_4322;

assign zext_ln129_136_fu_2440_p1 = tmp_24_reg_4322;

assign zext_ln129_137_fu_2450_p1 = shl_ln129_65_fu_2443_p3;

assign zext_ln129_138_fu_3038_p1 = shl_ln129_66_fu_3031_p3;

assign zext_ln129_139_fu_2460_p1 = tmp_25_reg_4330;

assign zext_ln129_13_fu_1139_p1 = shl_ln129_7_fu_1131_p3;

assign zext_ln129_140_fu_2463_p1 = tmp_25_reg_4330;

assign zext_ln129_141_fu_2473_p1 = shl_ln129_67_fu_2466_p3;

assign zext_ln129_142_fu_2484_p1 = shl_ln129_68_fu_2477_p3;

assign zext_ln129_143_fu_2505_p1 = tmp_32_fu_2498_p3;

assign zext_ln129_144_fu_2526_p1 = tmp_33_fu_2519_p3;

assign zext_ln129_146_fu_2536_p1 = tmp_26_reg_4224;

assign zext_ln129_147_fu_2539_p1 = tmp_26_reg_4224;

assign zext_ln129_148_fu_3048_p1 = tmp_26_reg_4224;

assign zext_ln129_149_fu_3063_p1 = shl_ln129_69_fu_3056_p3;

assign zext_ln129_14_fu_1143_p1 = shl_ln129_7_fu_1131_p3;

assign zext_ln129_15_fu_1161_p1 = shl_ln129_8_fu_1153_p3;

assign zext_ln129_17_fu_1187_p1 = shl_ln129_9_fu_1179_p3;

assign zext_ln129_18_fu_1199_p1 = shl_ln129_s_fu_1191_p3;

assign zext_ln129_19_fu_1203_p1 = shl_ln129_s_fu_1191_p3;

assign zext_ln129_20_fu_1227_p1 = shl_ln129_10_fu_1219_p3;

assign zext_ln129_22_fu_1605_p1 = tmp_4_reg_4027;

assign zext_ln129_23_fu_1621_p1 = shl_ln129_11_fu_1614_p3;

assign zext_ln129_24_fu_1654_p1 = shl_ln129_12_fu_1647_p3;

assign zext_ln129_25_fu_1665_p1 = shl_ln129_13_fu_1658_p3;

assign zext_ln129_26_fu_1257_p1 = tmp_5_reg_4036;

assign zext_ln129_27_fu_1260_p1 = tmp_5_reg_4036;

assign zext_ln129_28_fu_1263_p1 = tmp_5_reg_4036;

assign zext_ln129_29_fu_1273_p1 = shl_ln129_14_fu_1266_p3;

assign zext_ln129_2_fu_1528_p1 = shl_ln_fu_1521_p3;

assign zext_ln129_30_fu_1294_p1 = shl_ln129_15_fu_1287_p3;

assign zext_ln129_31_fu_1335_p1 = shl_ln129_16_fu_1328_p3;

assign zext_ln129_32_fu_1346_p1 = shl_ln129_17_fu_1339_p3;

assign zext_ln129_33_fu_1669_p1 = reg_777;

assign zext_ln129_34_fu_1673_p1 = reg_777;

assign zext_ln129_35_fu_1685_p1 = shl_ln129_18_fu_1677_p3;

assign zext_ln129_36_fu_1697_p1 = shl_ln129_19_fu_1689_p3;

assign zext_ln129_37_fu_1709_p1 = tmp_27_fu_1701_p3;

assign zext_ln129_38_fu_1731_p1 = shl_ln129_20_fu_1723_p3;

assign zext_ln129_39_fu_1751_p1 = tmp_7_reg_4242;

assign zext_ln129_3_fu_1539_p1 = shl_ln129_1_fu_1532_p3;

assign zext_ln129_40_fu_1754_p1 = tmp_7_reg_4242;

assign zext_ln129_41_fu_1757_p1 = tmp_7_reg_4242;

assign zext_ln129_44_fu_1770_p1 = tmp_28_fu_1763_p3;

assign zext_ln129_45_fu_1793_p1 = tmp_28_fu_1763_p3;

assign zext_ln129_46_fu_1804_p1 = tmp_29_fu_1797_p3;

assign zext_ln129_47_fu_1818_p1 = reg_773;

assign zext_ln129_48_fu_1830_p1 = shl_ln129_21_fu_1822_p3;

assign zext_ln129_4_fu_1543_p1 = shl_ln129_1_fu_1532_p3;

assign zext_ln129_50_fu_2790_p1 = shl_ln129_22_fu_2782_p3;

assign zext_ln129_51_fu_2802_p1 = shl_ln129_23_fu_2794_p3;

assign zext_ln129_52_fu_1360_p1 = tmp_9_reg_4107;

assign zext_ln129_55_fu_1851_p1 = shl_ln129_24_fu_1844_p3;

assign zext_ln129_56_fu_1862_p1 = shl_ln129_25_fu_1855_p3;

assign zext_ln129_58_fu_1883_p1 = shl_ln129_26_fu_1876_p3;

assign zext_ln129_59_fu_1887_p1 = shl_ln129_26_fu_1876_p3;

assign zext_ln129_5_fu_845_p1 = add_ln129_fu_839_p2;

assign zext_ln129_60_fu_1904_p1 = shl_ln129_27_fu_1897_p3;

assign zext_ln129_61_fu_1915_p1 = shl_ln129_28_fu_1908_p3;

assign zext_ln129_62_fu_1369_p1 = tmp_10_reg_4130;

assign zext_ln129_63_fu_1929_p1 = tmp_10_reg_4130;

assign zext_ln129_64_fu_1385_p1 = shl_ln129_29_fu_1378_p3;

assign zext_ln129_65_fu_1396_p1 = shl_ln129_30_fu_1389_p3;

assign zext_ln129_66_fu_1939_p1 = shl_ln129_31_fu_1932_p3;

assign zext_ln129_67_fu_1416_p1 = tmp_11_reg_4139;

assign zext_ln129_68_fu_1943_p1 = tmp_11_reg_4139;

assign zext_ln129_69_fu_1426_p1 = shl_ln129_32_fu_1419_p3;

assign zext_ln129_6_fu_1564_p1 = shl_ln129_2_fu_1557_p3;

assign zext_ln129_70_fu_1966_p1 = shl_ln129_33_fu_1959_p3;

assign zext_ln129_71_fu_1996_p1 = shl_ln129_34_fu_1989_p3;

assign zext_ln129_73_fu_2823_p1 = shl_ln129_35_fu_2816_p3;

assign zext_ln129_74_fu_2834_p1 = shl_ln129_36_fu_2827_p3;

assign zext_ln129_75_fu_1445_p1 = tmp_13_reg_4155;

assign zext_ln129_78_fu_1466_p1 = shl_ln129_38_fu_1459_p3;

assign zext_ln129_7_fu_1575_p1 = shl_ln129_3_fu_1568_p3;

assign zext_ln129_80_fu_2017_p1 = tmp_14_reg_4284;

assign zext_ln129_81_fu_2027_p1 = shl_ln129_39_fu_2020_p3;

assign zext_ln129_82_fu_2048_p1 = shl_ln129_40_fu_2041_p3;

assign zext_ln129_83_fu_2069_p1 = shl_ln129_41_fu_2062_p3;

assign zext_ln129_86_fu_1484_p1 = shl_ln129_43_fu_1476_p3;

assign zext_ln129_87_fu_2093_p1 = shl_ln129_44_fu_2086_p3;

assign zext_ln129_88_fu_2104_p1 = shl_ln129_45_fu_2097_p3;

assign zext_ln129_89_fu_2124_p1 = shl_ln129_46_fu_2117_p3;

assign zext_ln129_90_fu_2135_p1 = shl_ln129_47_fu_2128_p3;

assign zext_ln129_92_fu_2149_p1 = tmp_16_reg_4307;

assign zext_ln129_93_fu_2159_p1 = shl_ln129_48_fu_2152_p3;

assign zext_ln129_94_fu_2163_p1 = shl_ln129_48_fu_2152_p3;

assign zext_ln129_95_fu_2174_p1 = shl_ln129_49_fu_2167_p3;

assign zext_ln129_96_fu_2195_p1 = tmp_30_fu_2188_p3;

assign zext_ln129_97_fu_2215_p1 = tmp_17_reg_4163;

assign zext_ln129_98_fu_2218_p1 = tmp_17_reg_4163;

assign zext_ln129_99_fu_3262_p1 = shl_ln129_50_fu_3255_p3;

assign zext_ln129_9_fu_863_p1 = add_ln129_1_fu_857_p2;

assign zext_ln129_fu_823_p1 = local_col_index_fu_813_p2;

assign zext_ln141_1_fu_2616_p1 = grp_fu_3704_p3;

assign zext_ln141_2_fu_3093_p1 = add_ln141_25_reg_4355;

assign zext_ln141_3_fu_2643_p1 = add_ln141_29_fu_2637_p2;

assign zext_ln141_4_fu_2664_p1 = add_ln141_39_fu_2659_p2;

assign zext_ln141_5_fu_3142_p1 = add_ln141_53_fu_3136_p2;

assign zext_ln141_6_fu_3215_p1 = add_ln141_77_fu_3209_p2;

assign zext_ln141_7_fu_2754_p1 = add_ln141_81_fu_2748_p2;

assign zext_ln141_8_fu_3228_p1 = add_ln141_82_reg_4530;

assign zext_ln141_9_fu_3237_p1 = grp_fu_3777_p3;

assign zext_ln141_fu_1497_p1 = add_ln141_11_fu_1491_p2;

always @ (posedge ap_clk) begin
    zext_ln129_5_reg_3913[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln129_9_reg_3961[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    sub_ln129_5_reg_4232[0] <= 1'b0;
    sub_ln129_8_reg_4237[0] <= 1'b0;
    zext_ln129_67_reg_4252[13:8] <= 6'b000000;
    sub_ln129_26_reg_4257[1:0] <= 2'b00;
    zext_ln129_75_reg_4269[13:8] <= 6'b000000;
    add_ln129_4_reg_4274[0] <= 1'b0;
    zext_ln129_86_reg_4302[3:0] <= 4'b0000;
    zext_ln129_86_reg_4302[12] <= 1'b0;
    zext_ln129_97_reg_4400[13:8] <= 6'b000000;
    shl_ln129_60_reg_4420[3:0] <= 4'b0000;
    shl_ln129_61_reg_4425[0] <= 1'b0;
    zext_ln129_136_reg_4430[13:8] <= 6'b000000;
    zext_ln129_140_reg_4440[12:8] <= 5'b00000;
    zext_ln129_147_reg_4445[13:8] <= 6'b000000;
    add_ln141_26_reg_4470[0] <= 1'b0;
    add_ln141_74_reg_4525[1:0] <= 2'b00;
    zext_ln129_132_reg_4545[13:8] <= 6'b000000;
end

endmodule //kernel
