# DAY 1: Introduction to Verilog RTL design and Synthesis

## D1SK1 - Introduction to open-source simulator iverilog

### L1 - Introduction to iverilog design test bench
#### Simulator

### Introduction to Yosys
![image](https://github.com/user-attachments/assets/2d8ee06c-4c66-4986-a313-69666477a884)
