Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:45:39 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga008.jf.intel.com (orsmga008.jf.intel.com [10.7.209.65])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id B261E58042F
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 04:34:10 -0800 (PST)
Received: from fmsmga103.fm.intel.com ([10.1.193.90])
  by orsmga008-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 04:34:10 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AMYDj/xWBFgZGW/nXLtCamy3dMKDV8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYZRSGuKdThVPEFb/W9+hDw7KP9fy4CSpYud6oizMrSNR0TRgLiM?=
 =?us-ascii?q?EbzUQLIfWuLgnFFsPsdDEwB89YVVVorDmROElRH9viNRWJ+iXhpTEdFQ/iOgVr?=
 =?us-ascii?q?O+/7BpDdj9it1+C15pbffxhEiCCybL9uLxi6txndutULioZ+N6g9zQfErGFVcO?=
 =?us-ascii?q?pM32NoIlyTnxf45siu+ZNo7jpdtfE8+cNeSKv2Z6s3Q6BWAzQgKGA1+dbktQLf?=
 =?us-ascii?q?QguV53sTSXsZnxxVCAXY9h76X5Pxsizntuph3SSRIMP7QawoVTmk8qxmUwHjhj?=
 =?us-ascii?q?sZODEl8WHXks1wg7xdoBK9vBx03orYbJiIOPZiYq/ReNUXTndDUMlMTSxMGoyz?=
 =?us-ascii?q?b4UNAOQBM+hWrJfzqEcToxumBwSiBuzixiJGi3Pqw6I6yP8sER3a0AE6A94CrG?=
 =?us-ascii?q?jYodfzOawPUe611q7IzTDbYv1Mxzj99JbHcgo8qv+LR71xcdfexlcrFwPBk16d?=
 =?us-ascii?q?rpTlMC2J1usTqWiX9e9gWvivimE6tQ5xpjyvy9woionIgIIa0ErE9SJjzIYyP9?=
 =?us-ascii?q?24R1d2bNi5G5VTryGXL5V6Tt8hTm1ypSo2174LtYSlcCUEyJkr3QPTZv6ff4SW?=
 =?us-ascii?q?4x/vSOScLDJ2hH9mY72zmxO//Eejx+D9WcS51UhGojZAn9TJqHwA2AHf586aQf?=
 =?us-ascii?q?Vn5EihwyyA1wXL5+FEP080ka3bJoYlwr4xjZoTrV/DEjX5mEXwka+abEIk+vKn?=
 =?us-ascii?q?6+j/Y7XmoIGTN5Nshw3gLqgjmdazDfklPgUNRWSX5+qx2b358UHkQrhGlvg2nb?=
 =?us-ascii?q?PYsJDeK8QbvKm5AwpN34Y69Rm/Ciqm3M0FknYZMlJKZhaHg5HyNFHJPfD4C+uw?=
 =?us-ascii?q?jEq3kDtsw/DGP77hDYvXInnMjbfsZbJ9609ayAouwtFT/ZNUCrcdIP3tXk/9rs?=
 =?us-ascii?q?DXDhg8MwGvxebnD9N91owYWWKSGKOZN7nSsVCQ6uI1P+aMfJMVuCr6K/U94/7u?=
 =?us-ascii?q?jHw5lkEHcaimwJsac3S4HvVgI0WEbnvgmNYBEWEWvgUgSOzmkkGNUTlWZyX6Yq?=
 =?us-ascii?q?Qn+ztuCJ66FZyRAcepgaedx2G9GZtZYH0ADUqDVnLhdoGBUvFLbzqOI8hniXsd?=
 =?us-ascii?q?WL28DoMsyxyq5zL80Kdte+/d+ykEssD62d1oouHeixw2sCZ5FtmQyH2lSWZykW?=
 =?us-ascii?q?UVATgs0/dkvEZ/x1yfhLV+mOFSDtdJ5vlEATs9YKTdxOxzEdy6eg/HctqTU1Gg?=
 =?us-ascii?q?CoG8ADoxR8g9hd8DZUpwAc6liDjH3iyjGbhTkKaEUs8a6KXZikD8O8tng1PPxa?=
 =?us-ascii?q?Usi11uFtNCKWC8wKt25gTeA4rhl0SfnrytM6MG03iepy+40WOSsRQAA0ZLWqLf?=
 =?us-ascii?q?UCVaPxOOoA=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CRAgD+FQlcmBHrdtBkHgEGBwaBZYExg?=
 =?us-ascii?q?TmBFhODeoh4jTx8lmaBXxQYAxGHViI4EgEDAQEBAQEBAgETAQEBAQEICwsGGw4?=
 =?us-ascii?q?jDII2BQIDGgEGglwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CAhERBAICAwEeE?=
 =?us-ascii?q?gEFARwGEwWDHAGCAQEEmgc8ih1wfDOCdgEBBYcmCBJ5ixOBVz+BEYJdNYQ8gQS?=
 =?us-ascii?q?CRYJXiTeMN4pzBwKCIASEYIpCGIFciDuHHiyYUA8hgTyBdjMaMEMxBoI1CYISi?=
 =?us-ascii?q?QGFP0ExgQeIcIF3AQE?=
X-IPAS-Result: =?us-ascii?q?A0CRAgD+FQlcmBHrdtBkHgEGBwaBZYExgTmBFhODeoh4jTx?=
 =?us-ascii?q?8lmaBXxQYAxGHViI4EgEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII2BQIDGgEGg?=
 =?us-ascii?q?lwBAgMBAiAEGQEBBAopAQIDAQIGAQEKCw0CAhERBAICAwEeEgEFARwGEwWDHAG?=
 =?us-ascii?q?CAQEEmgc8ih1wfDOCdgEBBYcmCBJ5ixOBVz+BEYJdNYQ8gQSCRYJXiTeMN4pzB?=
 =?us-ascii?q?wKCIASEYIpCGIFciDuHHiyYUA8hgTyBdjMaMEMxBoI1CYISiQGFP0ExgQeIcIF?=
 =?us-ascii?q?3AQE?=
X-IronPort-AV: E=Sophos;i="5.56,322,1539673200"; 
   d="scan'208";a="54796429"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 04:34:09 -0800
Received: from localhost ([::1]:40499 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUsr2-0006ga-VS
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 07:34:09 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:47836)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUshJ-0001Gn-5Z
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 07:24:06 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUsTQ-0001gj-7R
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 07:09:48 -0500
Received: from mail-oi1-x241.google.com ([2607:f8b0:4864:20::241]:45078)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gUsTQ-0001gZ-19
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 07:09:44 -0500
Received: by mail-oi1-x241.google.com with SMTP id b141so136578oii.12
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 04:09:43 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=N+1dEyroBRmOsmH9UEc/OMVrYBYvAEwdXwEGG23Nit4=;
	b=P7q6mXJ0Ge7ZT78cYQ+sDks0x3YxkMZnOhoAAwijhJkND7tPw5DzEIY9vdNczXtv2K
	kctRcV7yXxj8MFY5Jni8VKDMyPBKsWR2c6KU1zdihuZwPKMpPruipCo2y4ecTNLHEOOF
	LeSlMgPqBMoqRtkl/jXj+7RFqOMpFZeilvO2c=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=N+1dEyroBRmOsmH9UEc/OMVrYBYvAEwdXwEGG23Nit4=;
	b=BpHKIMc7JQdZvPVUnWOrLTpEWegEBz4Y1WkQy7MFyiWHQKkbjpoe/lgB1QnI+QYyDb
	Lx/yoY10pTIZa0VcjmZpUvzrw1weA9W/qJh+bHtQc8Nehg2ueyCLnHHyFoYSvg+8eTN8
	6XA3Iu3n94CZjNyq9I7S4I75ml+62z1apL6Je8xwzu1+5lPQS3Z7bkyep1WkJ641epOx
	Ha2Kiz44LkjKW6mhTPiXEKDi7IfrI9x7spM2oAk7L8LnUGXrCsC3/50GNLGGYyQg5yWg
	DtYwjz+x/d5BonR64b5Ov9xxNLrNWHh59eBLVGQpe1VVvyfh4zvE+/bXKFggdW1DdP45
	GfPw==
X-Gm-Message-State: AA+aEWYtyPXSRRPRxi42mTgSTfB2pw7eLoIMUL/Centdb6PDlD1LQJ1G
	AAJrLLuAZsfzTIYV5rrFgu9VvEu7Fav11adr+Ytly3tD
X-Google-Smtp-Source: AFSGD/X/MIpT5cQtX89O8cg3fle/DNAAlpANbqeLoO1ElHAWQ+SNBfmzaygcBay8C82VdBE4b82WrmQDfgTGnymyreM=
X-Received: by 2002:aca:1e17:: with SMTP id m23mr18087203oic.332.1544098183481;
	Thu, 06 Dec 2018 04:09:43 -0800 (PST)
MIME-Version: 1.0
References: <20181203203839.757-1-richard.henderson@linaro.org>
	<20181203203839.757-6-richard.henderson@linaro.org>
In-Reply-To: <20181203203839.757-6-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Thu, 6 Dec 2018 12:09:32 +0000
Message-ID: <CAFEAcA973PazwfLxUpAbbLUkYoGcTq=QrWCUDmmx7VgK8C2LJQ@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::241
Subject: Re: [Qemu-devel] [PATCH v2 05/10] target/arm: Introduce
 arm_hcr_el2_eff
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 3 Dec 2018 at 20:38, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Replace arm_hcr_el2_{fmo,imo,amo} with a more general routine
> that also takes SCR_EL3.NS (aka arm_is_secure_below_el3) into
> account, as documented for the plethora of bits in HCR_EL2.
>
> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
> ---
>  target/arm/cpu.h          | 67 +++++++++------------------------------
>  hw/intc/arm_gicv3_cpuif.c | 21 ++++++------
>  target/arm/helper.c       | 65 +++++++++++++++++++++++++++++++------
>  3 files changed, 82 insertions(+), 71 deletions(-)
>
> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> index 20d97b66de..e871b946c8 100644
> --- a/target/arm/cpu.h
> +++ b/target/arm/cpu.h
> @@ -1722,6 +1722,14 @@ static inline bool arm_is_secure(CPUARMState *env)
>  }
>  #endif
>
> +/**
> + * arm_hcr_el2_eff(): Return the effective value of HCR_EL2.
> + * E.g. when in secure state, fields in HCR_EL2 are suppressed,
> + * "for all purposes other than a direct read or write access of HCR_EL2."
> + * Not included here are RW, VI, VF.
> + */
> +uint64_t arm_hcr_el2_eff(CPUARMState *env);

This comment says the not-included bits are RW, VI, VF...

> +/*
> + * Return the effective value of HCR_EL2.
> + * Bits that are not included here:
> + * RW       (read from SCR_EL3.RW as needed)
> + */

...but this comment only lists RW. Which is correct ?

Also, if VI, VF are in the list shouldn't VSE be too ?

> +uint64_t arm_hcr_el2_eff(CPUARMState *env)
> +{
> +    uint64_t ret = env->cp15.hcr_el2;
> +
> +    if (arm_is_secure_below_el3(env)) {
> +        /*
> +         * "This register has no effect if EL2 is not enabled in the
> +         * current Security state".  This is ARMv8.4-SecEL2 speak for
> +         * !(SCR_EL3.NS==1 || SCR_EL3.EEL2==1).
> +         *
> +         * Prior to that, the language was "In an implementation that
> +         * includes EL3, when the value of SCR_EL3.NS is 0 the PE behaves
> +         * as if this field is 0 for all purposes other than a direct
> +         * read or write access of HCR_EL2".  With lots of enumeration
> +         * on a per-field basis.  In current QEMU, this is condition
> +         * is arm_is_secure_below_el3.
> +         *
> +         * Since the v8.4 language applies to the entire register, and
> +         * appears to be backward compatible, use that.
> +         */
> +        ret = 0;
> +    } else if (ret & HCR_TGE) {
> +        if (ret & HCR_E2H) {
> +            ret &= ~(HCR_TTLBOS | HCR_TTLBIS | HCR_TOCU | HCR_TICAB |
> +                     HCR_TID4 | HCR_ID | HCR_CD | HCR_TDZ | HCR_TPU |
> +                     HCR_TPCP | HCR_TID2 | HCR_TID1 | HCR_TID0 | HCR_TWE |
> +                     HCR_TWI | HCR_DC | HCR_BSU_MASK | HCR_FB | HCR_AMO |
> +                     HCR_IMO | HCR_FMO | HCR_VM);


This list should also in theory include HCR_MIOCNCE, but the
QEMU implementation of that bit is going to be RAZ/WI anyway.

HCR_TID1 is in the "ignore if TGE==1" group, not the "ignore if
{E2H, TGE} == {1,1}" group.

Maybe we should be also setting HCR_ATA here ? We could perhaps
leave that til we implement ARMv8.5-MemTag and understand it better.

> +        } else {
> +            ret &= ~(HCR_PTW | HCR_FB | HCR_TID1 | HCR_TID3 | HCR_TSC |
> +                     HCR_TACR | HCR_TSW | HCR_TTLB | HCR_TVM | HCR_HCD |
> +                     HCR_TRVM | HCR_TLOR);

Shouldn't these bits be being cleared regardless of E2H, rather
than only in the TGE==1 E2H==0 case ?

Missing HCR_SWIO ?

The list of bits cleared if TGE && E2H is highest-first, but this
list is lowest-first...

> +            ret |= HCR_FMO | HCR_IMO | HCR_AMO;
> +        }
> +    }
> +
> +    return ret;
> +}

Patch looks good otherwise.

thanks
-- PMM

