// Seed: 3589526023
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output wor id_2
);
  wire [1 : -1] id_4 = id_1 + 1 - id_4;
  assign module_1.id_16 = 0;
  supply1 id_5 = 1;
  logic id_6, id_7;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri1 id_10
);
  wire id_12;
  assign id_12 = id_3;
  assign id_6  = -1'b0;
  specify
    if (-1) (id_13 => id_14) = (id_0  : 'b0 : 1, 1'b0 : 1  : {id_2, 1 - id_2});
    (id_15 => id_16) = (1'h0 : 1  : id_2, id_13);
    (negedge id_17 => (id_18  : id_10)) = (id_9, -1);
  endspecify
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6
  );
endmodule
