factorialLRU32

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000050                       # Number of seconds simulated
sim_ticks                                    50064000                       # Number of ticks simulated
final_tick                                   50064000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 704570                       # Simulator instruction rate (inst/s)
host_op_rate                                   703467                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3404556273                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485376                       # Number of bytes of host memory used
host_seconds                                     0.01                       # Real time elapsed on the host
sim_insts                                       10329                       # Number of instructions simulated
sim_ops                                         10329                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     50064000                       # Cumulative time (in ticks) in various power states
system.cache.hits                               12941                       # Number of hits
system.cache.misses                               624                       # Number of misses
system.cache.missLatency::samples                 624                       # Ticks for misses to the cache
system.cache.missLatency::mean           58491.987179                       # Ticks for misses to the cache
system.cache.missLatency::gmean          55045.605687                       # Ticks for misses to the cache
system.cache.missLatency::stdev          28435.107049                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                  49      7.85%      7.85% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             462     74.04%     81.89% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             106     16.99%     98.88% # Ticks for misses to the cache
system.cache.missLatency::98304-131071              1      0.16%     99.04% # Ticks for misses to the cache
system.cache.missLatency::131072-163839             0      0.00%     99.04% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             0      0.00%     99.04% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.04% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.04% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             1      0.16%     99.20% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             3      0.48%     99.68% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             2      0.32%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   624                       # Ticks for misses to the cache
system.cache.hitRatio                        0.953999                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         1360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        47104                       # Cumulative packet size per connected master and slave (bytes)
