{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644446376091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644446376091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 15:39:35 2022 " "Processing started: Wed Feb 09 15:39:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644446376091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446376091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446376091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644446376795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644446376795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396626 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446396626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-behavioral " "Found design unit 1: Fetch-behavioral" {  } { { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446396657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-behavioral " "Found design unit 1: Decode-behavioral" {  } { { "Decode.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Decode.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Decode.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446396657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX-behavioral " "Found design unit 1: DLX-behavioral" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396673 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX " "Found entity 1: DLX" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446396673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common " "Found design unit 1: common" {  } { { "Common.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Common.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 common-body " "Found design unit 2: common-body" {  } { { "Common.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Common.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446396688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446396688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX " "Elaborating entity \"DLX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644446396785 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TX DLX.vhd(23) " "VHDL Signal Declaration warning at DLX.vhd(23): used implicit default value for signal \"TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644446396798 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_DE DLX.vhd(72) " "Verilog HDL or VHDL warning at DLX.vhd(72): object \"pc_DE\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644446396798 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst_DE DLX.vhd(73) " "Verilog HDL or VHDL warning at DLX.vhd(73): object \"inst_DE\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644446396798 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm_DE DLX.vhd(74) " "Verilog HDL or VHDL warning at DLX.vhd(74): object \"imm_DE\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644446396798 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1_DE DLX.vhd(75) " "Verilog HDL or VHDL warning at DLX.vhd(75): object \"rs1_DE\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644446396798 "|DLX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2_DE DLX.vhd(76) " "Verilog HDL or VHDL warning at DLX.vhd(76): object \"rs2_DE\" assigned a value but never read" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644446396798 "|DLX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fet " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fet\"" {  } { { "DLX.vhd" "fet" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644446396798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Fetch:fet\|InstructionMemory:im " "Elaborating entity \"InstructionMemory\" for hierarchy \"Fetch:fet\|InstructionMemory:im\"" {  } { { "Fetch.vhd" "im" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644446396813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644446396907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644446397032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Programs/factorial_code.mif " "Parameter \"init_file\" = \"Programs/factorial_code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644446397032 ""}  } { { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644446397032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibs3 " "Found entity 1: altsyncram_ibs3" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644446397110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446397110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibs3 Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated " "Elaborating entity \"altsyncram_ibs3\" for hierarchy \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644446397110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:dec " "Elaborating entity \"Decode\" for hierarchy \"Decode:dec\"" {  } { { "DLX.vhd" "dec" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644446397126 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[0\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[1\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[2\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[3\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[4\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[5\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[6\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[7\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[8\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[9\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[10\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[11\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[12\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[13\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[14\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[15\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[16\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[17\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[18\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[19\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[20\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[21\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[22\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[23\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[24\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[25\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[26\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[27\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[28\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[29\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[30\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[31\] " "Synthesized away node \"Fetch:fet\|InstructionMemory:im\|altsyncram:altsyncram_component\|altsyncram_ibs3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ibs3.tdf" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/db/altsyncram_ibs3.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "InstructionMemory.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/InstructionMemory.vhd" 60 0 0 } } { "Fetch.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/Fetch.vhd" 39 0 0 } } { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 85 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446400523 "|DLX|Fetch:fet|InstructionMemory:im|altsyncram:altsyncram_component|altsyncram_ibs3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1644446400523 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1644446400523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TX GND " "Pin \"TX\" is stuck at GND" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644446403404 "|DLX|TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644446403404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644446403747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644446407386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644446407386 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "81 " "Design contains 81 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_L " "No output dependent on input pin \"RST_L\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|RST_L"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX " "No output dependent on input pin \"RX\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_taken " "No output dependent on input pin \"br_taken\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_taken"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[0\] " "No output dependent on input pin \"br_addr\[0\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[1\] " "No output dependent on input pin \"br_addr\[1\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[2\] " "No output dependent on input pin \"br_addr\[2\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[3\] " "No output dependent on input pin \"br_addr\[3\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[4\] " "No output dependent on input pin \"br_addr\[4\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[5\] " "No output dependent on input pin \"br_addr\[5\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[6\] " "No output dependent on input pin \"br_addr\[6\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[7\] " "No output dependent on input pin \"br_addr\[7\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[8\] " "No output dependent on input pin \"br_addr\[8\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "br_addr\[9\] " "No output dependent on input pin \"br_addr\[9\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|br_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[0\] " "No output dependent on input pin \"w_inst\[0\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[1\] " "No output dependent on input pin \"w_inst\[1\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[2\] " "No output dependent on input pin \"w_inst\[2\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[3\] " "No output dependent on input pin \"w_inst\[3\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[4\] " "No output dependent on input pin \"w_inst\[4\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[5\] " "No output dependent on input pin \"w_inst\[5\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[6\] " "No output dependent on input pin \"w_inst\[6\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[7\] " "No output dependent on input pin \"w_inst\[7\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[8\] " "No output dependent on input pin \"w_inst\[8\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[9\] " "No output dependent on input pin \"w_inst\[9\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[10\] " "No output dependent on input pin \"w_inst\[10\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[11\] " "No output dependent on input pin \"w_inst\[11\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[12\] " "No output dependent on input pin \"w_inst\[12\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[13\] " "No output dependent on input pin \"w_inst\[13\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[14\] " "No output dependent on input pin \"w_inst\[14\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[15\] " "No output dependent on input pin \"w_inst\[15\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[16\] " "No output dependent on input pin \"w_inst\[16\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[17\] " "No output dependent on input pin \"w_inst\[17\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[18\] " "No output dependent on input pin \"w_inst\[18\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[19\] " "No output dependent on input pin \"w_inst\[19\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[20\] " "No output dependent on input pin \"w_inst\[20\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[21\] " "No output dependent on input pin \"w_inst\[21\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[22\] " "No output dependent on input pin \"w_inst\[22\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[23\] " "No output dependent on input pin \"w_inst\[23\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[24\] " "No output dependent on input pin \"w_inst\[24\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[25\] " "No output dependent on input pin \"w_inst\[25\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[26\] " "No output dependent on input pin \"w_inst\[26\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[27\] " "No output dependent on input pin \"w_inst\[27\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[28\] " "No output dependent on input pin \"w_inst\[28\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[29\] " "No output dependent on input pin \"w_inst\[29\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[30\] " "No output dependent on input pin \"w_inst\[30\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_inst\[31\] " "No output dependent on input pin \"w_inst\[31\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_inst[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[0\] " "No output dependent on input pin \"w_data\[0\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[1\] " "No output dependent on input pin \"w_data\[1\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[2\] " "No output dependent on input pin \"w_data\[2\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[3\] " "No output dependent on input pin \"w_data\[3\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[4\] " "No output dependent on input pin \"w_data\[4\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[5\] " "No output dependent on input pin \"w_data\[5\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[6\] " "No output dependent on input pin \"w_data\[6\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[7\] " "No output dependent on input pin \"w_data\[7\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[8\] " "No output dependent on input pin \"w_data\[8\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[9\] " "No output dependent on input pin \"w_data\[9\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[10\] " "No output dependent on input pin \"w_data\[10\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[11\] " "No output dependent on input pin \"w_data\[11\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[12\] " "No output dependent on input pin \"w_data\[12\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[13\] " "No output dependent on input pin \"w_data\[13\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[14\] " "No output dependent on input pin \"w_data\[14\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[15\] " "No output dependent on input pin \"w_data\[15\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[16\] " "No output dependent on input pin \"w_data\[16\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[17\] " "No output dependent on input pin \"w_data\[17\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[18\] " "No output dependent on input pin \"w_data\[18\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[19\] " "No output dependent on input pin \"w_data\[19\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[20\] " "No output dependent on input pin \"w_data\[20\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[21\] " "No output dependent on input pin \"w_data\[21\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[22\] " "No output dependent on input pin \"w_data\[22\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[23\] " "No output dependent on input pin \"w_data\[23\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[24\] " "No output dependent on input pin \"w_data\[24\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[25\] " "No output dependent on input pin \"w_data\[25\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[26\] " "No output dependent on input pin \"w_data\[26\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[27\] " "No output dependent on input pin \"w_data\[27\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[28\] " "No output dependent on input pin \"w_data\[28\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[29\] " "No output dependent on input pin \"w_data\[29\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[30\] " "No output dependent on input pin \"w_data\[30\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_data\[31\] " "No output dependent on input pin \"w_data\[31\]\"" {  } { { "DLX.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/DLX/DLX.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644446409406 "|DLX|w_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644446409406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644446409422 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644446409422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644446409422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644446409453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 09 15:40:09 2022 " "Processing ended: Wed Feb 09 15:40:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644446409453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644446409453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644446409453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644446409453 ""}
