Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,599
design__instance__area,7780.15
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00014723202912136912
power__switching__total,0.00004303016248741187
power__leakage__total,0.0000013738574580202112
power__total,0.00019163604883942753
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.254121175739539
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2541626425706815
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12039114490531407
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.866911234002934
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.120391
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.199646
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2586859411011126
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2592741927873471
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6372840768811703
timing__setup__ws__corner:nom_slow_1p08V_125C,9.629302960887175
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.637284
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.689235
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25582062192697197
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2561451401262479
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31170594765364906
timing__setup__ws__corner:nom_typ_1p20V_25C,10.401342304083656
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.311706
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.957587
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.254121175739539
clock__skew__worst_setup,0.2541626425706815
timing__hold__ws,0.12039114490531407
timing__setup__ws,9.629302960887175
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.120391
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.689235
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,599
design__instance__area__stdcell,7780.15
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.268823
design__instance__utilization__stdcell,0.268823
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,15
design__instance__area__class:inverter,85.2768
design__instance__count__class:sequential_cell,40
design__instance__area__class:sequential_cell,1778.11
design__instance__count__class:multi_input_combinational_cell,450
design__instance__area__class:multi_input_combinational_cell,4663.01
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,86
design__instance__area__class:timing_repair_buffer,1192.06
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,13119.4
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,48
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,649
route__net__special,2
route__drc_errors__iter:0,562
route__wirelength__iter:0,14794
route__drc_errors__iter:1,340
route__wirelength__iter:1,14772
route__drc_errors__iter:2,371
route__wirelength__iter:2,14795
route__drc_errors__iter:3,75
route__wirelength__iter:3,14479
route__drc_errors__iter:4,25
route__wirelength__iter:4,14466
route__drc_errors__iter:5,13
route__wirelength__iter:5,14488
route__drc_errors__iter:6,0
route__wirelength__iter:6,14487
route__drc_errors,0
route__wirelength,14487
route__vias,4234
route__vias__singlecut,4234
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,158.78
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,43
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,43
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,43
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,43
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000187036
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000231445
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000198176
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000231445
design_powergrid__voltage__worst,0.0000231445
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000231445
design_powergrid__drop__worst__net:VPWR,0.0000187036
design_powergrid__voltage__worst__net:VGND,0.0000231445
design_powergrid__drop__worst__net:VGND,0.0000231445
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000022900000000000000975435010541758629187825135886669158935546875
ir__drop__worst,0.0000187000000000000005302182304323110884070047177374362945556640625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
