# Verilog_Design
System Level Design of a wide array of synchronous and asynchronous circuits using Verilog.
