[
    {
        "name": "_Z27systolic_top_uart_4parallelbbbbbbbbRbS_S_S_S_S_S_S_",
        "df_function": "%F703",
        "df_type": "Function",
        "project": "SLX",
        "processes": {
            "1": {
                "id": "1",
                "name": "Artificial<Start>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 356,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 556,
                        "column": 1
                    }
                },
                "display_name": "<START>",
                "kind": "start"
            },
            "2": {
                "id": "2",
                "name": "Artificial<End>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 356,
                        "column": 1
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 556,
                        "column": 1
                    }
                },
                "display_name": "<END>",
                "kind": "end"
            },
            "3": {
                "id": "3",
                "name": "Region<OutlineCall(R2 systolic_top_uart_4parallel) BB 'codeRepl' [Atomic] 'Outline_T3_F703_R2_Atomic'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 401,
                        "column": 16
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 404,
                        "column": 31
                    }
                },
                "display_name": "Process 1",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 400,
                                    "column": 0
                                },
                                "id": "VId_1923_!c?(?,?)",
                                "name": "opcode",
                                "display_name": "opcode_t opcode"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 358,
                                    "column": 0
                                },
                                "id": "VId_1662_!c?(?,?)",
                                "name": "opcode_in0",
                                "display_name": "bool opcode_in0"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 0
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 359,
                                    "column": 0
                                },
                                "id": "VId_1663_!c?(?,?)",
                                "name": "opcode_in1",
                                "display_name": "bool opcode_in1"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 1
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 360,
                                    "column": 0
                                },
                                "id": "VId_1664_!c?(?,?)",
                                "name": "opcode_in2",
                                "display_name": "bool opcode_in2"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 2
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 361,
                                    "column": 0
                                },
                                "id": "VId_1665_!c?(?,?)",
                                "name": "opcode_in3",
                                "display_name": "bool opcode_in3"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 3
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 1
                },
                "subregions": [
                    {
                        "id": "%F712_R1",
                        "description": "<function entry>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 401,
                                "column": 16
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 404,
                                "column": 31
                            }
                        }
                    }
                ],
                "subdataflow": []
            },
            "4": {
                "id": "4",
                "name": "Region<OutlineCall(R3 systolic_top_uart_4parallel) BB 'codeRepl1' [Switch,Atomic] 'Outline_T4_F703_R3_Switch'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 431,
                        "column": 9
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 461,
                        "column": 13
                    }
                },
                "display_name": "Process 2",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 368,
                                    "column": 0
                                },
                                "id": "VId_1670_*0(0,8)arg",
                                "name": "done_out",
                                "display_name": "bool &done_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 454,
                                        "column": 17
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 8
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 369,
                                    "column": 0
                                },
                                "id": "VId_1671_*0(0,8)arg",
                                "name": "busy_out",
                                "display_name": "bool &busy_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 455,
                                        "column": 17
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 9
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 370,
                                    "column": 0
                                },
                                "id": "VId_1672_*0(0,8)arg",
                                "name": "rx_out",
                                "display_name": "bool &rx_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 456,
                                        "column": 15
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 10
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 371,
                                    "column": 0
                                },
                                "id": "VId_1673_*0(0,8)arg",
                                "name": "out4",
                                "display_name": "bool &out4"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 457,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 11
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 372,
                                    "column": 0
                                },
                                "id": "VId_1674_*0(0,8)arg",
                                "name": "out5",
                                "display_name": "bool &out5"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 458,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 12
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 373,
                                    "column": 0
                                },
                                "id": "VId_1675_*0(0,8)arg",
                                "name": "out6",
                                "display_name": "bool &out6"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 459,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 13
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 374,
                                    "column": 0
                                },
                                "id": "VId_1676_*0(0,8)arg",
                                "name": "out7",
                                "display_name": "bool &out7"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 460,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 14
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 375,
                                    "column": 0
                                },
                                "id": "VId_1677_*0(0,8)arg",
                                "name": "out8",
                                "display_name": "bool &out8"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 461,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 15
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1934_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 365,
                                    "column": 0
                                },
                                "id": "VId_1669_!c?(?,?)",
                                "name": "rst_in",
                                "display_name": "bool rst_in"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 7
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 417,
                                    "column": 0
                                },
                                "id": "VId_12_.A0(0,8)",
                                "name": "rx_st.active",
                                "display_name": "bool UartRxState::active"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 443,
                                        "column": 21
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 417,
                                    "column": 0
                                },
                                "id": "VId_12_.A1(32,32)",
                                "name": "rx_st.bitcount",
                                "display_name": "unsigned int UartRxState::bitcount"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 443,
                                        "column": 43
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 419,
                                    "column": 0
                                },
                                "id": "VId_14_!c?(?,?)",
                                "name": "rx_data",
                                "display_name": "unsigned int rx_data"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 444,
                                        "column": 16
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 420,
                                    "column": 0
                                },
                                "id": "VId_15_!c?(?,?)",
                                "name": "rx_valid",
                                "display_name": "bool rx_valid"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 444,
                                        "column": 28
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A0(0,8)",
                                "name": "tx_st.active",
                                "display_name": "bool UartTxState::active"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 446,
                                        "column": 21
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A1(32,32)",
                                "name": "tx_st.bitcount",
                                "display_name": "unsigned int UartTxState::bitcount"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 446,
                                        "column": 43
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A4(104,8)",
                                "name": "tx_st.tx_out",
                                "display_name": "bool UartTxState::tx_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 447,
                                        "column": 40
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A5(112,8)",
                                "name": "tx_st.data_latched",
                                "display_name": "bool UartTxState::data_latched"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 447,
                                        "column": 65
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 423,
                                    "column": 0
                                },
                                "id": "VId_16_!c?(?,?)",
                                "name": "fsm_state",
                                "display_name": "<unknown> fsm_state"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 449,
                                        "column": 18
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 424,
                                    "column": 0
                                },
                                "id": "VId_17_!c?(?,?)",
                                "name": "load_count",
                                "display_name": "unsigned int load_count"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 450,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 425,
                                    "column": 0
                                },
                                "id": "VId_18_!c?(?,?)",
                                "name": "send_count",
                                "display_name": "unsigned int send_count"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 451,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 426,
                                    "column": 0
                                },
                                "id": "VId_19_!c?(?,?)",
                                "name": "internal_busy",
                                "display_name": "bool internal_busy"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 452,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 427,
                                    "column": 0
                                },
                                "id": "VId_20_!c?(?,?)",
                                "name": "internal_done",
                                "display_name": "bool internal_done"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 453,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 413,
                                    "column": 0
                                },
                                "id": "VId_10_[?(?,384)].A0(0,32)",
                                "name": "states[*].state",
                                "display_name": "state_enum systolic_state_t::state"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 433,
                                        "column": 27
                                    },
                                    "exec_count": 4
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 414,
                                    "column": 0
                                },
                                "id": "VId_11_[?(?,8)]",
                                "name": "done_array[*]",
                                "display_name": "bool done_array[4]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 435,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 413,
                                    "column": 0
                                },
                                "id": "VId_10_[?(?,384)].A3(96,288)[?(?,32)]",
                                "name": "states[*].partial_sum[*]",
                                "display_name": "acc_t systolic_state_t::partial_sum[9]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 192,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 408,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,32)]",
                                "name": "A[*]",
                                "display_name": "data_t A[36]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 144,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 409,
                                    "column": 0
                                },
                                "id": "VId_8_[?(?,32)]",
                                "name": "B[*]",
                                "display_name": "data_t B[36]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 144,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 410,
                                    "column": 0
                                },
                                "id": "VId_9_[?(?,32)]",
                                "name": "C[*]",
                                "display_name": "acc_t C[36]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 144,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 70
                },
                "subregions": [
                    {
                        "id": "%F713_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 431,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 461,
                                "column": 13
                            }
                        }
                    },
                    {
                        "id": "%F713_R17",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 56,
                            "max": 56
                        },
                        "ii": {
                            "min": 14,
                            "max": 14
                        },
                        "effective_tc": {
                            "min": 4,
                            "max": 4
                        },
                        "tc": {
                            "min": 4,
                            "max": 4
                        },
                        "ureg_id": "%L27",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 431,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 442,
                                "column": 9
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "done_array",
                                    "display_name": "done_array",
                                    "id": "11",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 414,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    },
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 9,
                            "max": 9
                        },
                        "ii": {
                            "min": 1,
                            "max": 1
                        },
                        "effective_tc": {
                            "min": 9,
                            "max": 9
                        },
                        "tc": {
                            "min": 9,
                            "max": 9
                        },
                        "ureg_id": "%L28",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 436,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 441,
                                "column": 13
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "A",
                                    "display_name": "A",
                                    "id": "7",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 408,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "B",
                                    "display_name": "B",
                                    "id": "8",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 409,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 2,
                                    "max": 2
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "C",
                                    "display_name": "C",
                                    "id": "9",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 410,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "states",
                                    "display_name": "states",
                                    "id": "10",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 413,
                                        "column": 0
                                    }
                                }
                            }
                        ]
                    }
                ]
            },
            "5": {
                "id": "5",
                "name": "Region<OutlineCall(R4 systolic_top_uart_4parallel) BB 'codeRepl2' [Switch,Atomic] 'Outline_T5_F703_R31_Call'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 468,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 468,
                        "column": 51
                    }
                },
                "display_name": "Process 3",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1934_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1938_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 363,
                                    "column": 0
                                },
                                "id": "VId_1667_!c?(?,?)",
                                "name": "tx_in",
                                "display_name": "bool tx_in"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 5
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 420,
                                    "column": 0
                                },
                                "id": "VId_15_!c?(?,?)",
                                "name": "rx_valid",
                                "display_name": "bool rx_valid"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 270,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 298,
                                        "column": 25
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 417,
                                    "column": 0
                                },
                                "id": "VId_12_.A0(0,8)",
                                "name": "rx_st.active",
                                "display_name": "bool UartRxState::active"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 277,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 296,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 280,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 417,
                                    "column": 0
                                },
                                "id": "VId_12_.A2(64,32)",
                                "name": "rx_st.sample_count",
                                "display_name": "unsigned int UartRxState::sample_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 285,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 285,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 293,
                                        "column": 28
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 417,
                                    "column": 0
                                },
                                "id": "VId_12_.A1(32,32)",
                                "name": "rx_st.bitcount",
                                "display_name": "unsigned int UartRxState::bitcount"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 287,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 294,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 294,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 281,
                                        "column": 43
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 417,
                                    "column": 0
                                },
                                "id": "VId_12_.A3(96,8)",
                                "name": "rx_st.shift_reg",
                                "display_name": "unsigned char UartRxState::shift_reg"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 289,
                                        "column": 57
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 297,
                                        "column": 28
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 289,
                                        "column": 29
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 419,
                                    "column": 0
                                },
                                "id": "VId_14_!c?(?,?)",
                                "name": "rx_data",
                                "display_name": "unsigned int rx_data"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 297,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 14
                },
                "subregions": [
                    {
                        "id": "%F714_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 468,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 468,
                                "column": 51
                            }
                        }
                    },
                    {
                        "id": "%F714_R4",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F704",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 468,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 468,
                                "column": 51
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 12,
                            "max": 12
                        },
                        "ureg_id": "%F704",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 468,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 468,
                                "column": 51
                            }
                        }
                    }
                ]
            },
            "6": {
                "id": "6",
                "name": "Region<OutlineCall(R5 systolic_top_uart_4parallel) BB 'codeRepl4' [Switch,Atomic] 'Outline_T6_F703_R32_Call'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 471,
                        "column": 5
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 471,
                        "column": 54
                    }
                },
                "display_name": "Process 4",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1938_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 0,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 370,
                                    "column": 0
                                },
                                "id": "VId_1672_*0(0,8)arg",
                                "name": "rx_out",
                                "display_name": "bool &rx_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 349,
                                        "column": 11
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 10
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1942_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A4(104,8)",
                                "name": "tx_st.tx_out",
                                "display_name": "bool UartTxState::tx_out"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 349,
                                        "column": 15
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 324,
                                        "column": 22
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 335,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 13,
                                                "end": 14,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 337,
                                        "column": 23
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A0(0,8)",
                                "name": "tx_st.active",
                                "display_name": "bool UartTxState::active"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 315,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 342,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A5(112,8)",
                                "name": "tx_st.data_latched",
                                "display_name": "bool UartTxState::data_latched"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 325,
                                        "column": 28
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 343,
                                        "column": 32
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A2(64,32)",
                                "name": "tx_st.sample_count",
                                "display_name": "unsigned int UartTxState::sample_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 329,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 329,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 8,
                                                "end": 12,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 331,
                                        "column": 28
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A1(32,32)",
                                "name": "tx_st.bitcount",
                                "display_name": "unsigned int UartTxState::bitcount"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 332,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 332,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 4,
                                                "end": 8,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 342,
                                        "column": 45
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A3(96,8)",
                                "name": "tx_st.shift_reg",
                                "display_name": "unsigned char UartTxState::shift_reg"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 334,
                                        "column": 28
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 12,
                                                "end": 13,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 336,
                                        "column": 29
                                    },
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 12
                },
                "subregions": [
                    {
                        "id": "%F715_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 471,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 471,
                                "column": 54
                            }
                        }
                    },
                    {
                        "id": "%F715_R5",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F705",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 471,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 471,
                                "column": 54
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 9,
                            "max": 9
                        },
                        "ureg_id": "%F705",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 471,
                                "column": 5
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 471,
                                "column": 54
                            }
                        }
                    }
                ]
            },
            "7": {
                "id": "7",
                "name": "Region<OutlineCall(R6 systolic_top_uart_4parallel) BB 'codeRepl6' [Switch,Atomic] 'Outline_T7_F703_R33_Switch'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 474,
                        "column": 12
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 543,
                        "column": 30
                    }
                },
                "display_name": "Process 5",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1942_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 400,
                                    "column": 0
                                },
                                "id": "VId_1923_!c?(?,?)",
                                "name": "opcode",
                                "display_name": "opcode_t opcode"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "access_type": "i8",
                                    "access_bit_width": 8,
                                    "exec_count": 4
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1947_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 362,
                                    "column": 0
                                },
                                "id": "VId_1666_!c?(?,?)",
                                "name": "start_in",
                                "display_name": "bool start_in"
                            },
                            "reads": [
                                {
                                    "access_kind": "SSA",
                                    "range": {
                                        "is_exact": true,
                                        "is_empty": false
                                    },
                                    "instr": "call",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "SSA",
                            "has_alias": false,
                            "arg_idx": 4
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 423,
                                    "column": 0
                                },
                                "id": "VId_16_!c?(?,?)",
                                "name": "fsm_state",
                                "display_name": "<unknown> fsm_state"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 474,
                                        "column": 12
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 492,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 477,
                                        "column": 22
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 504,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 526,
                                        "column": 22
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 541,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 420,
                                    "column": 0
                                },
                                "id": "VId_15_!c?(?,?)",
                                "name": "rx_valid",
                                "display_name": "bool rx_valid"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 486,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 498,
                                        "column": 12
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 419,
                                    "column": 0
                                },
                                "id": "VId_14_!c?(?,?)",
                                "name": "rx_data",
                                "display_name": "unsigned int rx_data"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 487,
                                        "column": 51
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 499,
                                        "column": 51
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 424,
                                    "column": 0
                                },
                                "id": "VId_17_!c?(?,?)",
                                "name": "load_count",
                                "display_name": "unsigned int load_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 487,
                                        "column": 15
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 499,
                                        "column": 15
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 489,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 491,
                                        "column": 27
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 478,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 501,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 503,
                                        "column": 27
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 408,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,32)]",
                                "name": "A[*]",
                                "display_name": "data_t A[36]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 426,
                                    "column": 0
                                },
                                "id": "VId_19_!c?(?,?)",
                                "name": "internal_busy",
                                "display_name": "bool internal_busy"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 479,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 542,
                                        "column": 30
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 427,
                                    "column": 0
                                },
                                "id": "VId_20_!c?(?,?)",
                                "name": "internal_done",
                                "display_name": "bool internal_done"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 480,
                                        "column": 26
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 543,
                                        "column": 30
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 409,
                                    "column": 0
                                },
                                "id": "VId_8_[?(?,32)]",
                                "name": "B[*]",
                                "display_name": "data_t B[36]"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 23,
                                    "column": 0
                                },
                                "id": "VId_6_!c?(?,?)",
                                "name": "LR",
                                "display_name": "const acc_t LR"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 408,
                                    "column": 0
                                },
                                "id": "VId_7_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                                "name": "A[*].V",
                                "display_name": "_BitInt ssdm_int<32, true>::V"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 12
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 197,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 409,
                                    "column": 0
                                },
                                "id": "VId_8_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                                "name": "B[*].V",
                                "display_name": "_BitInt ssdm_int<32, true>::V"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 142,
                                        "column": 51
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 197,
                                        "column": 41
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 410,
                                    "column": 0
                                },
                                "id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                                "name": "C[*].V.VAL",
                                "display_name": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 68,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 185,
                                        "column": 26
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 32
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 211,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 226,
                                        "column": 24
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 32
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 32
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 32
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 32
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 414,
                                    "column": 0
                                },
                                "id": "VId_11_[?(?,8)]",
                                "name": "done_array[*]",
                                "display_name": "bool done_array[4]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 522,
                                        "column": 25
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 238,
                                        "column": 13
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 115,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 413,
                                    "column": 0
                                },
                                "id": "VId_10_[?(?,384)].A0(0,32)",
                                "name": "states[*].state",
                                "display_name": "state_enum systolic_state_t::state"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 113,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 240,
                                        "column": 20
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 120,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 128,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 147,
                                        "column": 29
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 413,
                                    "column": 0
                                },
                                "id": "VId_10_[?(?,384)].A2(64,8)",
                                "name": "states[*].busy",
                                "display_name": "bool systolic_state_t::busy"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 116,
                                        "column": 29
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 239,
                                        "column": 19
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 117,
                                        "column": 24
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 4
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 413,
                                    "column": 0
                                },
                                "id": "VId_10_[?(?,384)].A1(32,32)",
                                "name": "states[*].k",
                                "display_name": "int systolic_state_t::k"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 135,
                                        "column": 19
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 121,
                                        "column": 25
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 145,
                                        "column": 20
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 4
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 413,
                                    "column": 0
                                },
                                "id": "VId_10_[?(?,384)].A3(96,288)[?(?,32)]",
                                "name": "states[*].partial_sum[*]",
                                "display_name": "acc_t systolic_state_t::partial_sum[9]"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 141,
                                        "column": 48
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 141,
                                        "column": 48
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 36
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 425,
                                    "column": 0
                                },
                                "id": "VId_18_!c?(?,?)",
                                "name": "send_count",
                                "display_name": "unsigned int send_count"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 535,
                                        "column": 51
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 527,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                },
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 4,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 539,
                                        "column": 23
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A0(0,8)",
                                "name": "tx_st.active",
                                "display_name": "bool UartTxState::active"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 534,
                                        "column": 19
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 418,
                                    "column": 0
                                },
                                "id": "VId_13_.A5(112,8)",
                                "name": "tx_st.data_latched",
                                "display_name": "bool UartTxState::data_latched"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 14,
                                                "end": 15,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 534,
                                        "column": 36
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 410,
                                    "column": 0
                                },
                                "id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)",
                                "name": "C[*].V.VAL",
                                "display_name": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "is_exact": false,
                                        "is_empty": false
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 535,
                                        "column": 48
                                    },
                                    "access_type": "i32",
                                    "access_bit_width": 32,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 11762
                },
                "subregions": [
                    {
                        "id": "%F716_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 474,
                                "column": 12
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 543,
                                "column": 30
                            }
                        }
                    },
                    {
                        "id": "%F716_R53",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": [
                    {
                        "id": "%F706",
                        "region_type": "Function",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 517,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 521,
                                "column": 34
                            }
                        }
                    }
                ],
                "guidance": [
                    {
                        "type": "LoopGuidance",
                        "ti": {
                            "min": 11752,
                            "max": 11752
                        },
                        "ii": {
                            "min": 2938,
                            "max": 2938
                        },
                        "effective_tc": {
                            "min": 4,
                            "max": 4
                        },
                        "tc": {
                            "min": 4,
                            "max": 4
                        },
                        "ureg_id": "%L29",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 515,
                                "column": 9
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 524,
                                "column": 9
                            }
                        },
                        "details": [
                            {
                                "type": "MemPortContention",
                                "available_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "required_ports": {
                                    "min": 1,
                                    "max": 1
                                },
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variable": {
                                    "name": "done_array",
                                    "display_name": "done_array",
                                    "id": "11",
                                    "location": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 414,
                                        "column": 0
                                    }
                                }
                            },
                            {
                                "type": "CyclicDependence",
                                "ii_lower_bound": {
                                    "min": 1,
                                    "max": 1
                                },
                                "variables": [
                                    {
                                        "name": "all_done [phi]",
                                        "id": "<unknown>"
                                    },
                                    {
                                        "name": "and1 [and]",
                                        "id": "<unknown>",
                                        "location": {
                                            "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                            "line": 522,
                                            "column": 22
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "CallGuidance",
                        "ti": {
                            "min": 2938,
                            "max": 2938
                        },
                        "ureg_id": "%F706",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 517,
                                "column": 13
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 521,
                                "column": 34
                            }
                        }
                    }
                ]
            },
            "8": {
                "id": "8",
                "name": "Region<OutlineCall(R7 systolic_top_uart_4parallel) BB 'codeRepl8' [Switch,Atomic] 'Outline_T8_F703_R92_Atomic'>",
                "src_range": {
                    "start_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 551,
                        "column": 14
                    },
                    "end_loc": {
                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                        "line": 555,
                        "column": 57
                    }
                },
                "display_name": "Process 6",
                "io_signatures": {
                    "has_unresolved_accesses": false,
                    "accesses": [
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 0,
                                    "column": 0
                                },
                                "id": "VId_1947_!c?(?,?)",
                                "name": "{Return Token}",
                                "display_name": "<unknown> {Return Token}"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": true
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 4294967295,
                                        "column": 0
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 368,
                                    "column": 0
                                },
                                "id": "VId_1670_*0(0,8)arg",
                                "name": "done_out",
                                "display_name": "bool &done_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 551,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 8
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 369,
                                    "column": 0
                                },
                                "id": "VId_1671_*0(0,8)arg",
                                "name": "busy_out",
                                "display_name": "bool &busy_out"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 552,
                                        "column": 14
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 9
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 371,
                                    "column": 0
                                },
                                "id": "VId_1673_*0(0,8)arg",
                                "name": "out4",
                                "display_name": "bool &out4"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 555,
                                        "column": 9
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 11
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 372,
                                    "column": 0
                                },
                                "id": "VId_1674_*0(0,8)arg",
                                "name": "out5",
                                "display_name": "bool &out5"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 555,
                                        "column": 21
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 12
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 373,
                                    "column": 0
                                },
                                "id": "VId_1675_*0(0,8)arg",
                                "name": "out6",
                                "display_name": "bool &out6"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 555,
                                        "column": 33
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 13
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 374,
                                    "column": 0
                                },
                                "id": "VId_1676_*0(0,8)arg",
                                "name": "out7",
                                "display_name": "bool &out7"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 555,
                                        "column": 45
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 14
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 375,
                                    "column": 0
                                },
                                "id": "VId_1677_*0(0,8)arg",
                                "name": "out8",
                                "display_name": "bool &out8"
                            },
                            "reads": [],
                            "writes": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "store",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 555,
                                        "column": 57
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "kind": "Ptr",
                            "has_alias": false,
                            "arg_idx": 15
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 427,
                                    "column": 0
                                },
                                "id": "VId_20_!c?(?,?)",
                                "name": "internal_done",
                                "display_name": "bool internal_done"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 551,
                                        "column": 16
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        },
                        {
                            "variable": {
                                "location": {
                                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                    "line": 426,
                                    "column": 0
                                },
                                "id": "VId_19_!c?(?,?)",
                                "name": "internal_busy",
                                "display_name": "bool internal_busy"
                            },
                            "reads": [
                                {
                                    "access_kind": "Ptr",
                                    "range": {
                                        "ranges": [
                                            {
                                                "start": 0,
                                                "end": 1,
                                                "is_exact": false
                                            }
                                        ]
                                    },
                                    "instr": "load",
                                    "src_loc": {
                                        "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                        "line": 552,
                                        "column": 16
                                    },
                                    "access_type": "i1",
                                    "access_bit_width": 1,
                                    "exec_count": 1
                                }
                            ],
                            "writes": [],
                            "kind": "Ptr",
                            "has_alias": false
                        }
                    ]
                },
                "metrics": {
                    "initiation_interval": 3
                },
                "subregions": [
                    {
                        "id": "%F717_R1",
                        "description": "<switch>",
                        "src_range": {
                            "start_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 551,
                                "column": 14
                            },
                            "end_loc": {
                                "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                                "line": 555,
                                "column": 57
                            }
                        }
                    },
                    {
                        "id": "%F717_R4",
                        "description": "<function exit>"
                    }
                ],
                "subdataflow": []
            }
        },
        "channels": {
            "opcode_in0_RAW_1_3_#0": {
                "name": "opcode_in0_RAW_1_3_#0",
                "variable_id": "VId_1662_!c?(?,?)",
                "variable_name": "opcode_in0",
                "declaration": "bool opcode_in0",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 358,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_in1_RAW_1_3_#1": {
                "name": "opcode_in1_RAW_1_3_#1",
                "variable_id": "VId_1663_!c?(?,?)",
                "variable_name": "opcode_in1",
                "declaration": "bool opcode_in1",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 359,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_in2_RAW_1_3_#2": {
                "name": "opcode_in2_RAW_1_3_#2",
                "variable_id": "VId_1664_!c?(?,?)",
                "variable_name": "opcode_in2",
                "declaration": "bool opcode_in2",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 360,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "1",
                "sink": "3"
            },
            "opcode_in3_RAW_1_3_#3": {
                "name": "opcode_in3_RAW_1_3_#3",
                "variable_id": "VId_1665_!c?(?,?)",
                "variable_name": "opcode_in3",
                "declaration": "bool opcode_in3",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 361,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "1",
                "sink": "3"
            },
            "rst_in_RAW_1_4_#4": {
                "name": "rst_in_RAW_1_4_#4",
                "variable_id": "VId_1669_!c?(?,?)",
                "variable_name": "rst_in",
                "declaration": "bool rst_in",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 365,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "1",
                "sink": "4"
            },
            "A[*].V_WAW_1_4_#5": {
                "name": "A[*].V_WAW_1_4_#5",
                "variable_id": "VId_7_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "A[*].V",
                "declaration": "_BitInt ssdm_int<32, true>::V",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 408,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "B[*].V_WAW_1_4_#6": {
                "name": "B[*].V_WAW_1_4_#6",
                "variable_id": "VId_8_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "B[*].V",
                "declaration": "_BitInt ssdm_int<32, true>::V",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 409,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "C[*].V.VAL_WAW_1_4_#7": {
                "name": "C[*].V.VAL_WAW_1_4_#7",
                "variable_id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)",
                "variable_name": "C[*].V.VAL",
                "declaration": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 410,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "states[*].state_WAW_1_4_#8": {
                "name": "states[*].state_WAW_1_4_#8",
                "variable_id": "VId_10_[?(?,384)].A0(0,32)",
                "variable_name": "states[*].state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 353,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "states[*].partial_sum[*]_WAW_1_4_#9": {
                "name": "states[*].partial_sum[*]_WAW_1_4_#9",
                "variable_id": "VId_10_[?(?,384)].A3(96,288)[?(?,32)]",
                "variable_name": "states[*].partial_sum[*]",
                "declaration": "acc_t systolic_state_t::partial_sum[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 353,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "done_array[*]_WAW_1_4_#10": {
                "name": "done_array[*]_WAW_1_4_#10",
                "variable_id": "VId_11_[?(?,8)]",
                "variable_name": "done_array[*]",
                "declaration": "bool done_array[4]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 414,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_st.active_WAW_1_4_#11": {
                "name": "rx_st.active_WAW_1_4_#11",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 73,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_st.bitcount_WAW_1_4_#12": {
                "name": "rx_st.bitcount_WAW_1_4_#12",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 73,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.active_WAW_1_4_#13": {
                "name": "tx_st.active_WAW_1_4_#13",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.bitcount_WAW_1_4_#14": {
                "name": "tx_st.bitcount_WAW_1_4_#14",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.tx_out_WAW_1_4_#15": {
                "name": "tx_st.tx_out_WAW_1_4_#15",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_st.data_latched_WAW_1_4_#16": {
                "name": "tx_st.data_latched_WAW_1_4_#16",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_data_WAW_1_4_#17": {
                "name": "rx_data_WAW_1_4_#17",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 419,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "rx_valid_WAW_1_4_#18": {
                "name": "rx_valid_WAW_1_4_#18",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 420,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "fsm_state_WAW_1_4_#19": {
                "name": "fsm_state_WAW_1_4_#19",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 423,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "load_count_WAW_1_4_#20": {
                "name": "load_count_WAW_1_4_#20",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 424,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "send_count_WAW_1_4_#21": {
                "name": "send_count_WAW_1_4_#21",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 425,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "internal_busy_WAW_1_4_#22": {
                "name": "internal_busy_WAW_1_4_#22",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 426,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "internal_done_WAW_1_4_#23": {
                "name": "internal_done_WAW_1_4_#23",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 427,
                    "column": 0
                },
                "source": "1",
                "sink": "4"
            },
            "tx_in_RAW_1_5_#24": {
                "name": "tx_in_RAW_1_5_#24",
                "variable_id": "VId_1667_!c?(?,?)",
                "variable_name": "tx_in",
                "declaration": "bool tx_in",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 363,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "1",
                "sink": "5"
            },
            "{Return Token}_RAW_4_5_#25": {
                "name": "{Return Token}_RAW_4_5_#25",
                "variable_id": "VId_1934_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.active_RAW_4_5_#26": {
                "name": "rx_st.active_RAW_4_5_#26",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.bitcount_RAW_4_5_#27": {
                "name": "rx_st.bitcount_RAW_4_5_#27",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 5.4412514878422035E-3
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.sample_count_RAW_1_5_#28": {
                "name": "rx_st.sample_count_RAW_1_5_#28",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "1",
                "sink": "5"
            },
            "rx_st.shift_reg_RAW_1_5_#29": {
                "name": "rx_st.shift_reg_RAW_1_5_#29",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 16,
                    "channel_rate": 1.3603128719605509E-3
                },
                "source": "1",
                "sink": "5"
            },
            "rx_st.active_WAW_4_5_#30": {
                "name": "rx_st.active_WAW_4_5_#30",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.bitcount_WAW_4_5_#31": {
                "name": "rx_st.bitcount_WAW_4_5_#31",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "rx_st.sample_count_WAW_1_5_#32": {
                "name": "rx_st.sample_count_WAW_1_5_#32",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "1",
                "sink": "5"
            },
            "rx_st.shift_reg_WAW_1_5_#33": {
                "name": "rx_st.shift_reg_WAW_1_5_#33",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "1",
                "sink": "5"
            },
            "rx_data_WAW_4_5_#34": {
                "name": "rx_data_WAW_4_5_#34",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 419,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "rx_valid_WAW_4_5_#35": {
                "name": "rx_valid_WAW_4_5_#35",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 420,
                    "column": 0
                },
                "source": "4",
                "sink": "5"
            },
            "{Return Token}_RAW_5_6_#36": {
                "name": "{Return Token}_RAW_5_6_#36",
                "variable_id": "VId_1938_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "5",
                "sink": "6"
            },
            "tx_st.active_RAW_4_6_#37": {
                "name": "tx_st.active_RAW_4_6_#37",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.bitcount_RAW_4_6_#38": {
                "name": "tx_st.bitcount_RAW_4_6_#38",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.sample_count_RAW_1_6_#39": {
                "name": "tx_st.sample_count_RAW_1_6_#39",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.shift_reg_RAW_1_6_#40": {
                "name": "tx_st.shift_reg_RAW_1_6_#40",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 6.801564359802754E-4
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.tx_out_RAW_4_6_#41": {
                "name": "tx_st.tx_out_RAW_4_6_#41",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "4",
                "sink": "6"
            },
            "rx_out_WAW_4_6_#42": {
                "name": "rx_out_WAW_4_6_#42",
                "variable_id": "VId_1672_*0(0,8)arg",
                "variable_name": "rx_out",
                "declaration": "bool &rx_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 370,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.active_WAW_4_6_#43": {
                "name": "tx_st.active_WAW_4_6_#43",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.bitcount_WAW_4_6_#44": {
                "name": "tx_st.bitcount_WAW_4_6_#44",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.sample_count_WAW_1_6_#45": {
                "name": "tx_st.sample_count_WAW_1_6_#45",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.shift_reg_WAW_1_6_#46": {
                "name": "tx_st.shift_reg_WAW_1_6_#46",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "1",
                "sink": "6"
            },
            "tx_st.tx_out_WAW_4_6_#47": {
                "name": "tx_st.tx_out_WAW_4_6_#47",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "tx_st.data_latched_WAW_4_6_#48": {
                "name": "tx_st.data_latched_WAW_4_6_#48",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "4",
                "sink": "6"
            },
            "start_in_RAW_1_7_#49": {
                "name": "start_in_RAW_1_7_#49",
                "variable_id": "VId_1666_!c?(?,?)",
                "variable_name": "start_in",
                "declaration": "bool start_in",
                "kind": "SSA",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 362,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "1",
                "sink": "7"
            },
            "{Return Token}_RAW_6_7_#50": {
                "name": "{Return Token}_RAW_6_7_#50",
                "variable_id": "VId_1942_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "6",
                "sink": "7"
            },
            "opcode_RAW_3_7_#51": {
                "name": "opcode_RAW_3_7_#51",
                "variable_id": "VId_1923_!c?(?,?)",
                "variable_name": "opcode",
                "declaration": "opcode_t opcode",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 400,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "3",
                "sink": "7"
            },
            "LR_RAW_1_7_#52": {
                "name": "LR_RAW_1_7_#52",
                "variable_id": "VId_6_!c?(?,?)",
                "variable_name": "LR",
                "declaration": "const acc_t LR",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 23,
                    "column": 0
                },
                "metrics": {
                    "volume": 128,
                    "channel_rate": 1.0882502975684407E-2
                },
                "source": "1",
                "sink": "7"
            },
            "A[*].V_RAW_4_7_#53": {
                "name": "A[*].V_RAW_4_7_#53",
                "variable_id": "VId_7_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "A[*].V",
                "declaration": "_BitInt ssdm_int<32, true>::V",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 408,
                    "column": 0
                },
                "metrics": {
                    "volume": 1536,
                    "channel_rate": 1.305900357082129E-1
                },
                "source": "4",
                "sink": "7"
            },
            "B[*].V_RAW_4_7_#54": {
                "name": "B[*].V_RAW_4_7_#54",
                "variable_id": "VId_8_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "B[*].V",
                "declaration": "_BitInt ssdm_int<32, true>::V",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 409,
                    "column": 0
                },
                "metrics": {
                    "volume": 2304,
                    "channel_rate": 1.9588505356231933E-1
                },
                "source": "4",
                "sink": "7"
            },
            "C[*].V.VAL_RAW_4_7_#55": {
                "name": "C[*].V.VAL_RAW_4_7_#55",
                "variable_id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)",
                "variable_name": "C[*].V.VAL",
                "declaration": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 410,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "4",
                "sink": "7"
            },
            "states[*].state_RAW_4_7_#56": {
                "name": "states[*].state_RAW_4_7_#56",
                "variable_id": "VId_10_[?(?,384)].A0(0,32)",
                "variable_name": "states[*].state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 128,
                    "channel_rate": 1.0882502975684407E-2
                },
                "source": "4",
                "sink": "7"
            },
            "states[*].k_RAW_1_7_#57": {
                "name": "states[*].k_RAW_1_7_#57",
                "variable_id": "VId_10_[?(?,384)].A1(32,32)",
                "variable_name": "states[*].k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 128,
                    "channel_rate": 1.0882502975684407E-2
                },
                "source": "1",
                "sink": "7"
            },
            "states[*].busy_RAW_1_7_#58": {
                "name": "states[*].busy_RAW_1_7_#58",
                "variable_id": "VId_10_[?(?,384)].A2(64,8)",
                "variable_name": "states[*].busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 4,
                    "channel_rate": 3.400782179901377E-4
                },
                "source": "1",
                "sink": "7"
            },
            "states[*].partial_sum[*]_RAW_4_7_#59": {
                "name": "states[*].partial_sum[*]_RAW_4_7_#59",
                "variable_id": "VId_10_[?(?,384)].A3(96,288)[?(?,32)]",
                "variable_name": "states[*].partial_sum[*]",
                "declaration": "acc_t systolic_state_t::partial_sum[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 2304,
                    "channel_rate": 1.9588505356231933E-1
                },
                "source": "4",
                "sink": "7"
            },
            "done_array[*]_RAW_4_7_#60": {
                "name": "done_array[*]_RAW_4_7_#60",
                "variable_id": "VId_11_[?(?,8)]",
                "variable_name": "done_array[*]",
                "declaration": "bool done_array[4]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 414,
                    "column": 0
                },
                "metrics": {
                    "volume": 4,
                    "channel_rate": 3.400782179901377E-4
                },
                "source": "4",
                "sink": "7"
            },
            "tx_st.active_RAW_6_7_#61": {
                "name": "tx_st.active_RAW_6_7_#61",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "6",
                "sink": "7"
            },
            "tx_st.data_latched_RAW_6_7_#62": {
                "name": "tx_st.data_latched_RAW_6_7_#62",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "6",
                "sink": "7"
            },
            "rx_data_RAW_5_7_#63": {
                "name": "rx_data_RAW_5_7_#63",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 419,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 5.4412514878422035E-3
                },
                "source": "5",
                "sink": "7"
            },
            "rx_valid_RAW_5_7_#64": {
                "name": "rx_valid_RAW_5_7_#64",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 420,
                    "column": 0
                },
                "metrics": {
                    "volume": 2,
                    "channel_rate": 1.7003910899506886E-4
                },
                "source": "5",
                "sink": "7"
            },
            "fsm_state_RAW_4_7_#65": {
                "name": "fsm_state_RAW_4_7_#65",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 423,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "4",
                "sink": "7"
            },
            "load_count_RAW_4_7_#66": {
                "name": "load_count_RAW_4_7_#66",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 424,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 5.4412514878422035E-3
                },
                "source": "4",
                "sink": "7"
            },
            "send_count_RAW_4_7_#67": {
                "name": "send_count_RAW_4_7_#67",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 425,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "4",
                "sink": "7"
            },
            "A[*]_WAW_4_7_#68": {
                "name": "A[*]_WAW_4_7_#68",
                "variable_id": "VId_7_[?(?,32)]",
                "variable_name": "A[*]",
                "declaration": "data_t A[36]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 408,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "B[*]_WAW_4_7_#69": {
                "name": "B[*]_WAW_4_7_#69",
                "variable_id": "VId_8_[?(?,32)]",
                "variable_name": "B[*]",
                "declaration": "data_t B[36]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 409,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "C[*].V.VAL_WAW_4_7_#70": {
                "name": "C[*].V.VAL_WAW_4_7_#70",
                "variable_id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "C[*].V.VAL",
                "declaration": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 410,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "states[*].state_WAW_4_7_#71": {
                "name": "states[*].state_WAW_4_7_#71",
                "variable_id": "VId_10_[?(?,384)].A0(0,32)",
                "variable_name": "states[*].state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "states[*].k_WAW_1_7_#72": {
                "name": "states[*].k_WAW_1_7_#72",
                "variable_id": "VId_10_[?(?,384)].A1(32,32)",
                "variable_name": "states[*].k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "1",
                "sink": "7"
            },
            "states[*].busy_WAW_1_7_#73": {
                "name": "states[*].busy_WAW_1_7_#73",
                "variable_id": "VId_10_[?(?,384)].A2(64,8)",
                "variable_name": "states[*].busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "1",
                "sink": "7"
            },
            "states[*].partial_sum[*]_WAW_4_7_#74": {
                "name": "states[*].partial_sum[*]_WAW_4_7_#74",
                "variable_id": "VId_10_[?(?,384)].A3(96,288)[?(?,32)]",
                "variable_name": "states[*].partial_sum[*]",
                "declaration": "acc_t systolic_state_t::partial_sum[9]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "done_array[*]_WAW_4_7_#75": {
                "name": "done_array[*]_WAW_4_7_#75",
                "variable_id": "VId_11_[?(?,8)]",
                "variable_name": "done_array[*]",
                "declaration": "bool done_array[4]",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 414,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "fsm_state_WAW_4_7_#76": {
                "name": "fsm_state_WAW_4_7_#76",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 423,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "load_count_WAW_4_7_#77": {
                "name": "load_count_WAW_4_7_#77",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 424,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "send_count_WAW_4_7_#78": {
                "name": "send_count_WAW_4_7_#78",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 425,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "internal_busy_WAW_4_7_#79": {
                "name": "internal_busy_WAW_4_7_#79",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 426,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "internal_done_WAW_4_7_#80": {
                "name": "internal_done_WAW_4_7_#80",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 427,
                    "column": 0
                },
                "source": "4",
                "sink": "7"
            },
            "tx_st.active_RAR_6_7_#81": {
                "name": "tx_st.active_RAR_6_7_#81",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "6",
                "sink": "7"
            },
            "{Return Token}_RAW_7_8_#82": {
                "name": "{Return Token}_RAW_7_8_#82",
                "variable_id": "VId_1947_!c?(?,?)",
                "variable_name": "{Return Token}",
                "declaration": "<unknown> {Return Token}",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 0,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "7",
                "sink": "8"
            },
            "internal_busy_RAW_7_8_#83": {
                "name": "internal_busy_RAW_7_8_#83",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 426,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "7",
                "sink": "8"
            },
            "internal_done_RAW_7_8_#84": {
                "name": "internal_done_RAW_7_8_#84",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 427,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "7",
                "sink": "8"
            },
            "done_out_WAW_4_8_#85": {
                "name": "done_out_WAW_4_8_#85",
                "variable_id": "VId_1670_*0(0,8)arg",
                "variable_name": "done_out",
                "declaration": "bool &done_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 368,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "busy_out_WAW_4_8_#86": {
                "name": "busy_out_WAW_4_8_#86",
                "variable_id": "VId_1671_*0(0,8)arg",
                "variable_name": "busy_out",
                "declaration": "bool &busy_out",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 369,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out4_WAW_4_8_#87": {
                "name": "out4_WAW_4_8_#87",
                "variable_id": "VId_1673_*0(0,8)arg",
                "variable_name": "out4",
                "declaration": "bool &out4",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 371,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out5_WAW_4_8_#88": {
                "name": "out5_WAW_4_8_#88",
                "variable_id": "VId_1674_*0(0,8)arg",
                "variable_name": "out5",
                "declaration": "bool &out5",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 372,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out6_WAW_4_8_#89": {
                "name": "out6_WAW_4_8_#89",
                "variable_id": "VId_1675_*0(0,8)arg",
                "variable_name": "out6",
                "declaration": "bool &out6",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 373,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out7_WAW_4_8_#90": {
                "name": "out7_WAW_4_8_#90",
                "variable_id": "VId_1676_*0(0,8)arg",
                "variable_name": "out7",
                "declaration": "bool &out7",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 374,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "out8_WAW_4_8_#91": {
                "name": "out8_WAW_4_8_#91",
                "variable_id": "VId_1677_*0(0,8)arg",
                "variable_name": "out8",
                "declaration": "bool &out8",
                "kind": "Ptr",
                "dependence": "WAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 375,
                    "column": 0
                },
                "source": "4",
                "sink": "8"
            },
            "done_out_RAW_8_2_#92": {
                "name": "done_out_RAW_8_2_#92",
                "variable_id": "VId_1670_*0(0,8)arg",
                "variable_name": "done_out",
                "declaration": "bool &done_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 368,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "8",
                "sink": "2"
            },
            "busy_out_RAW_8_2_#93": {
                "name": "busy_out_RAW_8_2_#93",
                "variable_id": "VId_1671_*0(0,8)arg",
                "variable_name": "busy_out",
                "declaration": "bool &busy_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 369,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "8",
                "sink": "2"
            },
            "rx_out_RAW_6_2_#94": {
                "name": "rx_out_RAW_6_2_#94",
                "variable_id": "VId_1672_*0(0,8)arg",
                "variable_name": "rx_out",
                "declaration": "bool &rx_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 370,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "6",
                "sink": "2"
            },
            "out4_RAW_8_2_#95": {
                "name": "out4_RAW_8_2_#95",
                "variable_id": "VId_1673_*0(0,8)arg",
                "variable_name": "out4",
                "declaration": "bool &out4",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 371,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "8",
                "sink": "2"
            },
            "out5_RAW_8_2_#96": {
                "name": "out5_RAW_8_2_#96",
                "variable_id": "VId_1674_*0(0,8)arg",
                "variable_name": "out5",
                "declaration": "bool &out5",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 372,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "8",
                "sink": "2"
            },
            "out6_RAW_8_2_#97": {
                "name": "out6_RAW_8_2_#97",
                "variable_id": "VId_1675_*0(0,8)arg",
                "variable_name": "out6",
                "declaration": "bool &out6",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 373,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "8",
                "sink": "2"
            },
            "out7_RAW_8_2_#98": {
                "name": "out7_RAW_8_2_#98",
                "variable_id": "VId_1676_*0(0,8)arg",
                "variable_name": "out7",
                "declaration": "bool &out7",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 374,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "8",
                "sink": "2"
            },
            "out8_RAW_8_2_#99": {
                "name": "out8_RAW_8_2_#99",
                "variable_id": "VId_1677_*0(0,8)arg",
                "variable_name": "out8",
                "declaration": "bool &out8",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 375,
                    "column": 0
                },
                "metrics": {
                    "volume": 1,
                    "channel_rate": 8.501955449753443E-5
                },
                "source": "8",
                "sink": "2"
            },
            "A[*]_RAW_7_2_#100": {
                "name": "A[*]_RAW_7_2_#100",
                "variable_id": "VId_7_[?(?,32)]",
                "variable_name": "A[*]",
                "declaration": "data_t A[36]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 408,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "7",
                "sink": "2"
            },
            "B[*]_RAW_7_2_#101": {
                "name": "B[*]_RAW_7_2_#101",
                "variable_id": "VId_8_[?(?,32)]",
                "variable_name": "B[*]",
                "declaration": "data_t B[36]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 409,
                    "column": 0
                },
                "metrics": {
                    "volume": 32,
                    "channel_rate": 2.7206257439211018E-3
                },
                "source": "7",
                "sink": "2"
            },
            "C[*]_RAW_4_2_#102": {
                "name": "C[*]_RAW_4_2_#102",
                "variable_id": "VId_9_[?(?,32)]",
                "variable_name": "C[*]",
                "declaration": "acc_t C[36]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 410,
                    "column": 0
                },
                "metrics": {
                    "volume": 1152,
                    "channel_rate": 9.794252678115967E-2
                },
                "source": "4",
                "sink": "2"
            },
            "C[*].V.VAL_RAW_7_2_#103": {
                "name": "C[*].V.VAL_RAW_7_2_#103",
                "variable_id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "C[*].V.VAL",
                "declaration": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 410,
                    "column": 0
                },
                "metrics": {
                    "volume": 11520,
                    "channel_rate": 9.794252678115967E-1
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].state_RAW_7_2_#104": {
                "name": "states[*].state_RAW_7_2_#104",
                "variable_id": "VId_10_[?(?,384)].A0(0,32)",
                "variable_name": "states[*].state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 512,
                    "channel_rate": 4.353001190273763E-2
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].k_RAW_7_2_#105": {
                "name": "states[*].k_RAW_7_2_#105",
                "variable_id": "VId_10_[?(?,384)].A1(32,32)",
                "variable_name": "states[*].k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 256,
                    "channel_rate": 2.1765005951368814E-2
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].busy_RAW_7_2_#106": {
                "name": "states[*].busy_RAW_7_2_#106",
                "variable_id": "VId_10_[?(?,384)].A2(64,8)",
                "variable_name": "states[*].busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 6.801564359802754E-4
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].partial_sum[*]_RAW_7_2_#107": {
                "name": "states[*].partial_sum[*]_RAW_7_2_#107",
                "variable_id": "VId_10_[?(?,384)].A3(96,288)[?(?,32)]",
                "variable_name": "states[*].partial_sum[*]",
                "declaration": "acc_t systolic_state_t::partial_sum[9]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "metrics": {
                    "volume": 2304,
                    "channel_rate": 1.9588505356231933E-1
                },
                "source": "7",
                "sink": "2"
            },
            "done_array[*]_RAW_7_2_#108": {
                "name": "done_array[*]_RAW_7_2_#108",
                "variable_id": "VId_11_[?(?,8)]",
                "variable_name": "done_array[*]",
                "declaration": "bool done_array[4]",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 414,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 6.801564359802754E-4
                },
                "source": "7",
                "sink": "2"
            },
            "rx_st.active_RAW_5_2_#109": {
                "name": "rx_st.active_RAW_5_2_#109",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 2,
                    "channel_rate": 1.7003910899506886E-4
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.bitcount_RAW_5_2_#110": {
                "name": "rx_st.bitcount_RAW_5_2_#110",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 104,
                    "channel_rate": 8.842033667743582E-3
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.sample_count_RAW_5_2_#111": {
                "name": "rx_st.sample_count_RAW_5_2_#111",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 5.4412514878422035E-3
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.shift_reg_RAW_5_2_#112": {
                "name": "rx_st.shift_reg_RAW_5_2_#112",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 6.801564359802754E-4
                },
                "source": "5",
                "sink": "2"
            },
            "tx_st.bitcount_RAW_6_2_#113": {
                "name": "tx_st.bitcount_RAW_6_2_#113",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 5.4412514878422035E-3
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.sample_count_RAW_6_2_#114": {
                "name": "tx_st.sample_count_RAW_6_2_#114",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 5.4412514878422035E-3
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.shift_reg_RAW_6_2_#115": {
                "name": "tx_st.shift_reg_RAW_6_2_#115",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 8,
                    "channel_rate": 6.801564359802754E-4
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.tx_out_RAW_6_2_#116": {
                "name": "tx_st.tx_out_RAW_6_2_#116",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "metrics": {
                    "volume": 3,
                    "channel_rate": 2.550586634926033E-4
                },
                "source": "6",
                "sink": "2"
            },
            "fsm_state_RAW_7_2_#117": {
                "name": "fsm_state_RAW_7_2_#117",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 423,
                    "column": 0
                },
                "metrics": {
                    "volume": 160,
                    "channel_rate": 1.360312871960551E-2
                },
                "source": "7",
                "sink": "2"
            },
            "load_count_RAW_7_2_#118": {
                "name": "load_count_RAW_7_2_#118",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 424,
                    "column": 0
                },
                "metrics": {
                    "volume": 160,
                    "channel_rate": 1.360312871960551E-2
                },
                "source": "7",
                "sink": "2"
            },
            "send_count_RAW_7_2_#119": {
                "name": "send_count_RAW_7_2_#119",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "RAW",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 425,
                    "column": 0
                },
                "metrics": {
                    "volume": 64,
                    "channel_rate": 5.4412514878422035E-3
                },
                "source": "7",
                "sink": "2"
            },
            "A[*].V_RAR_7_2_#120": {
                "name": "A[*].V_RAR_7_2_#120",
                "variable_id": "VId_7_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "A[*].V",
                "declaration": "_BitInt ssdm_int<32, true>::V",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 408,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "B[*].V_RAR_7_2_#121": {
                "name": "B[*].V_RAR_7_2_#121",
                "variable_id": "VId_8_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)+?(?,32)",
                "variable_name": "B[*].V",
                "declaration": "_BitInt ssdm_int<32, true>::V",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 409,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "C[*].V.VAL_RAR_7_2_#122": {
                "name": "C[*].V.VAL_RAR_7_2_#122",
                "variable_id": "VId_9_[?(?,32)].A0(0,32).A0(0,32).A0(0,32)",
                "variable_name": "C[*].V.VAL",
                "declaration": "ValType ssdm_int_sim<32, true>::ap_private<32, true, true>::VAL",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 410,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].state_RAR_7_2_#123": {
                "name": "states[*].state_RAR_7_2_#123",
                "variable_id": "VId_10_[?(?,384)].A0(0,32)",
                "variable_name": "states[*].state",
                "declaration": "state_enum systolic_state_t::state",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].k_RAR_7_2_#124": {
                "name": "states[*].k_RAR_7_2_#124",
                "variable_id": "VId_10_[?(?,384)].A1(32,32)",
                "variable_name": "states[*].k",
                "declaration": "int systolic_state_t::k",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].busy_RAR_7_2_#125": {
                "name": "states[*].busy_RAR_7_2_#125",
                "variable_id": "VId_10_[?(?,384)].A2(64,8)",
                "variable_name": "states[*].busy",
                "declaration": "bool systolic_state_t::busy",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "states[*].partial_sum[*]_RAR_7_2_#126": {
                "name": "states[*].partial_sum[*]_RAR_7_2_#126",
                "variable_id": "VId_10_[?(?,384)].A3(96,288)[?(?,32)]",
                "variable_name": "states[*].partial_sum[*]",
                "declaration": "acc_t systolic_state_t::partial_sum[9]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 413,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "done_array[*]_RAR_7_2_#127": {
                "name": "done_array[*]_RAR_7_2_#127",
                "variable_id": "VId_11_[?(?,8)]",
                "variable_name": "done_array[*]",
                "declaration": "bool done_array[4]",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 414,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "rx_st.active_RAR_5_2_#128": {
                "name": "rx_st.active_RAR_5_2_#128",
                "variable_id": "VId_12_.A0(0,8)",
                "variable_name": "rx_st.active",
                "declaration": "bool UartRxState::active",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.bitcount_RAR_5_2_#129": {
                "name": "rx_st.bitcount_RAR_5_2_#129",
                "variable_id": "VId_12_.A1(32,32)",
                "variable_name": "rx_st.bitcount",
                "declaration": "unsigned int UartRxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.sample_count_RAR_5_2_#130": {
                "name": "rx_st.sample_count_RAR_5_2_#130",
                "variable_id": "VId_12_.A2(64,32)",
                "variable_name": "rx_st.sample_count",
                "declaration": "unsigned int UartRxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "rx_st.shift_reg_RAR_5_2_#131": {
                "name": "rx_st.shift_reg_RAR_5_2_#131",
                "variable_id": "VId_12_.A3(96,8)",
                "variable_name": "rx_st.shift_reg",
                "declaration": "unsigned char UartRxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 417,
                    "column": 0
                },
                "source": "5",
                "sink": "2"
            },
            "tx_st.active_RAR_7_2_#132": {
                "name": "tx_st.active_RAR_7_2_#132",
                "variable_id": "VId_13_.A0(0,8)",
                "variable_name": "tx_st.active",
                "declaration": "bool UartTxState::active",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "tx_st.bitcount_RAR_6_2_#133": {
                "name": "tx_st.bitcount_RAR_6_2_#133",
                "variable_id": "VId_13_.A1(32,32)",
                "variable_name": "tx_st.bitcount",
                "declaration": "unsigned int UartTxState::bitcount",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.sample_count_RAR_6_2_#134": {
                "name": "tx_st.sample_count_RAR_6_2_#134",
                "variable_id": "VId_13_.A2(64,32)",
                "variable_name": "tx_st.sample_count",
                "declaration": "unsigned int UartTxState::sample_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.shift_reg_RAR_6_2_#135": {
                "name": "tx_st.shift_reg_RAR_6_2_#135",
                "variable_id": "VId_13_.A3(96,8)",
                "variable_name": "tx_st.shift_reg",
                "declaration": "unsigned char UartTxState::shift_reg",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 8,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.tx_out_RAR_6_2_#136": {
                "name": "tx_st.tx_out_RAR_6_2_#136",
                "variable_id": "VId_13_.A4(104,8)",
                "variable_name": "tx_st.tx_out",
                "declaration": "bool UartTxState::tx_out",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "6",
                "sink": "2"
            },
            "tx_st.data_latched_RAR_7_2_#137": {
                "name": "tx_st.data_latched_RAR_7_2_#137",
                "variable_id": "VId_13_.A5(112,8)",
                "variable_name": "tx_st.data_latched",
                "declaration": "bool UartTxState::data_latched",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 75,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 418,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "rx_data_RAR_7_2_#138": {
                "name": "rx_data_RAR_7_2_#138",
                "variable_id": "VId_14_!c?(?,?)",
                "variable_name": "rx_data",
                "declaration": "unsigned int rx_data",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 419,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "rx_valid_RAR_7_2_#139": {
                "name": "rx_valid_RAR_7_2_#139",
                "variable_id": "VId_15_!c?(?,?)",
                "variable_name": "rx_valid",
                "declaration": "bool rx_valid",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 420,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "fsm_state_RAR_7_2_#140": {
                "name": "fsm_state_RAR_7_2_#140",
                "variable_id": "VId_16_!c?(?,?)",
                "variable_name": "fsm_state",
                "declaration": "<unknown> fsm_state",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 423,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "load_count_RAR_7_2_#141": {
                "name": "load_count_RAR_7_2_#141",
                "variable_id": "VId_17_!c?(?,?)",
                "variable_name": "load_count",
                "declaration": "unsigned int load_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 424,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "send_count_RAR_7_2_#142": {
                "name": "send_count_RAR_7_2_#142",
                "variable_id": "VId_18_!c?(?,?)",
                "variable_name": "send_count",
                "declaration": "unsigned int send_count",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 32,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 425,
                    "column": 0
                },
                "source": "7",
                "sink": "2"
            },
            "internal_busy_RAR_8_2_#143": {
                "name": "internal_busy_RAR_8_2_#143",
                "variable_id": "VId_19_!c?(?,?)",
                "variable_name": "internal_busy",
                "declaration": "bool internal_busy",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 426,
                    "column": 0
                },
                "source": "8",
                "sink": "2"
            },
            "internal_done_RAR_8_2_#144": {
                "name": "internal_done_RAR_8_2_#144",
                "variable_id": "VId_20_!c?(?,?)",
                "variable_name": "internal_done",
                "declaration": "bool internal_done",
                "kind": "Ptr",
                "dependence": "RAR",
                "channel_width": 1,
                "src_loc": {
                    "file": "C:\\fpga\\simon\\all_in_one\\systolic_array.cpp",
                    "line": 427,
                    "column": 0
                },
                "source": "8",
                "sink": "2"
            }
        },
        "control": [
            {
                "source": "3",
                "sink": "4"
            },
            {
                "source": "4",
                "sink": "5"
            },
            {
                "source": "5",
                "sink": "6"
            },
            {
                "source": "6",
                "sink": "7"
            },
            {
                "source": "7",
                "sink": "8"
            },
            {
                "source": "1",
                "sink": "3"
            },
            {
                "source": "8",
                "sink": "2"
            }
        ]
    }
]