Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date             : Wed Oct 19 15:07:39 2022
| Host             : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.308        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.207        |
| Device Static (W)        | 0.102        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.007 |        5 |       --- |             --- |
| Slice Logic             |     0.002 |     2790 |       --- |             --- |
|   LUT as Logic          |     0.001 |      861 |     63400 |            1.36 |
|   Register              |    <0.001 |     1312 |    126800 |            1.03 |
|   CARRY4                |    <0.001 |      112 |     15850 |            0.71 |
|   LUT as Shift Register |    <0.001 |       35 |     19000 |            0.18 |
|   F7/F8 Muxes           |    <0.001 |       20 |     63400 |            0.03 |
|   Others                |     0.000 |      112 |       --- |             --- |
| Signals                 |     0.005 |     2815 |       --- |             --- |
| Block RAM               |     0.059 |     78.5 |       135 |           58.15 |
| MMCM                    |     0.122 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        9 |       240 |            3.75 |
| I/O                     |     0.012 |       76 |       210 |           36.19 |
| Static Power            |     0.102 |          |           |                 |
| Total                   |     0.308 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.086 |       0.069 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.005 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------+-----------------+
| Clock              | Domain                     | Constraint (ns) |
+--------------------+----------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_gen/clk_out1_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0 | clk_gen/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin        | clk_100mhz                 |            10.0 |
+--------------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| top_level            |     0.207 |
|   clk_gen            |     0.122 |
|   com_m              |     0.002 |
|   com_sprite_m       |     0.021 |
|     image            |     0.020 |
|   filtern            |     0.002 |
|     mbuff            |     0.002 |
|   frame_buffer       |     0.024 |
|   genblk1[0].filterm |     0.003 |
|     mbuff            |     0.003 |
|   genblk1[1].filterm |     0.003 |
|     mbuff            |     0.003 |
|   genblk1[2].filterm |     0.003 |
|     mbuff            |     0.003 |
|   genblk1[3].filterm |     0.003 |
|     mbuff            |     0.003 |
|   genblk1[4].filterm |     0.003 |
|     mbuff            |     0.003 |
|   genblk1[5].filterm |     0.003 |
|     mbuff            |     0.003 |
|   rotate_m           |     0.002 |
+----------------------+-----------+


