Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (lin64) Build 1957588 Wed Aug  9 16:32:10 MDT 2017
| Date         : Tue Nov 20 20:45:27 2018
| Host         : ecelinsrvy.ece.gatech.edu running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file encoder_timing_summary_routed.rpt -rpx encoder_timing_summary_routed.rpx
| Design       : encoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.748        0.000                      0                   22        0.178        0.000                      0                   22        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           6.748        0.000                      0                   22        0.178        0.000                      0                   22        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        6.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_in_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.704ns (26.393%)  route 1.963ns (73.607%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 f  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 f  count[1]_i_2/O
                         net (fo=8, routed)           0.630     6.858    count[1]_i_2_n_0
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     6.982 r  next_in_i_1/O
                         net (fo=1, routed)           0.330     7.312    next_in0
    SLICE_X2Y2           FDRE                                         r  next_in_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.520    14.284    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  next_in_reg/C
                         clock pessimism              0.336    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X2Y2           FDRE (Setup_fdre_C_R)       -0.524    14.061    next_in_reg
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_sequence_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.022%)  route 2.110ns (74.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 r  count[1]_i_2/O
                         net (fo=8, routed)           0.360     6.588    count[1]_i_2_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.124     6.712 r  window[0]_i_2/O
                         net (fo=3, routed)           0.746     7.458    window[0]_i_2_n_0
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.520    14.284    clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[0]/C
                         clock pessimism              0.336    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X0Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.380    out_sequence_reg[0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_sequence_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.704ns (25.022%)  route 2.110ns (74.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 r  count[1]_i_2/O
                         net (fo=8, routed)           0.360     6.588    count[1]_i_2_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.124     6.712 r  window[0]_i_2/O
                         net (fo=3, routed)           0.746     7.458    window[0]_i_2_n_0
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.520    14.284    clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[1]/C
                         clock pessimism              0.336    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X0Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.380    out_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.704ns (27.242%)  route 1.880ns (72.758%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 f  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 f  count[1]_i_2/O
                         net (fo=8, routed)           0.172     6.400    count[1]_i_2_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.124     6.524 r  window[0]_i_1/O
                         net (fo=3, routed)           0.705     7.229    window[0]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  out_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.283    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  out_valid_reg/C
                         clock pessimism              0.336    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X1Y3           FDRE (Setup_fdre_C_R)       -0.429    14.155    out_valid_reg
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.704ns (28.915%)  route 1.731ns (71.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 f  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 f  count[1]_i_2/O
                         net (fo=8, routed)           0.172     6.400    count[1]_i_2_n_0
    SLICE_X1Y3           LUT5 (Prop_lut5_I2_O)        0.124     6.524 r  window[0]_i_1/O
                         net (fo=3, routed)           0.556     7.080    window[0]_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  window_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.520    14.284    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  window_reg[0]/C
                         clock pessimism              0.336    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X1Y1           FDRE (Setup_fdre_C_R)       -0.429    14.156    window_reg[0]
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.704ns (26.827%)  route 1.920ns (73.173%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 r  count[1]_i_2/O
                         net (fo=8, routed)           0.360     6.588    count[1]_i_2_n_0
    SLICE_X0Y2           LUT3 (Prop_lut3_I1_O)        0.124     6.712 r  window[0]_i_2/O
                         net (fo=3, routed)           0.557     7.269    window[0]_i_2_n_0
    SLICE_X1Y1           FDRE                                         r  window_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.520    14.284    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  window_reg[0]/C
                         clock pessimism              0.336    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X1Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.380    window_reg[0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.193ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_in_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.704ns (27.314%)  route 1.873ns (72.686%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 f  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 f  count[1]_i_2/O
                         net (fo=8, routed)           0.348     6.576    count[1]_i_2_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.124     6.700 r  next_in_i_2/O
                         net (fo=2, routed)           0.522     7.222    next_in_i_2_n_0
    SLICE_X2Y2           FDRE                                         r  next_in_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.520    14.284    clk_IBUF_BUFG
    SLICE_X2Y2           FDRE                                         r  next_in_reg/C
                         clock pessimism              0.336    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X2Y2           FDRE (Setup_fdre_C_CE)      -0.169    14.416    next_in_reg
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  7.193    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.069ns (40.176%)  route 1.592ns (59.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.419     5.064 r  count_reg[4]/Q
                         net (fo=7, routed)           0.856     5.920    sel0[4]
    SLICE_X1Y3           LUT5 (Prop_lut5_I4_O)        0.324     6.244 r  count[8]_i_3/O
                         net (fo=1, routed)           0.736     6.980    count[8]_i_3_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I4_O)        0.326     7.306 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.306    count[8]
    SLICE_X0Y3           FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.283    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.336    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X0Y3           FDRE (Setup_fdre_C_D)        0.031    14.615    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.704ns (27.778%)  route 1.830ns (72.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 f  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 f  count[1]_i_2/O
                         net (fo=8, routed)           0.177     6.405    count[1]_i_2_n_0
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     6.529 r  out_valid_i_1/O
                         net (fo=2, routed)           0.651     7.179    out_valid_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.519    14.283    clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  out_valid_reg/C
                         clock pessimism              0.336    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)       -0.067    14.517    out_valid_reg
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.704ns (27.478%)  route 1.858ns (72.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.639     4.645    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.101 r  count_reg[2]/Q
                         net (fo=7, routed)           1.003     6.104    sel0[2]
    SLICE_X1Y3           LUT6 (Prop_lut6_I5_O)        0.124     6.228 r  count[1]_i_2/O
                         net (fo=8, routed)           0.855     7.083    count[1]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.207 r  window[1]_i_1/O
                         net (fo=1, routed)           0.000     7.207    window[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  window_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.520    14.284    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  window_reg[1]/C
                         clock pessimism              0.339    14.623    
                         clock uncertainty           -0.035    14.588    
    SLICE_X1Y2           FDRE (Setup_fdre_C_D)        0.029    14.617    window_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  7.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 window_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_sequence_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  window_reg[0]/Q
                         net (fo=3, routed)           0.109     1.673    window_reg_n_0_[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.048     1.721 r  out_sequence[1]_i_1/O
                         net (fo=1, routed)           0.000     1.721    p_3_out[1]
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[1]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.107     1.543    out_sequence_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 window_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_sequence_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  window_reg[0]/Q
                         net (fo=3, routed)           0.109     1.673    window_reg_n_0_[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  out_sequence[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    p_3_out[0]
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  out_sequence_reg[0]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.091     1.527    out_sequence_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.605%)  route 0.149ns (44.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  count_reg[3]/Q
                         net (fo=8, routed)           0.149     1.712    sel0[3]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.757    count[5]
    SLICE_X0Y3           FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     1.939    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.501     1.438    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.092     1.530    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 window_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            window_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.477%)  route 0.149ns (44.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  window_reg[0]/Q
                         net (fo=3, routed)           0.149     1.713    window_reg_n_0_[0]
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.045     1.758 r  window[1]_i_1/O
                         net (fo=1, routed)           0.000     1.758    window[1]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  window_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.867     1.940    clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  window_reg[1]/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091     1.530    window_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.184ns (48.418%)  route 0.196ns (51.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  count_reg[0]/Q
                         net (fo=12, routed)          0.196     1.760    sel0[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I2_O)        0.043     1.803 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    count[4]
    SLICE_X0Y2           FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.517     1.423    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.107     1.530    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.938%)  route 0.194ns (51.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  count_reg[3]/Q
                         net (fo=8, routed)           0.194     1.758    sel0[3]
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.045     1.803 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.803    count[7]
    SLICE_X0Y3           FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     1.939    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.501     1.438    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.091     1.529    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.422    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.563 r  count_reg[6]/Q
                         net (fo=5, routed)           0.184     1.747    sel0[6]
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.045     1.792 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    count[6]
    SLICE_X0Y3           FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     1.939    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.517     1.422    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.092     1.514    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.688%)  route 0.196ns (51.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  count_reg[0]/Q
                         net (fo=12, routed)          0.196     1.760    sel0[0]
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.045     1.805 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    count[3]
    SLICE_X0Y2           FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.517     1.423    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.092     1.515    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.595     1.422    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.563 r  count_reg[8]/Q
                         net (fo=9, routed)           0.237     1.800    sel0[8]
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.845    count[8]
    SLICE_X0Y3           FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.866     1.939    clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.517     1.422    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.092     1.514    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.184ns (42.064%)  route 0.253ns (57.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.596     1.423    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.564 r  count_reg[2]/Q
                         net (fo=7, routed)           0.253     1.817    sel0[2]
    SLICE_X0Y2           LUT3 (Prop_lut3_I2_O)        0.043     1.860 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    count[2]
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.867     1.940    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.517     1.423    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.102     1.525    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     next_in_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     out_sequence_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     out_sequence_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     window_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     window_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     next_in_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     out_sequence_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     out_sequence_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y1     window_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     window_reg[1]/C



