build
*build
build*

network_*

!template_build
tb_files/
network/fpga_data
Z_plots/*
!Z_plots/tools/
Notes.md
parse.py
*.pt
rename.sh
*.so
py_*.txt
py_*.png
*.csv
.venv
FPGA_MODEL_*
fpga_stats/
