
*** Running vivado
    with args -log hkm_233.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hkm_233.tcl -notrace


****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:14 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source hkm_233.tcl -notrace
Command: link_design -top hkm_233 -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2810.242 ; gain = 0.000 ; free physical = 1860 ; free virtual = 132702
INFO: [Netlist 29-17] Analyzing 466 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.242 ; gain = 0.000 ; free physical = 1766 ; free virtual = 132608
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 466 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 466 instances

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.242 ; gain = 200.145 ; free physical = 1766 ; free virtual = 132608
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.129 ; gain = 63.887 ; free physical = 1750 ; free virtual = 132593

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a768a718

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3110.301 ; gain = 236.172 ; free physical = 1566 ; free virtual = 132409

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a768a718

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a768a718

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a768a718

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132181
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1a768a718

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a768a718

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a768a718

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
Ending Logic Optimization Task | Checksum: 1a768a718

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a768a718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a768a718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
Ending Netlist Obfuscation Task | Checksum: 1a768a718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.285 ; gain = 0.000 ; free physical = 1339 ; free virtual = 132182
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3364.285 ; gain = 554.043 ; free physical = 1339 ; free virtual = 132182
INFO: [Common 17-1381] The checkpoint '/home/hev-sd/wrkspc/karatsuba_multiplier/karatsuba_multiplier.runs/impl_1/hkm_233_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hkm_233_drc_opted.rpt -pb hkm_233_drc_opted.pb -rpx hkm_233_drc_opted.rpx
Command: report_drc -file hkm_233_drc_opted.rpt -pb hkm_233_drc_opted.pb -rpx hkm_233_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hev-sd/xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hev-sd/wrkspc/karatsuba_multiplier/karatsuba_multiplier.runs/impl_1/hkm_233_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 4890.887 ; gain = 1470.574 ; free physical = 377 ; free virtual = 131222
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4890.887 ; gain = 0.000 ; free physical = 374 ; free virtual = 131218
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7dc53e6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4890.887 ; gain = 0.000 ; free physical = 374 ; free virtual = 131218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4890.887 ; gain = 0.000 ; free physical = 374 ; free virtual = 131218

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (466) is greater than number of available sites (360).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 360 sites available on device, but needs 466 sites.
	Term: a[0]
	Term: a[1]
	Term: a[2]
	Term: a[3]
	Term: a[4]
	Term: a[5]
	Term: a[6]
	Term: a[7]
	Term: a[8]
	Term: a[9]
	Term: a[10]
	Term: a[11]
	Term: a[12]
	Term: a[13]
	Term: a[14]
	Term: a[15]
	Term: a[16]
	Term: a[17]
	Term: a[18]
	Term: a[19]
	Term: a[20]
	Term: a[21]
	Term: a[22]
	Term: a[23]
	Term: a[24]
	Term: a[25]
	Term: a[26]
	Term: a[27]
	Term: a[28]
	Term: a[29]
	Term: a[30]
	Term: a[31]
	Term: a[32]
	Term: a[33]
	Term: a[34]
	Term: a[35]
	Term: a[36]
	Term: a[37]
	Term: a[38]
	Term: a[39]
	Term: a[40]
	Term: a[41]
	Term: a[42]
	Term: a[43]
	Term: a[44]
	Term: a[45]
	Term: a[46]
	Term: a[47]
	Term: a[48]
	Term: a[49]
	Term: a[50]
	Term: a[51]
	Term: a[52]
	Term: a[53]
	Term: a[54]
	Term: a[55]
	Term: a[56]
	Term: a[57]
	Term: a[58]
	Term: a[59]
	Term: a[60]
	Term: a[61]
	Term: a[62]
	Term: a[63]
	Term: a[64]
	Term: a[65]
	Term: a[66]
	Term: a[67]
	Term: a[68]
	Term: a[69]
	Term: a[70]
	Term: a[71]
	Term: a[72]
	Term: a[73]
	Term: a[74]
	Term: a[75]
	Term: a[76]
	Term: a[77]
	Term: a[78]
	Term: a[79]
	Term: a[80]
	Term: a[81]
	Term: a[82]
	Term: a[83]
	Term: a[84]
	Term: a[85]
	Term: a[86]
	Term: a[87]
	Term: a[88]
	Term: a[89]
	Term: a[90]
	Term: a[91]
	Term: a[92]
	Term: a[93]
	Term: a[94]
	Term: a[95]
	Term: a[96]
	Term: a[97]
	Term: a[98]
	Term: a[99]
	Term: a[100]
	Term: a[101]
	Term: a[102]
	Term: a[103]
	Term: a[104]
	Term: a[105]
	Term: a[106]
	Term: a[107]
	Term: a[108]
	Term: a[109]
	Term: a[110]
	Term: a[111]
	Term: a[112]
	Term: a[113]
	Term: a[114]
	Term: a[115]
	Term: a[116]
	Term: a[117]
	Term: a[118]
	Term: a[119]
	Term: a[120]
	Term: a[121]
	Term: a[122]
	Term: a[123]
	Term: a[124]
	Term: a[125]
	Term: a[126]
	Term: a[127]
	Term: a[128]
	Term: a[129]
	Term: a[130]
	Term: a[131]
	Term: a[132]
	Term: a[133]
	Term: a[134]
	Term: a[135]
	Term: a[136]
	Term: a[137]
	Term: a[138]
	Term: a[139]
	Term: a[140]
	Term: a[141]
	Term: a[142]
	Term: a[143]
	Term: a[144]
	Term: a[145]
	Term: a[146]
	Term: a[147]
	Term: a[148]
	Term: a[149]
	Term: a[150]
	Term: a[151]
	Term: a[152]
	Term: a[153]
	Term: a[154]
	Term: a[155]
	Term: a[156]
	Term: a[157]
	Term: a[158]
	Term: a[159]
	Term: a[160]
	Term: a[161]
	Term: a[162]
	Term: a[163]
	Term: a[164]
	Term: a[165]
	Term: a[166]
	Term: a[167]
	Term: a[168]
	Term: a[169]
	Term: a[170]
	Term: a[171]
	Term: a[172]
	Term: a[173]
	Term: a[174]
	Term: a[175]
	Term: a[176]
	Term: a[177]
	Term: a[178]
	Term: a[179]
	Term: a[180]
	Term: a[181]
	Term: a[182]
	Term: a[183]
	Term: a[184]
	Term: a[185]
	Term: a[186]
	Term: a[187]
	Term: a[188]
	Term: a[189]
	Term: a[190]
	Term: a[191]
	Term: a[192]
	Term: a[193]
	Term: a[194]
	Term: a[195]
	Term: a[196]
	Term: a[197]
	Term: a[198]
	Term: a[199]
	Term: a[200]
	Term: a[201]
	Term: a[202]
	Term: a[203]
	Term: a[204]
	Term: a[205]
	Term: a[206]
	Term: a[207]
	Term: a[208]
	Term: a[209]
	Term: a[210]
	Term: a[211]
	Term: a[212]
	Term: a[213]
	Term: a[214]
	Term: a[215]
	Term: a[216]
	Term: a[217]
	Term: a[218]
	Term: a[219]
	Term: a[220]
	Term: a[221]
	Term: a[222]
	Term: a[223]
	Term: a[224]
	Term: a[225]
	Term: a[226]
	Term: a[227]
	Term: a[228]
	Term: a[229]
	Term: a[230]
	Term: a[231]
	Term: a[232]
	Term: b[0]
	Term: b[1]
	Term: b[2]
	Term: b[3]
	Term: b[4]
	Term: b[5]
	Term: b[6]
	Term: b[7]
	Term: b[8]
	Term: b[9]
	Term: b[10]
	Term: b[11]
	Term: b[12]
	Term: b[13]
	Term: b[14]
	Term: b[15]
	Term: b[16]
	Term: b[17]
	Term: b[18]
	Term: b[19]
	Term: b[20]
	Term: b[21]
	Term: b[22]
	Term: b[23]
	Term: b[24]
	Term: b[25]
	Term: b[26]
	Term: b[27]
	Term: b[28]
	Term: b[29]
	Term: b[30]
	Term: b[31]
	Term: b[32]
	Term: b[33]
	Term: b[34]
	Term: b[35]
	Term: b[36]
	Term: b[37]
	Term: b[38]
	Term: b[39]
	Term: b[40]
	Term: b[41]
	Term: b[42]
	Term: b[43]
	Term: b[44]
	Term: b[45]
	Term: b[46]
	Term: b[47]
	Term: b[48]
	Term: b[49]
	Term: b[50]
	Term: b[51]
	Term: b[52]
	Term: b[53]
	Term: b[54]
	Term: b[55]
	Term: b[56]
	Term: b[57]
	Term: b[58]
	Term: b[59]
	Term: b[60]
	Term: b[61]
	Term: b[62]
	Term: b[63]
	Term: b[64]
	Term: b[65]
	Term: b[66]
	Term: b[67]
	Term: b[68]
	Term: b[69]
	Term: b[70]
	Term: b[71]
	Term: b[72]
	Term: b[73]
	Term: b[74]
	Term: b[75]
	Term: b[76]
	Term: b[77]
	Term: b[78]
	Term: b[79]
	Term: b[80]
	Term: b[81]
	Term: b[82]
	Term: b[83]
	Term: b[84]
	Term: b[85]
	Term: b[86]
	Term: b[87]
	Term: b[88]
	Term: b[89]
	Term: b[90]
	Term: b[91]
	Term: b[92]
	Term: b[93]
	Term: b[94]
	Term: b[95]
	Term: b[96]
	Term: b[97]
	Term: b[98]
	Term: b[99]
	Term: b[100]
	Term: b[101]
	Term: b[102]
	Term: b[103]
	Term: b[104]
	Term: b[105]
	Term: b[106]
	Term: b[107]
	Term: b[108]
	Term: b[109]
	Term: b[110]
	Term: b[111]
	Term: b[112]
	Term: b[113]
	Term: b[114]
	Term: b[115]
	Term: b[116]
	Term: b[117]
	Term: b[118]
	Term: b[119]
	Term: b[120]
	Term: b[121]
	Term: b[122]
	Term: b[123]
	Term: b[124]
	Term: b[125]
	Term: b[126]
	Term: b[127]
	Term: b[128]
	Term: b[129]
	Term: b[130]
	Term: b[131]
	Term: b[132]
	Term: b[133]
	Term: b[134]
	Term: b[135]
	Term: b[136]
	Term: b[137]
	Term: b[138]
	Term: b[139]
	Term: b[140]
	Term: b[141]
	Term: b[142]
	Term: b[143]
	Term: b[144]
	Term: b[145]
	Term: b[146]
	Term: b[147]
	Term: b[148]
	Term: b[149]
	Term: b[150]
	Term: b[151]
	Term: b[152]
	Term: b[153]
	Term: b[154]
	Term: b[155]
	Term: b[156]
	Term: b[157]
	Term: b[158]
	Term: b[159]
	Term: b[160]
	Term: b[161]
	Term: b[162]
	Term: b[163]
	Term: b[164]
	Term: b[165]
	Term: b[166]
	Term: b[167]
	Term: b[168]
	Term: b[169]
	Term: b[170]
	Term: b[171]
	Term: b[172]
	Term: b[173]
	Term: b[174]
	Term: b[175]
	Term: b[176]
	Term: b[177]
	Term: b[178]
	Term: b[179]
	Term: b[180]
	Term: b[181]
	Term: b[182]
	Term: b[183]
	Term: b[184]
	Term: b[185]
	Term: b[186]
	Term: b[187]
	Term: b[188]
	Term: b[189]
	Term: b[190]
	Term: b[191]
	Term: b[192]
	Term: b[193]
	Term: b[194]
	Term: b[195]
	Term: b[196]
	Term: b[197]
	Term: b[198]
	Term: b[199]
	Term: b[200]
	Term: b[201]
	Term: b[202]
	Term: b[203]
	Term: b[204]
	Term: b[205]
	Term: b[206]
	Term: b[207]
	Term: b[208]
	Term: b[209]
	Term: b[210]
	Term: b[211]
	Term: b[212]
	Term: b[213]
	Term: b[214]
	Term: b[215]
	Term: b[216]
	Term: b[217]
	Term: b[218]
	Term: b[219]
	Term: b[220]
	Term: b[221]
	Term: b[222]
	Term: b[223]
	Term: b[224]
	Term: b[225]
	Term: b[226]
	Term: b[227]
	Term: b[228]
	Term: b[229]
	Term: b[230]
	Term: b[231]
	Term: b[232]


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (699) is greater than number of available sites (360).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 360 sites available on device, but needs 466 sites.
	Term: a[0]
	Term: a[1]
	Term: a[2]
	Term: a[3]
	Term: a[4]
	Term: a[5]
	Term: a[6]
	Term: a[7]
	Term: a[8]
	Term: a[9]
	Term: a[10]
	Term: a[11]
	Term: a[12]
	Term: a[13]
	Term: a[14]
	Term: a[15]
	Term: a[16]
	Term: a[17]
	Term: a[18]
	Term: a[19]
	Term: a[20]
	Term: a[21]
	Term: a[22]
	Term: a[23]
	Term: a[24]
	Term: a[25]
	Term: a[26]
	Term: a[27]
	Term: a[28]
	Term: a[29]
	Term: a[30]
	Term: a[31]
	Term: a[32]
	Term: a[33]
	Term: a[34]
	Term: a[35]
	Term: a[36]
	Term: a[37]
	Term: a[38]
	Term: a[39]
	Term: a[40]
	Term: a[41]
	Term: a[42]
	Term: a[43]
	Term: a[44]
	Term: a[45]
	Term: a[46]
	Term: a[47]
	Term: a[48]
	Term: a[49]
	Term: a[50]
	Term: a[51]
	Term: a[52]
	Term: a[53]
	Term: a[54]
	Term: a[55]
	Term: a[56]
	Term: a[57]
	Term: a[58]
	Term: a[59]
	Term: a[60]
	Term: a[61]
	Term: a[62]
	Term: a[63]
	Term: a[64]
	Term: a[65]
	Term: a[66]
	Term: a[67]
	Term: a[68]
	Term: a[69]
	Term: a[70]
	Term: a[71]
	Term: a[72]
	Term: a[73]
	Term: a[74]
	Term: a[75]
	Term: a[76]
	Term: a[77]
	Term: a[78]
	Term: a[79]
	Term: a[80]
	Term: a[81]
	Term: a[82]
	Term: a[83]
	Term: a[84]
	Term: a[85]
	Term: a[86]
	Term: a[87]
	Term: a[88]
	Term: a[89]
	Term: a[90]
	Term: a[91]
	Term: a[92]
	Term: a[93]
	Term: a[94]
	Term: a[95]
	Term: a[96]
	Term: a[97]
	Term: a[98]
	Term: a[99]
	Term: a[100]
	Term: a[101]
	Term: a[102]
	Term: a[103]
	Term: a[104]
	Term: a[105]
	Term: a[106]
	Term: a[107]
	Term: a[108]
	Term: a[109]
	Term: a[110]
	Term: a[111]
	Term: a[112]
	Term: a[113]
	Term: a[114]
	Term: a[115]
	Term: a[116]
	Term: a[117]
	Term: a[118]
	Term: a[119]
	Term: a[120]
	Term: a[121]
	Term: a[122]
	Term: a[123]
	Term: a[124]
	Term: a[125]
	Term: a[126]
	Term: a[127]
	Term: a[128]
	Term: a[129]
	Term: a[130]
	Term: a[131]
	Term: a[132]
	Term: a[133]
	Term: a[134]
	Term: a[135]
	Term: a[136]
	Term: a[137]
	Term: a[138]
	Term: a[139]
	Term: a[140]
	Term: a[141]
	Term: a[142]
	Term: a[143]
	Term: a[144]
	Term: a[145]
	Term: a[146]
	Term: a[147]
	Term: a[148]
	Term: a[149]
	Term: a[150]
	Term: a[151]
	Term: a[152]
	Term: a[153]
	Term: a[154]
	Term: a[155]
	Term: a[156]
	Term: a[157]
	Term: a[158]
	Term: a[159]
	Term: a[160]
	Term: a[161]
	Term: a[162]
	Term: a[163]
	Term: a[164]
	Term: a[165]
	Term: a[166]
	Term: a[167]
	Term: a[168]
	Term: a[169]
	Term: a[170]
	Term: a[171]
	Term: a[172]
	Term: a[173]
	Term: a[174]
	Term: a[175]
	Term: a[176]
	Term: a[177]
	Term: a[178]
	Term: a[179]
	Term: a[180]
	Term: a[181]
	Term: a[182]
	Term: a[183]
	Term: a[184]
	Term: a[185]
	Term: a[186]
	Term: a[187]
	Term: a[188]
	Term: a[189]
	Term: a[190]
	Term: a[191]
	Term: a[192]
	Term: a[193]
	Term: a[194]
	Term: a[195]
	Term: a[196]
	Term: a[197]
	Term: a[198]
	Term: a[199]
	Term: a[200]
	Term: a[201]
	Term: a[202]
	Term: a[203]
	Term: a[204]
	Term: a[205]
	Term: a[206]
	Term: a[207]
	Term: a[208]
	Term: a[209]
	Term: a[210]
	Term: a[211]
	Term: a[212]
	Term: a[213]
	Term: a[214]
	Term: a[215]
	Term: a[216]
	Term: a[217]
	Term: a[218]
	Term: a[219]
	Term: a[220]
	Term: a[221]
	Term: a[222]
	Term: a[223]
	Term: a[224]
	Term: a[225]
	Term: a[226]
	Term: a[227]
	Term: a[228]
	Term: a[229]
	Term: a[230]
	Term: a[231]
	Term: a[232]
	Term: b[0]
	Term: b[1]
	Term: b[2]
	Term: b[3]
	Term: b[4]
	Term: b[5]
	Term: b[6]
	Term: b[7]
	Term: b[8]
	Term: b[9]
	Term: b[10]
	Term: b[11]
	Term: b[12]
	Term: b[13]
	Term: b[14]
	Term: b[15]
	Term: b[16]
	Term: b[17]
	Term: b[18]
	Term: b[19]
	Term: b[20]
	Term: b[21]
	Term: b[22]
	Term: b[23]
	Term: b[24]
	Term: b[25]
	Term: b[26]
	Term: b[27]
	Term: b[28]
	Term: b[29]
	Term: b[30]
	Term: b[31]
	Term: b[32]
	Term: b[33]
	Term: b[34]
	Term: b[35]
	Term: b[36]
	Term: b[37]
	Term: b[38]
	Term: b[39]
	Term: b[40]
	Term: b[41]
	Term: b[42]
	Term: b[43]
	Term: b[44]
	Term: b[45]
	Term: b[46]
	Term: b[47]
	Term: b[48]
	Term: b[49]
	Term: b[50]
	Term: b[51]
	Term: b[52]
	Term: b[53]
	Term: b[54]
	Term: b[55]
	Term: b[56]
	Term: b[57]
	Term: b[58]
	Term: b[59]
	Term: b[60]
	Term: b[61]
	Term: b[62]
	Term: b[63]
	Term: b[64]
	Term: b[65]
	Term: b[66]
	Term: b[67]
	Term: b[68]
	Term: b[69]
	Term: b[70]
	Term: b[71]
	Term: b[72]
	Term: b[73]
	Term: b[74]
	Term: b[75]
	Term: b[76]
	Term: b[77]
	Term: b[78]
	Term: b[79]
	Term: b[80]
	Term: b[81]
	Term: b[82]
	Term: b[83]
	Term: b[84]
	Term: b[85]
	Term: b[86]
	Term: b[87]
	Term: b[88]
	Term: b[89]
	Term: b[90]
	Term: b[91]
	Term: b[92]
	Term: b[93]
	Term: b[94]
	Term: b[95]
	Term: b[96]
	Term: b[97]
	Term: b[98]
	Term: b[99]
	Term: b[100]
	Term: b[101]
	Term: b[102]
	Term: b[103]
	Term: b[104]
	Term: b[105]
	Term: b[106]
	Term: b[107]
	Term: b[108]
	Term: b[109]
	Term: b[110]
	Term: b[111]
	Term: b[112]
	Term: b[113]
	Term: b[114]
	Term: b[115]
	Term: b[116]
	Term: b[117]
	Term: b[118]
	Term: b[119]
	Term: b[120]
	Term: b[121]
	Term: b[122]
	Term: b[123]
	Term: b[124]
	Term: b[125]
	Term: b[126]
	Term: b[127]
	Term: b[128]
	Term: b[129]
	Term: b[130]
	Term: b[131]
	Term: b[132]
	Term: b[133]
	Term: b[134]
	Term: b[135]
	Term: b[136]
	Term: b[137]
	Term: b[138]
	Term: b[139]
	Term: b[140]
	Term: b[141]
	Term: b[142]
	Term: b[143]
	Term: b[144]
	Term: b[145]
	Term: b[146]
	Term: b[147]
	Term: b[148]
	Term: b[149]
	Term: b[150]
	Term: b[151]
	Term: b[152]
	Term: b[153]
	Term: b[154]
	Term: b[155]
	Term: b[156]
	Term: b[157]
	Term: b[158]
	Term: b[159]
	Term: b[160]
	Term: b[161]
	Term: b[162]
	Term: b[163]
	Term: b[164]
	Term: b[165]
	Term: b[166]
	Term: b[167]
	Term: b[168]
	Term: b[169]
	Term: b[170]
	Term: b[171]
	Term: b[172]
	Term: b[173]
	Term: b[174]
	Term: b[175]
	Term: b[176]
	Term: b[177]
	Term: b[178]
	Term: b[179]
	Term: b[180]
	Term: b[181]
	Term: b[182]
	Term: b[183]
	Term: b[184]
	Term: b[185]
	Term: b[186]
	Term: b[187]
	Term: b[188]
	Term: b[189]
	Term: b[190]
	Term: b[191]
	Term: b[192]
	Term: b[193]
	Term: b[194]
	Term: b[195]
	Term: b[196]
	Term: b[197]
	Term: b[198]
	Term: b[199]
	Term: b[200]
	Term: b[201]
	Term: b[202]
	Term: b[203]
	Term: b[204]
	Term: b[205]
	Term: b[206]
	Term: b[207]
	Term: b[208]
	Term: b[209]
	Term: b[210]
	Term: b[211]
	Term: b[212]
	Term: b[213]
	Term: b[214]
	Term: b[215]
	Term: b[216]
	Term: b[217]
	Term: b[218]
	Term: b[219]
	Term: b[220]
	Term: b[221]
	Term: b[222]
	Term: b[223]
	Term: b[224]
	Term: b[225]
	Term: b[226]
	Term: b[227]
	Term: b[228]
	Term: b[229]
	Term: b[230]
	Term: b[231]
	Term: b[232]


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 28 |    52 |     0 |                                                                        |                                          |        |        |        |     |
| 64 |    52 |     0 |                                                                        |                                          |        |        |        |     |
| 65 |    52 |     0 |                                                                        |                                          |        |        |        |     |
| 66 |    52 |     0 |                                                                        |                                          |        |        |        |     |
| 67 |    52 |     0 |                                                                        |                                          |        |        |        |     |
| 68 |    52 |     0 |                                                                        |                                          |        |        |        |     |
| 87 |    24 |     0 |                                                                        |                                          |        |        |        |     |
| 88 |    24 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   360 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7dc53e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4890.887 ; gain = 0.000 ; free physical = 365 ; free virtual = 131209
Phase 1 Placer Initialization | Checksum: e7dc53e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4890.887 ; gain = 0.000 ; free physical = 365 ; free virtual = 131209
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: e7dc53e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4890.887 ; gain = 0.000 ; free physical = 365 ; free virtual = 131209
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Feb  6 23:16:08 2022...
