
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001301                       # Number of seconds simulated
sim_ticks                                  1300968000                       # Number of ticks simulated
final_tick                                 1300968000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  87301                       # Simulator instruction rate (inst/s)
host_op_rate                                   165669                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              109723782                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707892                       # Number of bytes of host memory used
host_seconds                                    11.86                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              151232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              559                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2363                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           88746226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           27499523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              116245749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      88746226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          88746226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          88746226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          27499523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             116245749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1804.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       559.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4838                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2363                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  151232                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   151232                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                66                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1300875000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2363                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1686                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      559                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      100                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          583                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     258.744425                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    160.900663                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    276.637918                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           236     40.48%     40.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          146     25.04%     65.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           61     10.46%     75.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           36      6.17%     82.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           34      5.83%     87.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           15      2.57%     90.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.89%     92.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      2.06%     94.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           32      5.49%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           583                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       115456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35776                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 88746225.887185543776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 27499523.431783102453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1804                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          559                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     65771500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     34191750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36458.70                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     61165.92                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      55657000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 99963250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11815000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      23553.53                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42303.53                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        116.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     116.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.91                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.91                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1775                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.12                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      550518.41                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2463300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1305480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10517220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              24199350                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1955040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        129135780                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         46824000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         207669780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               460333710                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             353.839380                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1242562000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3570500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15340000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     837681250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    121936750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       39229000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    283210500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1735020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    907005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6354600                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          69454320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              23989020                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4707360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        223592190                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        129866400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         114937440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               575543355                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             442.396243                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1236059250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9473000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       29380000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     407576500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    338196250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       26006000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    490336250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  383623                       # Number of BP lookups
system.cpu.branchPred.condPredicted            383623                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             57112                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               201924                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  148989                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              25215                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          201924                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              74374                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           127550                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27535                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      395850                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      302545                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2103                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           358                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      347559                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           313                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2601937                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             198298                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1936067                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      383623                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             223363                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2263402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  115582                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  172                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1863                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    347366                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2242                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2521588                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.528627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.800740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   494237     19.60%     19.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   200135      7.94%     27.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1827216     72.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2521588                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147437                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.744087                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   355584                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                251886                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1734844                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                121483                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57791                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3414651                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                200543                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  57791                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   575060                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   58333                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1573                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1632868                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                195963                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3208923                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                100352                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    42                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  75672                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     16                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  69698                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              640                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2912054                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7614976                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5613910                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4667                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1161507                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    172322                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               558860                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              360386                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             55946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21510                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3006000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 735                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2335911                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            117112                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1042443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1811508                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            719                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2521588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.926365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.763987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              835569     33.14%     33.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1036127     41.09%     74.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              649892     25.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2521588                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  714031     79.61%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    227      0.03%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    25      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 130174     14.51%     94.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52488      5.85%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10954      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1584122     67.82%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1558      0.07%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   4      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  852      0.04%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  296      0.01%     68.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 301      0.01%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               427462     18.30%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              308575     13.21%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1164      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            545      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2335911                       # Type of FU issued
system.cpu.iq.rate                           0.897758                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      896966                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.383990                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8200648                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4044158                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2192446                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6840                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5684                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2740                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3218460                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3463                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           145616                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       219597                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          647                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          673                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        70146                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          106                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57791                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   33209                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4851                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3006735                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             57348                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                558860                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               360386                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                271                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    158                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4524                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            673                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26241                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        34322                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                60563                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2214716                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                395563                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            121195                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       698046                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   195726                       # Number of branches executed
system.cpu.iew.exec_stores                     302483                       # Number of stores executed
system.cpu.iew.exec_rate                     0.851180                       # Inst execution rate
system.cpu.iew.wb_sent                        2200260                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2195186                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1509374                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2689892                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.843674                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.561128                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          940587                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             57251                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2434341                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.806909                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.885698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1235228     50.74%     50.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       433935     17.83%     68.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       765178     31.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2434341                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                765178                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4574041                       # The number of ROB reads
system.cpu.rob.rob_writes                     5897121                       # The number of ROB writes
system.cpu.timesIdled                             930                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.513684                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.513684                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.397822                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.397822                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3878525                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1666524                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3449                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1946                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    329653                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   307102                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1038483                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.955713                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              536568                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.564936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.955713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998616                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998616                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4311163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4311163                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       242825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          242825                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       289095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         289095                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       531920                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           531920                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       531920                       # number of overall hits
system.cpu.dcache.overall_hits::total          531920                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5209                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1186                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         6395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6395                       # number of overall misses
system.cpu.dcache.overall_misses::total          6395                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     87899000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     87899000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     54219500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     54219500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    142118500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    142118500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    142118500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    142118500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       538315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       538315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       538315                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       538315                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004086                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011880                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011880                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011880                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011880                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16874.448071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16874.448071                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45716.273187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45716.273187                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22223.377639                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22223.377639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22223.377639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22223.377639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          509                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.136364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4145                       # number of writebacks
system.cpu.dcache.writebacks::total              4145                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1735                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1735                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1748                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1748                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1748                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3474                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1173                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4647                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     56783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     56783500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     52894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     52894000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    109677500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    109677500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    109677500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    109677500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008632                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16345.279217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16345.279217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45092.924126                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45092.924126                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23601.786099                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23601.786099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23601.786099                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23601.786099                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4611                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.999358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              346752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4179                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.974874                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.999358                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.978514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978514                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2783099                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2783099                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       342573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          342573                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       342573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           342573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       342573                       # number of overall hits
system.cpu.icache.overall_hits::total          342573                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4792                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4792                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4792                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4792                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4792                       # number of overall misses
system.cpu.icache.overall_misses::total          4792                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    221341500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    221341500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    221341500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    221341500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    221341500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    221341500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       347365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       347365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       347365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       347365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       347365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       347365                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013795                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013795                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013795                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013795                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013795                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013795                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46189.795492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46189.795492                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46189.795492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46189.795492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46189.795492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46189.795492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          365                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          612                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          612                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          612                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          612                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          612                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          612                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4180                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4180                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    182899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    182899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    182899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    182899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    182899500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    182899500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012033                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43755.861244                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43755.861244                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43755.861244                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43755.861244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43755.861244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43755.861244                       # average overall mshr miss latency
system.cpu.icache.replacements                   3663                       # number of replacements
system.l2bus.snoop_filter.tot_requests          17101                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         8274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          161                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7652                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4145                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4134                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1170                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1170                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7653                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        12018                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13900                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   25918                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       267200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       562368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   829568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                10                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               8832                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.018229                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.133787                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     8671     98.18%     98.18% # Request fanout histogram
system.l2bus.snoop_fanout::1                      161      1.82%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 8832                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             16840500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10455983                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            11607999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1989.627153                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  12962                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2363                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.485400                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1500.664818                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   488.962335                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.366373                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.119376                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.485749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2358                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2083                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.575684                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               106067                       # Number of tag accesses
system.l2cache.tags.data_accesses              106067                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4145                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4145                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          831                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              831                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2371                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3252                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5623                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2371                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4083                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6454                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2371                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4083                       # number of overall hits
system.l2cache.overall_hits::total               6454                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1805                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          220                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2025                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1805                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           559                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2364                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1805                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          559                       # number of overall misses
system.l2cache.overall_misses::total             2364                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     42732000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     42732000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    152750000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18403500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    171153500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    152750000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     61135500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    213885500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    152750000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     61135500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    213885500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4145                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4145                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1170                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1170                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4176                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         3472                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7648                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         4176                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         4642                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            8818                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4176                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         4642                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           8818                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.289744                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.289744                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.432232                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.063364                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.264775                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.432232                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.120422                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.268088                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.432232                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.120422                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.268088                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 126053.097345                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 126053.097345                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84626.038781                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83652.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84520.246914                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84626.038781                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 109365.831843                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 90476.099831                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84626.038781                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 109365.831843                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 90476.099831                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1805                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          220                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2025                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1805                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          559                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2364                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1805                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          559                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2364                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     42054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42054000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    149142000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17963500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    167105500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    149142000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     60017500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    209159500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    149142000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     60017500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    209159500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.289744                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.289744                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.432232                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.063364                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.264775                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.432232                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.120422                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.268088                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.432232                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.120422                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.268088                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 124053.097345                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 124053.097345                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82627.146814                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81652.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82521.234568                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82627.146814                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 107365.831843                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 88476.945854                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82627.146814                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 107365.831843                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 88476.945854                       # average overall mshr miss latency
system.l2cache.replacements                         5                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2368                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2024                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 5                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                339                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               339                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2024                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4731                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       151232                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2363                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2363    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2363                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1184000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5907500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1990.378598                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2363                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2363                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1501.410573                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   488.968024                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.045819                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014922                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.060742                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2363                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2088                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.072113                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                40171                       # Number of tag accesses
system.l3cache.tags.data_accesses               40171                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1804                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          220                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2024                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1804                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           559                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2363                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1804                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          559                       # number of overall misses
system.l3cache.overall_misses::total             2363                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39003000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39003000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    132906000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15983500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    148889500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    132906000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     54986500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    187892500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    132906000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     54986500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    187892500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1804                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          220                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2024                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1804                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          559                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2363                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1804                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          559                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2363                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 115053.097345                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 115053.097345                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73672.949002                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72652.272727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73562.005929                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73672.949002                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 98365.831843                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 79514.388489                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73672.949002                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 98365.831843                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 79514.388489                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1804                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          220                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2024                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1804                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          559                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2363                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          559                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2363                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38325000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38325000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    129298000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15543500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    144841500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    129298000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     53868500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    183166500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    129298000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     53868500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    183166500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 113053.097345                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 113053.097345                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71672.949002                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70652.272727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71562.005929                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71672.949002                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 96365.831843                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 77514.388489                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71672.949002                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 96365.831843                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 77514.388489                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1300968000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2024                       # Transaction distribution
system.membus.trans_dist::ReadExReq               339                       # Transaction distribution
system.membus.trans_dist::ReadExResp              339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2024                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       151232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       151232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  151232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2363                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1181500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6405750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
