WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2509638 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5018895 heartbeat IPC: 3.985 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6274571 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6274571 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 10117261 heartbeat IPC: 1.961 cumulative IPC: 1.301 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 14970825 heartbeat IPC: 2.06 cumulative IPC: 1.725 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 20529123 heartbeat IPC: 1.799 cumulative IPC: 1.754 (Simulation time: 00 hr 02 min 08 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 26257925 heartbeat IPC: 1.746 cumulative IPC: 1.751 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 31091928 heartbeat IPC: 2.069 cumulative IPC: 1.813 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 36769082 heartbeat IPC: 1.761 cumulative IPC: 1.804 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 42433813 heartbeat IPC: 1.765 cumulative IPC: 1.798 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 48075876 heartbeat IPC: 1.772 cumulative IPC: 1.794 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 52539481 heartbeat IPC: 2.24 cumulative IPC: 1.837 (Simulation time: 00 hr 05 min 07 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_511.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000002 cycles: 58844326 heartbeat IPC: 1.586 cumulative IPC: 1.807 (Simulation time: 00 hr 05 min 39 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 56226650 cumulative IPC: 1.779 (Simulation time: 00 hr 05 min 57 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 56226650 cumulative IPC: 1.779 (Simulation time: 00 hr 05 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_511.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.779 instructions: 100000000 cycles: 56226650
CPU 0 Branch Prediction Accuracy: 88.16% MPKI: 20.07 Average ROB Occupancy at Mispredict: 18.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00027
BRANCH_INDIRECT: 1.6
BRANCH_CONDITIONAL: 18.5
BRANCH_DIRECT_CALL: 3e-05
BRANCH_INDIRECT_CALL: 0.0009
BRANCH_RETURN: 8e-05

LLC TOTAL        ACCESS:     418030 HIT:     353970 MISS:      64060
LLC LOAD         ACCESS:     295974 HIT:     261306 MISS:      34668
LLC RFO          ACCESS:      43979 HIT:      14728 MISS:      29251
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      78039 HIT:      77932 MISS:        107
LLC TRANSLATION  ACCESS:         38 HIT:          4 MISS:         34
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 330.6 cycles
cpu0_DTLB TOTAL        ACCESS:   25523509 HIT:   24986801 MISS:     536708
cpu0_DTLB LOAD         ACCESS:   25523509 HIT:   24986801 MISS:     536708
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.915 cycles
cpu0_ITLB TOTAL        ACCESS:      10788 HIT:      10127 MISS:        661
cpu0_ITLB LOAD         ACCESS:      10788 HIT:      10127 MISS:        661
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.555 cycles
cpu0_L1D TOTAL        ACCESS:   29246057 HIT:   27699940 MISS:    1546117
cpu0_L1D LOAD         ACCESS:   17266869 HIT:   16151014 MISS:    1115855
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   11978773 HIT:   11548746 MISS:     430027
cpu0_L1D TRANSLATION  ACCESS:        415 HIT:        180 MISS:        235
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 19.51 cycles
cpu0_L1I TOTAL        ACCESS:      12247 HIT:       9001 MISS:       3246
cpu0_L1I LOAD         ACCESS:      12247 HIT:       9001 MISS:       3246
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 73.25 cycles
cpu0_L2C TOTAL        ACCESS:     868330 HIT:     528124 MISS:     340206
cpu0_L2C LOAD         ACCESS:     703206 HIT:     407232 MISS:     295974
cpu0_L2C RFO          ACCESS:      57947 HIT:      13968 MISS:      43979
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     106942 HIT:     106727 MISS:        215
cpu0_L2C TRANSLATION  ACCESS:        235 HIT:        197 MISS:         38
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 82.44 cycles
cpu0_STLB TOTAL        ACCESS:     526027 HIT:     525614 MISS:        413
cpu0_STLB LOAD         ACCESS:     526027 HIT:     525614 MISS:        413
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 285.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8784
  ROW_BUFFER_MISS:      55141
 AVG DBUS CONGESTED CYCLE: 3.963
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8839
  FULL:      44263
