<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $coutputgroup]&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TDEST -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TID -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TLAST -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TUSER -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TSTRB -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TKEEP -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TDATA -into $return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set return_group [add_wave_group return(axis) -into $cinputgroup]&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TDEST -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TID -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TLAST -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TUSER -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TSTRB -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TKEEP -into $return_group -radix hex&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TDATA -into $return_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/ap_start -into $blocksiggroup&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/ap_idle -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_decode_top/AESL_inst_decode/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_decode_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_decode_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_decode_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_dest_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_user_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_id_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_dest_V -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_decode_top/full_out_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TDEST -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TID -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TUSER -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TSTRB -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TKEEP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_out_AXI_TDATA -into $tb_return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_decode_top/full_in_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TDEST -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TID -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TUSER -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TSTRB -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TKEEP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_decode_top/full_in_AXI_TDATA -into $tb_return_group -radix hex&#xA;## save_wave_config decode.wcfg&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;find kernel block.&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;147725000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 147785 ns : File &quot;/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode.autotb.v&quot; Line 343&#xA;run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3491.473 ; gain = 0.000 ; free physical = 7694 ; free virtual = 13840&#xA;## quit" projectName="decode_11" solutionName="solution1" date="2024-02-27T15:40:40.306+0700" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:78]&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_decode_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot decode&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/decode/xsim_script.tcl&#xA;# xsim {decode} -view {{decode_dataflow_ana.wcfg}} -tclbatch {decode.tcl} -protoinst {decode.protoinst}" projectName="decode_11" solutionName="solution1" date="2024-02-27T15:40:25.491+0700" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:70]" projectName="decode_11" solutionName="solution1" date="2024-02-27T15:40:12.843+0700" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:78]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp&#xA;Compiling package ieee.numeric_std&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...&#xA;Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg&#xA;Compiling package floating_point_v7_1_14.flt_utils&#xA;Compiling package unisim.vcomponents&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.decode_flow_control_loop_pipe&#xA;Compiling module xil_defaultlib.decode_regslice_both&#xA;Compiling module xil_defaultlib.decode_regslice_both(DataWidth=4...&#xA;Compiling module xil_defaultlib.decode_regslice_both(DataWidth=2...&#xA;Compiling module xil_defaultlib.decode_regslice_both(DataWidth=1...&#xA;Compiling module xil_defaultlib.decode_regslice_both(DataWidth=5...&#xA;Compiling module xil_defaultlib.decode_regslice_both(DataWidth=6...&#xA;Compiling module xil_defaultlib.decode_castIn&#xA;Compiling module xil_defaultlib.decode_mux_63_32_1_1(ID=1,din6_W...&#xA;Compiling module xil_defaultlib.decode_mul_32s_23s_54_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_19ns_51_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_23ns_54_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_24s_55_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_25s_56_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_25ns_56_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_24ns_55_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_22ns_53_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_26ns_57_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_22s_53_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_26s_57_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_21s_52_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_18s_50_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_21ns_52_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_20s_51_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_18ns_50_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_17s_49_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_27ns_58_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_27s_58_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_16s_48_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_17ns_49_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_20ns_51_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_28ns_58_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_mul_32s_19s_51_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_29s_58_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_15ns_47_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_conv4&#xA;Compiling module xil_defaultlib.decode_upsamp4_upsam_buf4_V_Rbkb&#xA;Compiling module xil_defaultlib.decode_upsamp4&#xA;Compiling module xil_defaultlib.decode_mux_104_32_1_1(ID=1,din10...&#xA;Compiling module xil_defaultlib.decode_mul_32s_16ns_48_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_conv5&#xA;Compiling module xil_defaultlib.decode_upsamp5_upsam_buf5_V_Rcud&#xA;Compiling module xil_defaultlib.decode_upsamp5&#xA;Compiling module xil_defaultlib.decode_mux_165_32_1_1(ID=1,din16...&#xA;Compiling module xil_defaultlib.decode_mul_32s_28s_58_1_1(NUM_ST...&#xA;Compiling module xil_defaultlib.decode_mul_32s_14ns_46_1_1(NUM_S...&#xA;Compiling module xil_defaultlib.decode_conv6&#xA;Compiling module xil_defaultlib.decode_upsamp6_upsam_buf6_V_RdEe&#xA;Compiling module xil_defaultlib.decode_upsamp6&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24,op_delay...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]&#xA;Compiling module unisims_ver.x_lut1_mux2&#xA;Compiling module unisims_ver.LUT1&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xA;Compiling module xil_defaultlib.decode_fpext_32ns_64_2_no_dsp_1_...&#xA;Compiling module xil_defaultlib.decode_fpext_32ns_64_2_no_dsp_1(...&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=9,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]&#xA;Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part=&quot;xczu7ev...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part=&quot;xczu7ev...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=2)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110010010110&quot;)(0...]&#xA;Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init=&quot;1100110000111100&quot;)(0...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0,fast_inp...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_exp [\flt_exp(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xA;Compiling module xil_defaultlib.decode_fexp_32ns_32ns_32_8_fueOg...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=54,regi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.addsub_dsp [\addsub_dsp(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily=&quot;zynqupl...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily=&quot;zynq...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=56,resu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xA;Compiling module xil_defaultlib.decode_dadd_64ns_64ns_64_5_fufYi...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55)\]&#xA;Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=19,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=19)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=18,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=18,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=18,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0,fast_in...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xA;Compiling module xil_defaultlib.decode_ddiv_64ns_64ns_64_22_ng8j...&#xA;Compiling module xil_defaultlib.decode_mux_305_32_1_1(ID=1,din30...&#xA;Compiling module xil_defaultlib.decode_conv7&#xA;Compiling module xil_defaultlib.decode_castOut&#xA;Compiling module xil_defaultlib.decode_fifo_w32_d2_S_shiftReg&#xA;Compiling module xil_defaultlib.decode_fifo_w32_d2_S&#xA;Compiling module xil_defaultlib.decode_start_for_conv4_U0_shiftR...&#xA;Compiling module xil_defaultlib.decode_start_for_conv4_U0&#xA;Compiling module xil_defaultlib.decode_start_for_upsamp4_U0_shif...&#xA;Compiling module xil_defaultlib.decode_start_for_upsamp4_U0&#xA;Compiling module xil_defaultlib.decode_start_for_conv5_U0_shiftR...&#xA;Compiling module xil_defaultlib.decode_start_for_conv5_U0&#xA;Compiling module xil_defaultlib.decode_start_for_upsamp5_U0_shif...&#xA;Compiling module xil_defaultlib.decode_start_for_upsamp5_U0&#xA;Compiling module xil_defaultlib.decode_start_for_conv6_U0_shiftR...&#xA;Compiling module xil_defaultlib.decode_start_for_conv6_U0&#xA;Compiling module xil_defaultlib.decode_start_for_upsamp6_U0_shif...&#xA;Compiling module xil_defaultlib.decode_start_for_upsamp6_U0&#xA;Compiling module xil_defaultlib.decode_start_for_conv7_U0_shiftR...&#xA;Compiling module xil_defaultlib.decode_start_for_conv7_U0&#xA;Compiling module xil_defaultlib.decode_start_for_castOut_U0_shif...&#xA;Compiling module xil_defaultlib.decode_start_for_castOut_U0&#xA;Compiling module xil_defaultlib.decode&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=5)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=6)&#xA;Compiling module xil_defaultlib.AESL_axi_s_full_in_AXI&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=5)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=6)&#xA;Compiling module xil_defaultlib.AESL_axi_s_full_out_AXI&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1" projectName="decode_11" solutionName="solution1" date="2024-02-27T15:40:12.837+0700" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
