INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micha/OneDrive/Desktop/DICE/Hardware/FPGA/FT600_245_Example/src/fpga_ft600_example/tb_ft600_loopback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ft600_loopback
