

================================================================
== Vitis HLS Report for 'MLP'
================================================================
* Date:           Mon Apr 12 19:27:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_MLP_batch_nodes_600_300_s_fu_883  |MLP_batch_nodes_600_300_s  |      622|      622|  6.220 us|  6.220 us|  606|  606|  dataflow|
        |grp_MLP_batch_nodes_300_600_s_fu_926  |MLP_batch_nodes_300_600_s  |      322|      322|  3.220 us|  3.220 us|  306|  306|  dataflow|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_1                      |        ?|        ?|   3285303|          -|          -|     ?|        no|
        | + VITIS_LOOP_134_2                     |  3078000|  3078000|      5130|          -|          -|   600|        no|
        |  ++ VITIS_LOOP_137_3_VITIS_LOOP_138_4  |     4804|     4804|         6|          1|          1|  4800|       yes|
        | + VITIS_LOOP_166_5                     |   207300|   207300|       691|          -|          -|   300|        no|
        |  ++ VITIS_LOOP_170_6                   |       64|       64|         4|          -|          -|    16|        no|
        +----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      592|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|     7768|    13354|    -|
|Memory               |       64|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     1787|    -|
|Register             |        -|     -|     1115|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|     4|     8883|    15829|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+------+------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+------+------+-----+
    |grp_MLP_batch_nodes_300_600_s_fu_926  |MLP_batch_nodes_300_600_s  |        0|   1|  3813|  6376|    0|
    |grp_MLP_batch_nodes_600_300_s_fu_883  |MLP_batch_nodes_600_300_s  |        0|   1|  3955|  6892|    0|
    |mul_33s_32s_54_1_1_U587               |mul_33s_32s_54_1_1         |        0|   0|     0|    21|    0|
    |mux_164_32_1_1_U588                   |mux_164_32_1_1             |        0|   0|     0|    65|    0|
    +--------------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                                 |                           |        0|   2|  7768| 13354|    0|
    +--------------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------------------+---------------------------------+--------------+
    |               Instance               |              Module             |  Expression  |
    +--------------------------------------+---------------------------------+--------------+
    |mac_muladd_10ns_10ns_9ns_19_4_1_U589  |mac_muladd_10ns_10ns_9ns_19_4_1  |  i0 * i1 + i2|
    |mac_muladd_10ns_10ns_9ns_19_4_1_U590  |mac_muladd_10ns_10ns_9ns_19_4_1  |  i0 * i1 + i2|
    +--------------------------------------+---------------------------------+--------------+

    * Memory: 
    +------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |mlp_buf_1_V_0_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_1_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_2_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_3_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_4_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_5_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_6_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_7_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_8_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_9_U   |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_10_U  |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_11_U  |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_12_U  |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_13_U  |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_14_U  |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_1_V_15_U  |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_0_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_1_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_2_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_3_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_4_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_5_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_6_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_7_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_8_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_9_U     |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_10_U    |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_11_U    |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_12_U    |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_13_U    |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_14_U    |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_3_15_U    |MLP_mlp_buf_1_V_0  |        1|  0|   0|    0|   300|   32|     1|         9600|
    |mlp_buf_2_V_0_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_1_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_2_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_3_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_4_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_5_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_6_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_7_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_8_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_9_U   |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_10_U  |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_11_U  |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_12_U  |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_13_U  |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_14_U  |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    |mlp_buf_2_V_15_U  |MLP_mlp_buf_2_V_0  |        2|  0|   0|    0|   600|   31|     1|        18600|
    +------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                   |       64|  0|   0|    0| 19200| 1520|    48|       604800|
    +------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln132_1_fu_1005_p2                                 |         +|   0|  0|  40|          33|           4|
    |add_ln132_fu_1257_p2                                   |         +|   0|  0|  71|          64|           5|
    |add_ln137_1_fu_1144_p2                                 |         +|   0|  0|  17|          10|          10|
    |add_ln137_2_fu_1100_p2                                 |         +|   0|  0|  20|          13|           1|
    |add_ln137_fu_1112_p2                                   |         +|   0|  0|  12|           5|           1|
    |add_ln138_fu_1157_p2                                   |         +|   0|  0|  16|           9|           1|
    |add_ln166_fu_1237_p2                                   |         +|   0|  0|  16|           9|           1|
    |add_ln170_fu_1263_p2                                   |         +|   0|  0|  12|           5|           1|
    |add_ln171_fu_1283_p2                                   |         +|   0|  0|  17|          10|          10|
    |dim_out_3_fu_1088_p2                                   |         +|   0|  0|  17|          10|           1|
    |r_V_fu_983_p2                                          |         +|   0|  0|  40|          33|          23|
    |ret_V_fu_1205_p2                                       |         +|   0|  0|  61|          54|          54|
    |sub_ln132_1_fu_1035_p2                                 |         -|   0|  0|  36|           1|          29|
    |sub_ln132_fu_1019_p2                                   |         -|   0|  0|  40|           5|          33|
    |do_relu_fu_973_p2                                      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln132_fu_1079_p2                                  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln134_fu_1094_p2                                  |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln137_fu_1106_p2                                  |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln138_fu_1118_p2                                  |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln166_fu_1251_p2                                  |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln170_fu_1273_p2                                  |      icmp|   0|  0|  10|           5|           6|
    |ap_sync_grp_MLP_batch_nodes_300_600_s_fu_926_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_MLP_batch_nodes_300_600_s_fu_926_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_MLP_batch_nodes_600_300_s_fu_883_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_MLP_batch_nodes_600_300_s_fu_883_ap_ready  |        or|   0|  0|   2|           1|           1|
    |select_ln132_1_fu_1059_p3                              |    select|   0|  0|  29|           1|           1|
    |select_ln132_fu_1051_p3                                |    select|   0|  0|  29|           1|          29|
    |select_ln137_1_fu_1132_p3                              |    select|   0|  0|   5|           1|           5|
    |select_ln137_fu_1124_p3                                |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                                          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                |       xor|   0|  0|   2|           2|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0| 592|         385|         332|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5      |   9|          2|    1|          2|
    |ap_phi_mux_nn_phi_fu_842_p4  |   9|          2|    5|         10|
    |dim_out_2_reg_860            |   9|          2|    9|         18|
    |dim_out_reg_815              |   9|          2|   10|         20|
    |dim_reg_849                  |   9|          2|    9|         18|
    |indvar_flatten_reg_827       |   9|          2|   13|         26|
    |mlp_buf_1_V_0_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_0_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_10_address0      |  14|          3|    9|         27|
    |mlp_buf_1_V_10_ce0           |  14|          3|    1|          3|
    |mlp_buf_1_V_11_address0      |  14|          3|    9|         27|
    |mlp_buf_1_V_11_ce0           |  14|          3|    1|          3|
    |mlp_buf_1_V_12_address0      |  14|          3|    9|         27|
    |mlp_buf_1_V_12_ce0           |  14|          3|    1|          3|
    |mlp_buf_1_V_13_address0      |  14|          3|    9|         27|
    |mlp_buf_1_V_13_ce0           |  14|          3|    1|          3|
    |mlp_buf_1_V_14_address0      |  14|          3|    9|         27|
    |mlp_buf_1_V_14_ce0           |  14|          3|    1|          3|
    |mlp_buf_1_V_15_address0      |  14|          3|    9|         27|
    |mlp_buf_1_V_15_ce0           |  14|          3|    1|          3|
    |mlp_buf_1_V_1_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_1_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_2_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_2_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_3_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_3_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_4_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_4_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_5_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_5_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_6_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_6_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_7_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_7_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_8_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_8_ce0            |  14|          3|    1|          3|
    |mlp_buf_1_V_9_address0       |  14|          3|    9|         27|
    |mlp_buf_1_V_9_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_0_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_0_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_0_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_10_address0      |  14|          3|   10|         30|
    |mlp_buf_2_V_10_ce0           |  14|          3|    1|          3|
    |mlp_buf_2_V_10_we0           |   9|          2|    1|          2|
    |mlp_buf_2_V_11_address0      |  14|          3|   10|         30|
    |mlp_buf_2_V_11_ce0           |  14|          3|    1|          3|
    |mlp_buf_2_V_11_we0           |   9|          2|    1|          2|
    |mlp_buf_2_V_12_address0      |  14|          3|   10|         30|
    |mlp_buf_2_V_12_ce0           |  14|          3|    1|          3|
    |mlp_buf_2_V_12_we0           |   9|          2|    1|          2|
    |mlp_buf_2_V_13_address0      |  14|          3|   10|         30|
    |mlp_buf_2_V_13_ce0           |  14|          3|    1|          3|
    |mlp_buf_2_V_13_we0           |   9|          2|    1|          2|
    |mlp_buf_2_V_14_address0      |  14|          3|   10|         30|
    |mlp_buf_2_V_14_ce0           |  14|          3|    1|          3|
    |mlp_buf_2_V_14_we0           |   9|          2|    1|          2|
    |mlp_buf_2_V_15_address0      |  14|          3|   10|         30|
    |mlp_buf_2_V_15_ce0           |  14|          3|    1|          3|
    |mlp_buf_2_V_15_we0           |   9|          2|    1|          2|
    |mlp_buf_2_V_1_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_1_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_1_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_2_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_2_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_2_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_3_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_3_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_3_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_4_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_4_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_4_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_5_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_5_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_5_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_6_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_6_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_6_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_7_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_7_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_7_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_8_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_8_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_8_we0            |   9|          2|    1|          2|
    |mlp_buf_2_V_9_address0       |  14|          3|   10|         30|
    |mlp_buf_2_V_9_ce0            |  14|          3|    1|          3|
    |mlp_buf_2_V_9_we0            |   9|          2|    1|          2|
    |mlp_buf_3_0_address0         |  14|          3|    9|         27|
    |mlp_buf_3_0_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_0_we0              |   9|          2|    1|          2|
    |mlp_buf_3_10_address0        |  14|          3|    9|         27|
    |mlp_buf_3_10_ce0             |  14|          3|    1|          3|
    |mlp_buf_3_10_we0             |   9|          2|    1|          2|
    |mlp_buf_3_11_address0        |  14|          3|    9|         27|
    |mlp_buf_3_11_ce0             |  14|          3|    1|          3|
    |mlp_buf_3_11_we0             |   9|          2|    1|          2|
    |mlp_buf_3_12_address0        |  14|          3|    9|         27|
    |mlp_buf_3_12_ce0             |  14|          3|    1|          3|
    |mlp_buf_3_12_we0             |   9|          2|    1|          2|
    |mlp_buf_3_13_address0        |  14|          3|    9|         27|
    |mlp_buf_3_13_ce0             |  14|          3|    1|          3|
    |mlp_buf_3_13_we0             |   9|          2|    1|          2|
    |mlp_buf_3_14_address0        |  14|          3|    9|         27|
    |mlp_buf_3_14_ce0             |  14|          3|    1|          3|
    |mlp_buf_3_14_we0             |   9|          2|    1|          2|
    |mlp_buf_3_15_address0        |  14|          3|    9|         27|
    |mlp_buf_3_15_ce0             |  14|          3|    1|          3|
    |mlp_buf_3_15_we0             |   9|          2|    1|          2|
    |mlp_buf_3_1_address0         |  14|          3|    9|         27|
    |mlp_buf_3_1_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_1_we0              |   9|          2|    1|          2|
    |mlp_buf_3_2_address0         |  14|          3|    9|         27|
    |mlp_buf_3_2_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_2_we0              |   9|          2|    1|          2|
    |mlp_buf_3_3_address0         |  14|          3|    9|         27|
    |mlp_buf_3_3_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_3_we0              |   9|          2|    1|          2|
    |mlp_buf_3_4_address0         |  14|          3|    9|         27|
    |mlp_buf_3_4_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_4_we0              |   9|          2|    1|          2|
    |mlp_buf_3_5_address0         |  14|          3|    9|         27|
    |mlp_buf_3_5_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_5_we0              |   9|          2|    1|          2|
    |mlp_buf_3_6_address0         |  14|          3|    9|         27|
    |mlp_buf_3_6_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_6_we0              |   9|          2|    1|          2|
    |mlp_buf_3_7_address0         |  14|          3|    9|         27|
    |mlp_buf_3_7_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_7_we0              |   9|          2|    1|          2|
    |mlp_buf_3_8_address0         |  14|          3|    9|         27|
    |mlp_buf_3_8_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_8_we0              |   9|          2|    1|          2|
    |mlp_buf_3_9_address0         |  14|          3|    9|         27|
    |mlp_buf_3_9_ce0              |  14|          3|    1|          3|
    |mlp_buf_3_9_we0              |   9|          2|    1|          2|
    |nd_reg_803                   |   9|          2|   64|        128|
    |nn_1_reg_872                 |   9|          2|    5|         10|
    |nn_reg_838                   |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |1787|        388|  651|       1812|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_cast_reg_1345                                      |  54|   0|   54|          0|
    |add_ln166_reg_1432                                         |   9|   0|    9|          0|
    |add_ln170_reg_1630                                         |   5|   0|    5|          0|
    |ap_CS_fsm                                                  |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                    |   1|   0|    1|          0|
    |ap_sync_reg_grp_MLP_batch_nodes_300_600_s_fu_926_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_MLP_batch_nodes_300_600_s_fu_926_ap_ready  |   1|   0|    1|          0|
    |ap_sync_reg_grp_MLP_batch_nodes_600_300_s_fu_883_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_MLP_batch_nodes_600_300_s_fu_883_ap_ready  |   1|   0|    1|          0|
    |dim_out_2_reg_860                                          |   9|   0|    9|          0|
    |dim_out_3_reg_1364                                         |  10|   0|   10|          0|
    |dim_out_reg_815                                            |  10|   0|   10|          0|
    |dim_reg_849                                                |   9|   0|    9|          0|
    |do_relu_reg_1340                                           |   1|   0|    1|          0|
    |grp_MLP_batch_nodes_300_600_s_fu_926_ap_start_reg          |   1|   0|    1|          0|
    |grp_MLP_batch_nodes_600_300_s_fu_883_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln137_reg_1378                                        |   1|   0|    1|          0|
    |indvar_flatten_reg_827                                     |  13|   0|   13|          0|
    |mlp_buf_3_0_load_reg_1550                                  |  32|   0|   32|          0|
    |mlp_buf_3_10_load_reg_1600                                 |  32|   0|   32|          0|
    |mlp_buf_3_11_load_reg_1605                                 |  32|   0|   32|          0|
    |mlp_buf_3_12_load_reg_1610                                 |  32|   0|   32|          0|
    |mlp_buf_3_13_load_reg_1615                                 |  32|   0|   32|          0|
    |mlp_buf_3_14_load_reg_1620                                 |  32|   0|   32|          0|
    |mlp_buf_3_15_load_reg_1625                                 |  32|   0|   32|          0|
    |mlp_buf_3_1_load_reg_1555                                  |  32|   0|   32|          0|
    |mlp_buf_3_2_load_reg_1560                                  |  32|   0|   32|          0|
    |mlp_buf_3_3_load_reg_1565                                  |  32|   0|   32|          0|
    |mlp_buf_3_4_load_reg_1570                                  |  32|   0|   32|          0|
    |mlp_buf_3_5_load_reg_1575                                  |  32|   0|   32|          0|
    |mlp_buf_3_6_load_reg_1580                                  |  32|   0|   32|          0|
    |mlp_buf_3_7_load_reg_1585                                  |  32|   0|   32|          0|
    |mlp_buf_3_8_load_reg_1590                                  |  32|   0|   32|          0|
    |mlp_buf_3_9_load_reg_1595                                  |  32|   0|   32|          0|
    |nd_reg_803                                                 |  64|   0|   64|          0|
    |nn_1_reg_872                                               |   5|   0|    5|          0|
    |nn_reg_838                                                 |   5|   0|    5|          0|
    |node_embedding_V_load_reg_1427                             |  32|   0|   32|          0|
    |select_ln137_1_reg_1388                                    |   5|   0|    5|          0|
    |select_ln137_reg_1382                                      |   9|   0|    9|          0|
    |sext_ln132_1_reg_1350                                      |  60|   0|   64|          4|
    |tmp_reg_1643                                               |  32|   0|   32|          0|
    |trunc_ln132_reg_1358                                       |  10|   0|   10|          0|
    |trunc_ln137_reg_1398                                       |   4|   0|    4|          0|
    |zext_ln166_1_reg_1457                                      |   9|   0|   19|         10|
    |zext_ln166_reg_1437                                        |   9|   0|   64|         55|
    |zext_ln727_2_reg_1412                                      |  19|   0|   64|         45|
    |icmp_ln137_reg_1378                                        |  64|  32|    1|          0|
    |select_ln137_reg_1382                                      |  64|  32|    9|          0|
    |trunc_ln137_reg_1398                                       |  64|  32|    4|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |1115|  96| 1051|        114|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|               MLP|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|               MLP|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|               MLP|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|               MLP|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|               MLP|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|               MLP|  return value|
|num_of_nodes               |   in|   32|     ap_none|      num_of_nodes|        scalar|
|layer                      |   in|    3|     ap_none|             layer|        scalar|
|mlp_eps_V_address0         |  out|    3|   ap_memory|         mlp_eps_V|         array|
|mlp_eps_V_ce0              |  out|    1|   ap_memory|         mlp_eps_V|         array|
|mlp_eps_V_q0               |   in|   32|   ap_memory|         mlp_eps_V|         array|
|node_embedding_V_address0  |  out|   19|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_ce0       |  out|    1|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_q0        |   in|   32|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_address1  |  out|   19|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_ce1       |  out|    1|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_we1       |  out|    1|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_d1        |  out|   32|   ap_memory|  node_embedding_V|         array|
|message_V_address0         |  out|   19|   ap_memory|         message_V|         array|
|message_V_ce0              |  out|    1|   ap_memory|         message_V|         array|
|message_V_q0               |   in|   32|   ap_memory|         message_V|         array|
|mlp_1_weights_V_address0   |  out|   18|   ap_memory|   mlp_1_weights_V|         array|
|mlp_1_weights_V_ce0        |  out|    1|   ap_memory|   mlp_1_weights_V|         array|
|mlp_1_weights_V_q0         |   in|   32|   ap_memory|   mlp_1_weights_V|         array|
|mlp_1_bias_V_address0      |  out|   10|   ap_memory|      mlp_1_bias_V|         array|
|mlp_1_bias_V_ce0           |  out|    1|   ap_memory|      mlp_1_bias_V|         array|
|mlp_1_bias_V_q0            |   in|   32|   ap_memory|      mlp_1_bias_V|         array|
|mlp_2_weights_V_address0   |  out|   18|   ap_memory|   mlp_2_weights_V|         array|
|mlp_2_weights_V_ce0        |  out|    1|   ap_memory|   mlp_2_weights_V|         array|
|mlp_2_weights_V_q0         |   in|   32|   ap_memory|   mlp_2_weights_V|         array|
|mlp_2_bias_V_address0      |  out|    9|   ap_memory|      mlp_2_bias_V|         array|
|mlp_2_bias_V_ce0           |  out|    1|   ap_memory|      mlp_2_bias_V|         array|
|mlp_2_bias_V_q0            |   in|   32|   ap_memory|      mlp_2_bias_V|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

