library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity jumpAddrGNRT is
  port(
		i_shifted_j_addr : in std_logic_vector(31 downto 0);
		i_PCplusFour31_28 : in std_logic_vector(3 downto 0);
  	   o_J_Addr : out std_logic_vector(31 downto 0));
 end jumpAddrGNRT;

architecture mixed of jumpAddrGNRT is 

begin


	o_extended(27 downto 0) <= i_shifted_j_addr(27 downto 0);
	o_extended(31 downto 28) <= i_PCplusFour31_28(3 downto 0);
					

end mixed;