--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-15.10" *)
+(* top =  1  *)
 module verilog_primitives(in1, in2, in3, out_buf0, out_buf1, out_buf2, out_buf3, out_buf4, out_not0, out_not1, out_not2, out_xnor);
 (* src = "dut.sv:2.13-2.16" *)
 input in1;
@@ -39,20 +39,20 @@
 output out_xnor;
 wire out_xnor;
 wire _0_;
-\$_NOT_  _1_ (
-.A(in1),
-.Y(out_not0)
-);
-\$_XNOR_  _2_ (
+\$_XOR_  _1_ (
 .A(in2),
 .B(in1),
 .Y(_0_)
 );
-\$_XOR_  _3_ (
+\$_XOR_  _2_ (
 .A(_0_),
 .B(in3),
 .Y(out_xnor)
 );
+\$_NOT_  _3_ (
+.A(in1),
+.Y(out_not0)
+);
 assign out_not2 = out_not0;
 assign out_not1 = out_not0;
 assign out_buf4 = in2;
