{"vcs1":{"timestamp_begin":1727432031.725950227, "rt":14.32, "ut":12.17, "st":1.11}}
{"vcselab":{"timestamp_begin":1727432046.150823912, "rt":3.10, "ut":2.18, "st":0.15}}
{"link":{"timestamp_begin":1727432049.343970320, "rt":1.80, "ut":0.78, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727432030.971711389}
{"VCS_COMP_START_TIME": 1727432030.971711389}
{"VCS_COMP_END_TIME": 1727432068.674108426}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+SYN+prog4 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog4"}
{"vcs1": {"peak_mem": 421188}}
{"vcselab": {"peak_mem": 263536}}
