{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version " "Info: Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 14:14:24 2006 " "Info: Processing started: Wed May 10 14:14:24 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off simple_pvu -c simple_pvu " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off simple_pvu -c simple_pvu" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[23\]~1881 " "Warning: Node \"POSITION_COUNT\[23\]~1881\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[0\]~1605 " "Warning: Node \"POSITION_COUNT\[0\]~1605\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[1\]~1617 " "Warning: Node \"POSITION_COUNT\[1\]~1617\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[2\]~1629 " "Warning: Node \"POSITION_COUNT\[2\]~1629\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[3\]~1641 " "Warning: Node \"POSITION_COUNT\[3\]~1641\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[4\]~1653 " "Warning: Node \"POSITION_COUNT\[4\]~1653\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[5\]~1665 " "Warning: Node \"POSITION_COUNT\[5\]~1665\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[6\]~1677 " "Warning: Node \"POSITION_COUNT\[6\]~1677\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[7\]~1689 " "Warning: Node \"POSITION_COUNT\[7\]~1689\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[8\]~1701 " "Warning: Node \"POSITION_COUNT\[8\]~1701\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[9\]~1713 " "Warning: Node \"POSITION_COUNT\[9\]~1713\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[10\]~1725 " "Warning: Node \"POSITION_COUNT\[10\]~1725\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[11\]~1737 " "Warning: Node \"POSITION_COUNT\[11\]~1737\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[12\]~1749 " "Warning: Node \"POSITION_COUNT\[12\]~1749\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[13\]~1761 " "Warning: Node \"POSITION_COUNT\[13\]~1761\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[14\]~1773 " "Warning: Node \"POSITION_COUNT\[14\]~1773\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[15\]~1785 " "Warning: Node \"POSITION_COUNT\[15\]~1785\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[16\]~1797 " "Warning: Node \"POSITION_COUNT\[16\]~1797\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[17\]~1809 " "Warning: Node \"POSITION_COUNT\[17\]~1809\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[18\]~1821 " "Warning: Node \"POSITION_COUNT\[18\]~1821\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[19\]~1833 " "Warning: Node \"POSITION_COUNT\[19\]~1833\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[20\]~1845 " "Warning: Node \"POSITION_COUNT\[20\]~1845\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[21\]~1857 " "Warning: Node \"POSITION_COUNT\[21\]~1857\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "POSITION_COUNT\[22\]~1869 " "Warning: Node \"POSITION_COUNT\[22\]~1869\" is a latch" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[23\]~1881 " "Info: Node \"POSITION_COUNT\[23\]~1881\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[22\]~1869 " "Info: Node \"POSITION_COUNT\[22\]~1869\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[21\]~1857 " "Info: Node \"POSITION_COUNT\[21\]~1857\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[20\]~1845 " "Info: Node \"POSITION_COUNT\[20\]~1845\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[19\]~1833 " "Info: Node \"POSITION_COUNT\[19\]~1833\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[18\]~1821 " "Info: Node \"POSITION_COUNT\[18\]~1821\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[17\]~1809 " "Info: Node \"POSITION_COUNT\[17\]~1809\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[16\]~1797 " "Info: Node \"POSITION_COUNT\[16\]~1797\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[15\]~1785 " "Info: Node \"POSITION_COUNT\[15\]~1785\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[14\]~1773 " "Info: Node \"POSITION_COUNT\[14\]~1773\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[13\]~1761 " "Info: Node \"POSITION_COUNT\[13\]~1761\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[12\]~1749 " "Info: Node \"POSITION_COUNT\[12\]~1749\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[11\]~1737 " "Info: Node \"POSITION_COUNT\[11\]~1737\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[10\]~1725 " "Info: Node \"POSITION_COUNT\[10\]~1725\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[9\]~1713 " "Info: Node \"POSITION_COUNT\[9\]~1713\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[8\]~1701 " "Info: Node \"POSITION_COUNT\[8\]~1701\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[7\]~1689 " "Info: Node \"POSITION_COUNT\[7\]~1689\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[6\]~1677 " "Info: Node \"POSITION_COUNT\[6\]~1677\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[5\]~1665 " "Info: Node \"POSITION_COUNT\[5\]~1665\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[4\]~1653 " "Info: Node \"POSITION_COUNT\[4\]~1653\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[3\]~1641 " "Info: Node \"POSITION_COUNT\[3\]~1641\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[2\]~1629 " "Info: Node \"POSITION_COUNT\[2\]~1629\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[1\]~1617 " "Info: Node \"POSITION_COUNT\[1\]~1617\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Info" "ITAN_SCC_LOOP" "1 " "Info: Found combinational loop of 1 nodes" { { "Info" "ITAN_SCC_NODE" "POSITION_COUNT\[0\]~1605 " "Info: Node \"POSITION_COUNT\[0\]~1605\"" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register PREVIOUS_LATCHED_V_COUNT_Q1\[1\] register VELOCITY\[30\] 20.718 ns " "Info: Slack time is 20.718 ns for clock \"clk\" between source register \"PREVIOUS_LATCHED_V_COUNT_Q1\[1\]\" and destination register \"VELOCITY\[30\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "107.7 MHz 9.285 ns " "Info: Fmax is 107.7 MHz (period= 9.285 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "29.544 ns + Largest register register " "Info: + Largest register to register requirement is 29.544 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "30.003 ns + " "Info: + Setup relationship between source and destination is 30.003 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.003 ns " "Info: + Latch edge is 30.003 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 220 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { clk } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns VELOCITY\[30\] 2 REG LC9_7_G2 1 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC9_7_G2; Fanout = 1; REG Node = 'VELOCITY\[30\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.137 ns" { clk VELOCITY[30] } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk VELOCITY[30] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 VELOCITY[30] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 220 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { clk } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns PREVIOUS_LATCHED_V_COUNT_Q1\[1\] 2 REG LC6_9_G2 4 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC6_9_G2; Fanout = 4; REG Node = 'PREVIOUS_LATCHED_V_COUNT_Q1\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.137 ns" { clk PREVIOUS_LATCHED_V_COUNT_Q1[1] } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREVIOUS_LATCHED_V_COUNT_Q1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREVIOUS_LATCHED_V_COUNT_Q1[1] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk VELOCITY[30] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 VELOCITY[30] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREVIOUS_LATCHED_V_COUNT_Q1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREVIOUS_LATCHED_V_COUNT_Q1[1] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns - " "Info: - Micro clock to output delay of source is 0.299 ns" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns - " "Info: - Micro setup delay of destination is 0.160 ns" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk VELOCITY[30] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 VELOCITY[30] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREVIOUS_LATCHED_V_COUNT_Q1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREVIOUS_LATCHED_V_COUNT_Q1[1] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.826 ns - Longest register register " "Info: - Longest register to register delay is 8.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns PREVIOUS_LATCHED_V_COUNT_Q1\[1\] 1 REG LC6_9_G2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC6_9_G2; Fanout = 4; REG Node = 'PREVIOUS_LATCHED_V_COUNT_Q1\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { PREVIOUS_LATCHED_V_COUNT_Q1[1] } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(1.002 ns) 2.335 ns add~2508 2 COMB LC6_1_G2 2 " "Info: 2: + IC(1.189 ns) + CELL(1.002 ns) = 2.335 ns; Loc. = LC6_1_G2; Fanout = 2; COMB Node = 'add~2508'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.191 ns" { PREVIOUS_LATCHED_V_COUNT_Q1[1] add~2508 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.450 ns add~2520 3 COMB LC7_1_G2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.450 ns; Loc. = LC7_1_G2; Fanout = 2; COMB Node = 'add~2520'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2508 add~2520 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.565 ns add~2532 4 COMB LC8_1_G2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 2.565 ns; Loc. = LC8_1_G2; Fanout = 2; COMB Node = 'add~2532'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2520 add~2532 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.680 ns add~2544 5 COMB LC9_1_G2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.115 ns) = 2.680 ns; Loc. = LC9_1_G2; Fanout = 2; COMB Node = 'add~2544'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2532 add~2544 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.795 ns add~2556 6 COMB LC10_1_G2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.795 ns; Loc. = LC10_1_G2; Fanout = 2; COMB Node = 'add~2556'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2544 add~2556 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.115 ns) 3.344 ns add~2568 7 COMB LC1_3_G2 2 " "Info: 7: + IC(0.434 ns) + CELL(0.115 ns) = 3.344 ns; Loc. = LC1_3_G2; Fanout = 2; COMB Node = 'add~2568'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.549 ns" { add~2556 add~2568 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.459 ns add~2580 8 COMB LC2_3_G2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.115 ns) = 3.459 ns; Loc. = LC2_3_G2; Fanout = 2; COMB Node = 'add~2580'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2568 add~2580 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.574 ns add~2592 9 COMB LC3_3_G2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.115 ns) = 3.574 ns; Loc. = LC3_3_G2; Fanout = 2; COMB Node = 'add~2592'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2580 add~2592 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.689 ns add~2604 10 COMB LC4_3_G2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.115 ns) = 3.689 ns; Loc. = LC4_3_G2; Fanout = 2; COMB Node = 'add~2604'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2592 add~2604 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.804 ns add~2616 11 COMB LC5_3_G2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.115 ns) = 3.804 ns; Loc. = LC5_3_G2; Fanout = 2; COMB Node = 'add~2616'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2604 add~2616 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.919 ns add~2628 12 COMB LC6_3_G2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.115 ns) = 3.919 ns; Loc. = LC6_3_G2; Fanout = 2; COMB Node = 'add~2628'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2616 add~2628 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.034 ns add~2640 13 COMB LC7_3_G2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.115 ns) = 4.034 ns; Loc. = LC7_3_G2; Fanout = 2; COMB Node = 'add~2640'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2628 add~2640 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.149 ns add~2652 14 COMB LC8_3_G2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.115 ns) = 4.149 ns; Loc. = LC8_3_G2; Fanout = 2; COMB Node = 'add~2652'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2640 add~2652 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.264 ns add~2664 15 COMB LC9_3_G2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.115 ns) = 4.264 ns; Loc. = LC9_3_G2; Fanout = 2; COMB Node = 'add~2664'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2652 add~2664 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.379 ns add~2676 16 COMB LC10_3_G2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.115 ns) = 4.379 ns; Loc. = LC10_3_G2; Fanout = 2; COMB Node = 'add~2676'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2664 add~2676 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.115 ns) 4.928 ns add~2688 17 COMB LC1_5_G2 2 " "Info: 17: + IC(0.434 ns) + CELL(0.115 ns) = 4.928 ns; Loc. = LC1_5_G2; Fanout = 2; COMB Node = 'add~2688'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.549 ns" { add~2676 add~2688 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.043 ns add~2700 18 COMB LC2_5_G2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.115 ns) = 5.043 ns; Loc. = LC2_5_G2; Fanout = 2; COMB Node = 'add~2700'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2688 add~2700 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.158 ns add~2712 19 COMB LC3_5_G2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.115 ns) = 5.158 ns; Loc. = LC3_5_G2; Fanout = 2; COMB Node = 'add~2712'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2700 add~2712 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.273 ns add~2724 20 COMB LC4_5_G2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.115 ns) = 5.273 ns; Loc. = LC4_5_G2; Fanout = 2; COMB Node = 'add~2724'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2712 add~2724 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.388 ns add~2736 21 COMB LC5_5_G2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.115 ns) = 5.388 ns; Loc. = LC5_5_G2; Fanout = 2; COMB Node = 'add~2736'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2724 add~2736 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.503 ns add~2748 22 COMB LC6_5_G2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.115 ns) = 5.503 ns; Loc. = LC6_5_G2; Fanout = 2; COMB Node = 'add~2748'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2736 add~2748 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.618 ns add~2760 23 COMB LC7_5_G2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.115 ns) = 5.618 ns; Loc. = LC7_5_G2; Fanout = 2; COMB Node = 'add~2760'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2748 add~2760 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.733 ns add~2772 24 COMB LC8_5_G2 2 " "Info: 24: + IC(0.000 ns) + CELL(0.115 ns) = 5.733 ns; Loc. = LC8_5_G2; Fanout = 2; COMB Node = 'add~2772'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2760 add~2772 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.848 ns add~2784 25 COMB LC9_5_G2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.115 ns) = 5.848 ns; Loc. = LC9_5_G2; Fanout = 2; COMB Node = 'add~2784'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2772 add~2784 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 5.963 ns add~2792 26 COMB LC10_5_G2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.115 ns) = 5.963 ns; Loc. = LC10_5_G2; Fanout = 2; COMB Node = 'add~2792'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2784 add~2792 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.115 ns) 6.512 ns add~2800 27 COMB LC1_7_G2 2 " "Info: 27: + IC(0.434 ns) + CELL(0.115 ns) = 6.512 ns; Loc. = LC1_7_G2; Fanout = 2; COMB Node = 'add~2800'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.549 ns" { add~2792 add~2800 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 6.627 ns add~2808 28 COMB LC2_7_G2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.115 ns) = 6.627 ns; Loc. = LC2_7_G2; Fanout = 2; COMB Node = 'add~2808'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2800 add~2808 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 6.742 ns add~2816 29 COMB LC3_7_G2 2 " "Info: 29: + IC(0.000 ns) + CELL(0.115 ns) = 6.742 ns; Loc. = LC3_7_G2; Fanout = 2; COMB Node = 'add~2816'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2808 add~2816 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 6.857 ns add~2824 30 COMB LC4_7_G2 2 " "Info: 30: + IC(0.000 ns) + CELL(0.115 ns) = 6.857 ns; Loc. = LC4_7_G2; Fanout = 2; COMB Node = 'add~2824'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2816 add~2824 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.647 ns) 7.504 ns add~2830 31 COMB LC5_7_G2 1 " "Info: 31: + IC(0.000 ns) + CELL(0.647 ns) = 7.504 ns; Loc. = LC5_7_G2; Fanout = 1; COMB Node = 'add~2830'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.647 ns" { add~2824 add~2830 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.713 ns) 8.471 ns VELOCITY~5169 32 COMB LC7_7_G2 1 " "Info: 32: + IC(0.254 ns) + CELL(0.713 ns) = 8.471 ns; Loc. = LC7_7_G2; Fanout = 1; COMB Node = 'VELOCITY~5169'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.967 ns" { add~2830 VELOCITY~5169 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.087 ns) 8.826 ns VELOCITY\[30\] 33 REG LC9_7_G2 1 " "Info: 33: + IC(0.268 ns) + CELL(0.087 ns) = 8.826 ns; Loc. = LC9_7_G2; Fanout = 1; REG Node = 'VELOCITY\[30\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.355 ns" { VELOCITY~5169 VELOCITY[30] } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.813 ns ( 65.86 % ) " "Info: Total cell delay = 5.813 ns ( 65.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.013 ns ( 34.14 % ) " "Info: Total interconnect delay = 3.013 ns ( 34.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "8.826 ns" { PREVIOUS_LATCHED_V_COUNT_Q1[1] add~2508 add~2520 add~2532 add~2544 add~2556 add~2568 add~2580 add~2592 add~2604 add~2616 add~2628 add~2640 add~2652 add~2664 add~2676 add~2688 add~2700 add~2712 add~2724 add~2736 add~2748 add~2760 add~2772 add~2784 add~2792 add~2800 add~2808 add~2816 add~2824 add~2830 VELOCITY~5169 VELOCITY[30] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.826 ns" { PREVIOUS_LATCHED_V_COUNT_Q1[1] add~2508 add~2520 add~2532 add~2544 add~2556 add~2568 add~2580 add~2592 add~2604 add~2616 add~2628 add~2640 add~2652 add~2664 add~2676 add~2688 add~2700 add~2712 add~2724 add~2736 add~2748 add~2760 add~2772 add~2784 add~2792 add~2800 add~2808 add~2816 add~2824 add~2830 VELOCITY~5169 VELOCITY[30] } { 0.000ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.268ns } { 0.144ns 1.002ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.647ns 0.713ns 0.087ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk VELOCITY[30] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 VELOCITY[30] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREVIOUS_LATCHED_V_COUNT_Q1[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREVIOUS_LATCHED_V_COUNT_Q1[1] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "8.826 ns" { PREVIOUS_LATCHED_V_COUNT_Q1[1] add~2508 add~2520 add~2532 add~2544 add~2556 add~2568 add~2580 add~2592 add~2604 add~2616 add~2628 add~2640 add~2652 add~2664 add~2676 add~2688 add~2700 add~2712 add~2724 add~2736 add~2748 add~2760 add~2772 add~2784 add~2792 add~2800 add~2808 add~2816 add~2824 add~2830 VELOCITY~5169 VELOCITY[30] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.826 ns" { PREVIOUS_LATCHED_V_COUNT_Q1[1] add~2508 add~2520 add~2532 add~2544 add~2556 add~2568 add~2580 add~2592 add~2604 add~2616 add~2628 add~2640 add~2652 add~2664 add~2676 add~2688 add~2700 add~2712 add~2724 add~2736 add~2748 add~2760 add~2772 add~2784 add~2792 add~2800 add~2808 add~2816 add~2824 add~2830 VELOCITY~5169 VELOCITY[30] } { 0.000ns 1.189ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.268ns } { 0.144ns 1.002ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.647ns 0.713ns 0.087ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register PREV_Q1 register Q1_HAS_CHANGED 481 ps " "Info: Minimum slack time is 481 ps for clock \"clk\" between source register \"PREV_Q1\" and destination register \"Q1_HAS_CHANGED\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.485 ns + Shortest register register " "Info: + Shortest register to register delay is 0.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns PREV_Q1 1 REG LC3_8_C2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC3_8_C2; Fanout = 1; REG Node = 'PREV_Q1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { PREV_Q1 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.087 ns) 0.485 ns Q1_HAS_CHANGED 2 REG LC6_8_C2 34 " "Info: 2: + IC(0.254 ns) + CELL(0.087 ns) = 0.485 ns; Loc. = LC6_8_C2; Fanout = 34; REG Node = 'Q1_HAS_CHANGED'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.341 ns" { PREV_Q1 Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.231 ns ( 47.63 % ) " "Info: Total cell delay = 0.231 ns ( 47.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.254 ns ( 52.37 % ) " "Info: Total interconnect delay = 0.254 ns ( 52.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.485 ns" { PREV_Q1 Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.485 ns" { PREV_Q1 Q1_HAS_CHANGED } { 0.000ns 0.254ns } { 0.144ns 0.087ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.004 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.004 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 220 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { clk } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns Q1_HAS_CHANGED 2 REG LC6_8_C2 34 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC6_8_C2; Fanout = 34; REG Node = 'Q1_HAS_CHANGED'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.137 ns" { clk Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 Q1_HAS_CHANGED } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 220 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { clk } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns PREV_Q1 2 REG LC3_8_C2 1 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC3_8_C2; Fanout = 1; REG Node = 'PREV_Q1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.137 ns" { clk PREV_Q1 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREV_Q1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREV_Q1 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 Q1_HAS_CHANGED } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREV_Q1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREV_Q1 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns - " "Info: - Micro clock to output delay of source is 0.299 ns" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 275 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.303 ns + " "Info: + Micro hold delay of destination is 0.303 ns" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 Q1_HAS_CHANGED } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREV_Q1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREV_Q1 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.485 ns" { PREV_Q1 Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.485 ns" { PREV_Q1 Q1_HAS_CHANGED } { 0.000ns 0.254ns } { 0.144ns 0.087ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk Q1_HAS_CHANGED } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 Q1_HAS_CHANGED } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk PREV_Q1 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 PREV_Q1 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "POSITION_COUNT\[23\]~4841 preload clk 14.702 ns register " "Info: tsu for register \"POSITION_COUNT\[23\]~4841\" (data pin = \"preload\", clock pin = \"clk\") is 14.702 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.969 ns + Longest pin register " "Info: + Longest pin to register delay is 16.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.710 ns) 1.710 ns preload 1 PIN PIN_T9 3 " "Info: 1: + IC(0.000 ns) + CELL(1.710 ns) = 1.710 ns; Loc. = PIN_T9; Fanout = 3; PIN Node = 'preload'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { preload } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.947 ns) + CELL(0.320 ns) 5.977 ns process0~0 2 COMB LC3_3_N1 100 " "Info: 2: + IC(3.947 ns) + CELL(0.320 ns) = 5.977 ns; Loc. = LC3_3_N1; Fanout = 100; COMB Node = 'process0~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "4.267 ns" { preload process0~0 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.692 ns) 10.669 ns POSITION_COUNT\[8\]~1701 3 COMB LOOP LC4_6_S2 3 " "Info: 3: + IC(0.000 ns) + CELL(4.692 ns) = 10.669 ns; Loc. = LC4_6_S2; Fanout = 3; COMB LOOP Node = 'POSITION_COUNT\[8\]~1701'" { { "Info" "ITDB_PART_OF_SCC" "POSITION_COUNT\[8\]~1701 LC4_6_S2 " "Info: Loc. = LC4_6_S2; Node \"POSITION_COUNT\[8\]~1701\"" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { POSITION_COUNT[8]~1701 } "NODE_NAME" } "" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { POSITION_COUNT[8]~1701 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "4.692 ns" { process0~0 POSITION_COUNT[8]~1701 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.320 ns) 11.298 ns POSITION_COUNT\[8\]~4812 4 COMB LC9_6_S2 3 " "Info: 4: + IC(0.309 ns) + CELL(0.320 ns) = 11.298 ns; Loc. = LC9_6_S2; Fanout = 3; COMB Node = 'POSITION_COUNT\[8\]~4812'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.629 ns" { POSITION_COUNT[8]~1701 POSITION_COUNT[8]~4812 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.599 ns) 13.916 ns add~2600 5 COMB LC2_5_N2 2 " "Info: 5: + IC(2.019 ns) + CELL(0.599 ns) = 13.916 ns; Loc. = LC2_5_N2; Fanout = 2; COMB Node = 'add~2600'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.618 ns" { POSITION_COUNT[8]~4812 add~2600 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.031 ns add~2612 6 COMB LC3_5_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 14.031 ns; Loc. = LC3_5_N2; Fanout = 2; COMB Node = 'add~2612'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2600 add~2612 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.146 ns add~2624 7 COMB LC4_5_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.115 ns) = 14.146 ns; Loc. = LC4_5_N2; Fanout = 2; COMB Node = 'add~2624'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2612 add~2624 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.261 ns add~2636 8 COMB LC5_5_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.115 ns) = 14.261 ns; Loc. = LC5_5_N2; Fanout = 2; COMB Node = 'add~2636'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2624 add~2636 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.376 ns add~2648 9 COMB LC6_5_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.115 ns) = 14.376 ns; Loc. = LC6_5_N2; Fanout = 2; COMB Node = 'add~2648'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2636 add~2648 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.491 ns add~2660 10 COMB LC7_5_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.115 ns) = 14.491 ns; Loc. = LC7_5_N2; Fanout = 2; COMB Node = 'add~2660'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2648 add~2660 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.606 ns add~2672 11 COMB LC8_5_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.115 ns) = 14.606 ns; Loc. = LC8_5_N2; Fanout = 2; COMB Node = 'add~2672'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2660 add~2672 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.721 ns add~2684 12 COMB LC9_5_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.115 ns) = 14.721 ns; Loc. = LC9_5_N2; Fanout = 2; COMB Node = 'add~2684'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2672 add~2684 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 14.836 ns add~2696 13 COMB LC10_5_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.115 ns) = 14.836 ns; Loc. = LC10_5_N2; Fanout = 2; COMB Node = 'add~2696'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2684 add~2696 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.115 ns) 15.385 ns add~2708 14 COMB LC1_7_N2 2 " "Info: 14: + IC(0.434 ns) + CELL(0.115 ns) = 15.385 ns; Loc. = LC1_7_N2; Fanout = 2; COMB Node = 'add~2708'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.549 ns" { add~2696 add~2708 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 15.500 ns add~2720 15 COMB LC2_7_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.115 ns) = 15.500 ns; Loc. = LC2_7_N2; Fanout = 2; COMB Node = 'add~2720'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2708 add~2720 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 15.615 ns add~2732 16 COMB LC3_7_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.115 ns) = 15.615 ns; Loc. = LC3_7_N2; Fanout = 2; COMB Node = 'add~2732'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2720 add~2732 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 15.730 ns add~2744 17 COMB LC4_7_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.115 ns) = 15.730 ns; Loc. = LC4_7_N2; Fanout = 2; COMB Node = 'add~2744'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2732 add~2744 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 15.845 ns add~2756 18 COMB LC5_7_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.115 ns) = 15.845 ns; Loc. = LC5_7_N2; Fanout = 2; COMB Node = 'add~2756'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2744 add~2756 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 15.960 ns add~2768 19 COMB LC6_7_N2 1 " "Info: 19: + IC(0.000 ns) + CELL(0.115 ns) = 15.960 ns; Loc. = LC6_7_N2; Fanout = 1; COMB Node = 'add~2768'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.115 ns" { add~2756 add~2768 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.647 ns) 16.607 ns add~2778 20 COMB LC7_7_N2 1 " "Info: 20: + IC(0.000 ns) + CELL(0.647 ns) = 16.607 ns; Loc. = LC7_7_N2; Fanout = 1; COMB Node = 'add~2778'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.647 ns" { add~2768 add~2778 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.087 ns) 16.969 ns POSITION_COUNT\[23\]~4841 21 REG LC10_7_N2 2 " "Info: 21: + IC(0.275 ns) + CELL(0.087 ns) = 16.969 ns; Loc. = LC10_7_N2; Fanout = 2; REG Node = 'POSITION_COUNT\[23\]~4841'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.362 ns" { add~2778 POSITION_COUNT[23]~4841 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.985 ns ( 58.84 % ) " "Info: Total cell delay = 9.985 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.984 ns ( 41.16 % ) " "Info: Total interconnect delay = 6.984 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "16.969 ns" { preload process0~0 POSITION_COUNT[8]~1701 POSITION_COUNT[8]~4812 add~2600 add~2612 add~2624 add~2636 add~2648 add~2660 add~2672 add~2684 add~2696 add~2708 add~2720 add~2732 add~2744 add~2756 add~2768 add~2778 POSITION_COUNT[23]~4841 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "16.969 ns" { preload preload~out0 process0~0 POSITION_COUNT[8]~1701 POSITION_COUNT[8]~4812 add~2600 add~2612 add~2624 add~2636 add~2648 add~2660 add~2672 add~2684 add~2696 add~2708 add~2720 add~2732 add~2744 add~2756 add~2768 add~2778 POSITION_COUNT[23]~4841 } { 0.000ns 0.000ns 3.947ns 0.000ns 0.309ns 2.019ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.275ns } { 0.000ns 1.710ns 0.320ns 4.692ns 0.320ns 0.599ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.647ns 0.087ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.160 ns + " "Info: + Micro setup delay of destination is 0.160 ns" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 220 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { clk } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns POSITION_COUNT\[23\]~4841 2 REG LC10_7_N2 2 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC10_7_N2; Fanout = 2; REG Node = 'POSITION_COUNT\[23\]~4841'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.137 ns" { clk POSITION_COUNT[23]~4841 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk POSITION_COUNT[23]~4841 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 POSITION_COUNT[23]~4841 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "16.969 ns" { preload process0~0 POSITION_COUNT[8]~1701 POSITION_COUNT[8]~4812 add~2600 add~2612 add~2624 add~2636 add~2648 add~2660 add~2672 add~2684 add~2696 add~2708 add~2720 add~2732 add~2744 add~2756 add~2768 add~2778 POSITION_COUNT[23]~4841 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "16.969 ns" { preload preload~out0 process0~0 POSITION_COUNT[8]~1701 POSITION_COUNT[8]~4812 add~2600 add~2612 add~2624 add~2636 add~2648 add~2660 add~2672 add~2684 add~2696 add~2708 add~2720 add~2732 add~2744 add~2756 add~2768 add~2778 POSITION_COUNT[23]~4841 } { 0.000ns 0.000ns 3.947ns 0.000ns 0.309ns 2.019ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.275ns } { 0.000ns 1.710ns 0.320ns 4.692ns 0.320ns 0.599ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.647ns 0.087ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk POSITION_COUNT[23]~4841 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 POSITION_COUNT[23]~4841 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_output\[13\] data_output\[13\]~reg0 8.162 ns register " "Info: tco from clock \"clk\" to destination pin \"data_output\[13\]\" through register \"data_output\[13\]~reg0\" is 8.162 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 220 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { clk } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns data_output\[13\]~reg0 2 REG LC10_1_O2 1 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC10_1_O2; Fanout = 1; REG Node = 'data_output\[13\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.137 ns" { clk data_output[13]~reg0 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk data_output[13]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 data_output[13]~reg0 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.299 ns + " "Info: + Micro clock to output delay of source is 0.299 ns" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.436 ns + Longest register pin " "Info: + Longest register to pin delay is 5.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.144 ns) 0.144 ns data_output\[13\]~reg0 1 REG LC10_1_O2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC10_1_O2; Fanout = 1; REG Node = 'data_output\[13\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { data_output[13]~reg0 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.882 ns) + CELL(2.410 ns) 5.436 ns data_output\[13\] 2 PIN PIN_J3 0 " "Info: 2: + IC(2.882 ns) + CELL(2.410 ns) = 5.436 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'data_output\[13\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "5.292 ns" { data_output[13]~reg0 data_output[13] } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.554 ns ( 46.98 % ) " "Info: Total cell delay = 2.554 ns ( 46.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 53.02 % ) " "Info: Total interconnect delay = 2.882 ns ( 53.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "5.436 ns" { data_output[13]~reg0 data_output[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.436 ns" { data_output[13]~reg0 data_output[13] } { 0.000ns 2.882ns } { 0.144ns 2.410ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk data_output[13]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 data_output[13]~reg0 } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "5.436 ns" { data_output[13]~reg0 data_output[13] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.436 ns" { data_output[13]~reg0 data_output[13] } { 0.000ns 2.882ns } { 0.144ns 2.410ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "LATCHED_V_COUNT_Q1\[23\] rst clk -1.161 ns register " "Info: th for register \"LATCHED_V_COUNT_Q1\[23\]\" (data pin = \"rst\", clock pin = \"clk\") is -1.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.290 ns) 1.290 ns clk 1 CLK PIN_N4 220 " "Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_N4; Fanout = 220; CLK Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { clk } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.000 ns) 2.427 ns LATCHED_V_COUNT_Q1\[23\] 2 REG LC5_9_H2 5 " "Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC5_9_H2; Fanout = 5; REG Node = 'LATCHED_V_COUNT_Q1\[23\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.137 ns" { clk LATCHED_V_COUNT_Q1[23] } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 53.15 % ) " "Info: Total cell delay = 1.290 ns ( 53.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 46.85 % ) " "Info: Total interconnect delay = 1.137 ns ( 46.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk LATCHED_V_COUNT_Q1[23] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 LATCHED_V_COUNT_Q1[23] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.303 ns + " "Info: + Micro hold delay of destination is 0.303 ns" {  } { { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.891 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.360 ns) 1.360 ns rst 1 PIN PIN_F12 79 " "Info: 1: + IC(0.000 ns) + CELL(1.360 ns) = 1.360 ns; Loc. = PIN_F12; Fanout = 79; PIN Node = 'rst'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "" { rst } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.713 ns) 3.183 ns LATCHED_V_COUNT_Q1\[31\]~0 2 COMB LC3_9_H2 32 " "Info: 2: + IC(1.110 ns) + CELL(0.713 ns) = 3.183 ns; Loc. = LC3_9_H2; Fanout = 32; COMB Node = 'LATCHED_V_COUNT_Q1\[31\]~0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "1.823 ns" { rst LATCHED_V_COUNT_Q1[31]~0 } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.454 ns) 3.891 ns LATCHED_V_COUNT_Q1\[23\] 3 REG LC5_9_H2 5 " "Info: 3: + IC(0.254 ns) + CELL(0.454 ns) = 3.891 ns; Loc. = LC5_9_H2; Fanout = 5; REG Node = 'LATCHED_V_COUNT_Q1\[23\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "0.708 ns" { LATCHED_V_COUNT_Q1[31]~0 LATCHED_V_COUNT_Q1[23] } "NODE_NAME" } "" } } { "simple_pvu.vhd" "" { Text "D:/qdesigns_5_1/sub_designs/simple_pvu/simple_pvu.vhd" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.527 ns ( 64.94 % ) " "Info: Total cell delay = 2.527 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 35.06 % ) " "Info: Total interconnect delay = 1.364 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "3.891 ns" { rst LATCHED_V_COUNT_Q1[31]~0 LATCHED_V_COUNT_Q1[23] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.891 ns" { rst rst~out0 LATCHED_V_COUNT_Q1[31]~0 LATCHED_V_COUNT_Q1[23] } { 0.000ns 0.000ns 1.110ns 0.254ns } { 0.000ns 1.360ns 0.713ns 0.454ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "2.427 ns" { clk LATCHED_V_COUNT_Q1[23] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.427 ns" { clk clk~out0 LATCHED_V_COUNT_Q1[23] } { 0.000ns 0.000ns 1.137ns } { 0.000ns 1.290ns 0.000ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "simple_pvu" "UNKNOWN" "V1" "D:/qdesigns_5_1/sub_designs/simple_pvu/db/simple_pvu.quartus_db" { Floorplan "D:/qdesigns_5_1/sub_designs/simple_pvu/" "" "3.891 ns" { rst LATCHED_V_COUNT_Q1[31]~0 LATCHED_V_COUNT_Q1[23] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.891 ns" { rst rst~out0 LATCHED_V_COUNT_Q1[31]~0 LATCHED_V_COUNT_Q1[23] } { 0.000ns 0.000ns 1.110ns 0.254ns } { 0.000ns 1.360ns 0.713ns 0.454ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 10 14:14:27 2006 " "Info: Processing ended: Wed May 10 14:14:27 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
