.bsp
.idea
project
simWorkspace
target
tmp
*.v
*.class
!out/*
!src/main/scala/mylib/*.v
regbank.*
intrreg.*
