

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:48:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |       19|       19|         5|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    649|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    2640|    800|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     691|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    3331|   1517|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       3|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U20  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U21  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U22  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U23  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U24  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U25  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U26  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U27  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U28  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U29  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U30  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U31  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U32  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U33  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U34  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  48| 2640| 800|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |AB_10_d0             |         +|   0|  0|  39|          32|          32|
    |AB_11_d0             |         +|   0|  0|  39|          32|          32|
    |AB_12_d0             |         +|   0|  0|  39|          32|          32|
    |AB_13_d0             |         +|   0|  0|  39|          32|          32|
    |AB_14_d0             |         +|   0|  0|  39|          32|          32|
    |AB_15_d0             |         +|   0|  0|  39|          32|          32|
    |AB_1_d0              |         +|   0|  0|  39|          32|          32|
    |AB_2_d0              |         +|   0|  0|  39|          32|          32|
    |AB_3_d0              |         +|   0|  0|  39|          32|          32|
    |AB_4_d0              |         +|   0|  0|  39|          32|          32|
    |AB_5_d0              |         +|   0|  0|  39|          32|          32|
    |AB_6_d0              |         +|   0|  0|  39|          32|          32|
    |AB_7_d0              |         +|   0|  0|  39|          32|          32|
    |AB_8_d0              |         +|   0|  0|  39|          32|          32|
    |AB_9_d0              |         +|   0|  0|  39|          32|          32|
    |AB_d0                |         +|   0|  0|  39|          32|          32|
    |add_ln26_fu_507_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln26_fu_501_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 649|         523|         521|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_98                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |AB_10_addr_reg_941                |   4|   0|    4|          0|
    |AB_11_addr_reg_952                |   4|   0|    4|          0|
    |AB_12_addr_reg_963                |   4|   0|    4|          0|
    |AB_13_addr_reg_974                |   4|   0|    4|          0|
    |AB_14_addr_reg_985                |   4|   0|    4|          0|
    |AB_15_addr_reg_996                |   4|   0|    4|          0|
    |AB_1_addr_reg_842                 |   4|   0|    4|          0|
    |AB_2_addr_reg_853                 |   4|   0|    4|          0|
    |AB_3_addr_reg_864                 |   4|   0|    4|          0|
    |AB_4_addr_reg_875                 |   4|   0|    4|          0|
    |AB_5_addr_reg_886                 |   4|   0|    4|          0|
    |AB_6_addr_reg_897                 |   4|   0|    4|          0|
    |AB_7_addr_reg_908                 |   4|   0|    4|          0|
    |AB_8_addr_reg_919                 |   4|   0|    4|          0|
    |AB_9_addr_reg_930                 |   4|   0|    4|          0|
    |AB_addr_reg_831                   |   4|   0|    4|          0|
    |A_load_reg_811                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_1_reg_797                       |   5|   0|    5|          0|
    |i_fu_98                           |   5|   0|    5|          0|
    |mul_ln28_10_reg_947               |  32|   0|   32|          0|
    |mul_ln28_11_reg_958               |  32|   0|   32|          0|
    |mul_ln28_12_reg_969               |  32|   0|   32|          0|
    |mul_ln28_13_reg_980               |  32|   0|   32|          0|
    |mul_ln28_14_reg_991               |  32|   0|   32|          0|
    |mul_ln28_15_reg_1002              |  32|   0|   32|          0|
    |mul_ln28_1_reg_848                |  32|   0|   32|          0|
    |mul_ln28_2_reg_859                |  32|   0|   32|          0|
    |mul_ln28_3_reg_870                |  32|   0|   32|          0|
    |mul_ln28_4_reg_881                |  32|   0|   32|          0|
    |mul_ln28_5_reg_892                |  32|   0|   32|          0|
    |mul_ln28_6_reg_903                |  32|   0|   32|          0|
    |mul_ln28_7_reg_914                |  32|   0|   32|          0|
    |mul_ln28_8_reg_925                |  32|   0|   32|          0|
    |mul_ln28_9_reg_936                |  32|   0|   32|          0|
    |mul_ln28_reg_837                  |  32|   0|   32|          0|
    |i_1_reg_797                       |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 691|  32|  632|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1_Pipeline_ps_i|  return value|
|zext_ln23       |   in|    6|     ap_none|                   zext_ln23|        scalar|
|AB_15_address0  |  out|    4|   ap_memory|                       AB_15|         array|
|AB_15_ce0       |  out|    1|   ap_memory|                       AB_15|         array|
|AB_15_we0       |  out|    1|   ap_memory|                       AB_15|         array|
|AB_15_d0        |  out|   32|   ap_memory|                       AB_15|         array|
|AB_15_address1  |  out|    4|   ap_memory|                       AB_15|         array|
|AB_15_ce1       |  out|    1|   ap_memory|                       AB_15|         array|
|AB_15_q1        |   in|   32|   ap_memory|                       AB_15|         array|
|AB_14_address0  |  out|    4|   ap_memory|                       AB_14|         array|
|AB_14_ce0       |  out|    1|   ap_memory|                       AB_14|         array|
|AB_14_we0       |  out|    1|   ap_memory|                       AB_14|         array|
|AB_14_d0        |  out|   32|   ap_memory|                       AB_14|         array|
|AB_14_address1  |  out|    4|   ap_memory|                       AB_14|         array|
|AB_14_ce1       |  out|    1|   ap_memory|                       AB_14|         array|
|AB_14_q1        |   in|   32|   ap_memory|                       AB_14|         array|
|AB_13_address0  |  out|    4|   ap_memory|                       AB_13|         array|
|AB_13_ce0       |  out|    1|   ap_memory|                       AB_13|         array|
|AB_13_we0       |  out|    1|   ap_memory|                       AB_13|         array|
|AB_13_d0        |  out|   32|   ap_memory|                       AB_13|         array|
|AB_13_address1  |  out|    4|   ap_memory|                       AB_13|         array|
|AB_13_ce1       |  out|    1|   ap_memory|                       AB_13|         array|
|AB_13_q1        |   in|   32|   ap_memory|                       AB_13|         array|
|AB_12_address0  |  out|    4|   ap_memory|                       AB_12|         array|
|AB_12_ce0       |  out|    1|   ap_memory|                       AB_12|         array|
|AB_12_we0       |  out|    1|   ap_memory|                       AB_12|         array|
|AB_12_d0        |  out|   32|   ap_memory|                       AB_12|         array|
|AB_12_address1  |  out|    4|   ap_memory|                       AB_12|         array|
|AB_12_ce1       |  out|    1|   ap_memory|                       AB_12|         array|
|AB_12_q1        |   in|   32|   ap_memory|                       AB_12|         array|
|AB_11_address0  |  out|    4|   ap_memory|                       AB_11|         array|
|AB_11_ce0       |  out|    1|   ap_memory|                       AB_11|         array|
|AB_11_we0       |  out|    1|   ap_memory|                       AB_11|         array|
|AB_11_d0        |  out|   32|   ap_memory|                       AB_11|         array|
|AB_11_address1  |  out|    4|   ap_memory|                       AB_11|         array|
|AB_11_ce1       |  out|    1|   ap_memory|                       AB_11|         array|
|AB_11_q1        |   in|   32|   ap_memory|                       AB_11|         array|
|AB_10_address0  |  out|    4|   ap_memory|                       AB_10|         array|
|AB_10_ce0       |  out|    1|   ap_memory|                       AB_10|         array|
|AB_10_we0       |  out|    1|   ap_memory|                       AB_10|         array|
|AB_10_d0        |  out|   32|   ap_memory|                       AB_10|         array|
|AB_10_address1  |  out|    4|   ap_memory|                       AB_10|         array|
|AB_10_ce1       |  out|    1|   ap_memory|                       AB_10|         array|
|AB_10_q1        |   in|   32|   ap_memory|                       AB_10|         array|
|AB_9_address0   |  out|    4|   ap_memory|                        AB_9|         array|
|AB_9_ce0        |  out|    1|   ap_memory|                        AB_9|         array|
|AB_9_we0        |  out|    1|   ap_memory|                        AB_9|         array|
|AB_9_d0         |  out|   32|   ap_memory|                        AB_9|         array|
|AB_9_address1   |  out|    4|   ap_memory|                        AB_9|         array|
|AB_9_ce1        |  out|    1|   ap_memory|                        AB_9|         array|
|AB_9_q1         |   in|   32|   ap_memory|                        AB_9|         array|
|AB_8_address0   |  out|    4|   ap_memory|                        AB_8|         array|
|AB_8_ce0        |  out|    1|   ap_memory|                        AB_8|         array|
|AB_8_we0        |  out|    1|   ap_memory|                        AB_8|         array|
|AB_8_d0         |  out|   32|   ap_memory|                        AB_8|         array|
|AB_8_address1   |  out|    4|   ap_memory|                        AB_8|         array|
|AB_8_ce1        |  out|    1|   ap_memory|                        AB_8|         array|
|AB_8_q1         |   in|   32|   ap_memory|                        AB_8|         array|
|AB_7_address0   |  out|    4|   ap_memory|                        AB_7|         array|
|AB_7_ce0        |  out|    1|   ap_memory|                        AB_7|         array|
|AB_7_we0        |  out|    1|   ap_memory|                        AB_7|         array|
|AB_7_d0         |  out|   32|   ap_memory|                        AB_7|         array|
|AB_7_address1   |  out|    4|   ap_memory|                        AB_7|         array|
|AB_7_ce1        |  out|    1|   ap_memory|                        AB_7|         array|
|AB_7_q1         |   in|   32|   ap_memory|                        AB_7|         array|
|AB_6_address0   |  out|    4|   ap_memory|                        AB_6|         array|
|AB_6_ce0        |  out|    1|   ap_memory|                        AB_6|         array|
|AB_6_we0        |  out|    1|   ap_memory|                        AB_6|         array|
|AB_6_d0         |  out|   32|   ap_memory|                        AB_6|         array|
|AB_6_address1   |  out|    4|   ap_memory|                        AB_6|         array|
|AB_6_ce1        |  out|    1|   ap_memory|                        AB_6|         array|
|AB_6_q1         |   in|   32|   ap_memory|                        AB_6|         array|
|AB_5_address0   |  out|    4|   ap_memory|                        AB_5|         array|
|AB_5_ce0        |  out|    1|   ap_memory|                        AB_5|         array|
|AB_5_we0        |  out|    1|   ap_memory|                        AB_5|         array|
|AB_5_d0         |  out|   32|   ap_memory|                        AB_5|         array|
|AB_5_address1   |  out|    4|   ap_memory|                        AB_5|         array|
|AB_5_ce1        |  out|    1|   ap_memory|                        AB_5|         array|
|AB_5_q1         |   in|   32|   ap_memory|                        AB_5|         array|
|AB_4_address0   |  out|    4|   ap_memory|                        AB_4|         array|
|AB_4_ce0        |  out|    1|   ap_memory|                        AB_4|         array|
|AB_4_we0        |  out|    1|   ap_memory|                        AB_4|         array|
|AB_4_d0         |  out|   32|   ap_memory|                        AB_4|         array|
|AB_4_address1   |  out|    4|   ap_memory|                        AB_4|         array|
|AB_4_ce1        |  out|    1|   ap_memory|                        AB_4|         array|
|AB_4_q1         |   in|   32|   ap_memory|                        AB_4|         array|
|AB_3_address0   |  out|    4|   ap_memory|                        AB_3|         array|
|AB_3_ce0        |  out|    1|   ap_memory|                        AB_3|         array|
|AB_3_we0        |  out|    1|   ap_memory|                        AB_3|         array|
|AB_3_d0         |  out|   32|   ap_memory|                        AB_3|         array|
|AB_3_address1   |  out|    4|   ap_memory|                        AB_3|         array|
|AB_3_ce1        |  out|    1|   ap_memory|                        AB_3|         array|
|AB_3_q1         |   in|   32|   ap_memory|                        AB_3|         array|
|AB_2_address0   |  out|    4|   ap_memory|                        AB_2|         array|
|AB_2_ce0        |  out|    1|   ap_memory|                        AB_2|         array|
|AB_2_we0        |  out|    1|   ap_memory|                        AB_2|         array|
|AB_2_d0         |  out|   32|   ap_memory|                        AB_2|         array|
|AB_2_address1   |  out|    4|   ap_memory|                        AB_2|         array|
|AB_2_ce1        |  out|    1|   ap_memory|                        AB_2|         array|
|AB_2_q1         |   in|   32|   ap_memory|                        AB_2|         array|
|AB_1_address0   |  out|    4|   ap_memory|                        AB_1|         array|
|AB_1_ce0        |  out|    1|   ap_memory|                        AB_1|         array|
|AB_1_we0        |  out|    1|   ap_memory|                        AB_1|         array|
|AB_1_d0         |  out|   32|   ap_memory|                        AB_1|         array|
|AB_1_address1   |  out|    4|   ap_memory|                        AB_1|         array|
|AB_1_ce1        |  out|    1|   ap_memory|                        AB_1|         array|
|AB_1_q1         |   in|   32|   ap_memory|                        AB_1|         array|
|AB_address0     |  out|    4|   ap_memory|                          AB|         array|
|AB_ce0          |  out|    1|   ap_memory|                          AB|         array|
|AB_we0          |  out|    1|   ap_memory|                          AB|         array|
|AB_d0           |  out|   32|   ap_memory|                          AB|         array|
|AB_address1     |  out|    4|   ap_memory|                          AB|         array|
|AB_ce1          |  out|    1|   ap_memory|                          AB|         array|
|AB_q1           |   in|   32|   ap_memory|                          AB|         array|
|tempB_a         |   in|   32|     ap_none|                     tempB_a|        scalar|
|tempB_a_1       |   in|   32|     ap_none|                   tempB_a_1|        scalar|
|tmp_14          |   in|   32|     ap_none|                      tmp_14|        scalar|
|tmp_15          |   in|   32|     ap_none|                      tmp_15|        scalar|
|tmp_16          |   in|   32|     ap_none|                      tmp_16|        scalar|
|tmp_17          |   in|   32|     ap_none|                      tmp_17|        scalar|
|tmp_18          |   in|   32|     ap_none|                      tmp_18|        scalar|
|tmp_19          |   in|   32|     ap_none|                      tmp_19|        scalar|
|tmp_20          |   in|   32|     ap_none|                      tmp_20|        scalar|
|tmp_21          |   in|   32|     ap_none|                      tmp_21|        scalar|
|tmp_22          |   in|   32|     ap_none|                      tmp_22|        scalar|
|tmp_23          |   in|   32|     ap_none|                      tmp_23|        scalar|
|tmp_24          |   in|   32|     ap_none|                      tmp_24|        scalar|
|tmp_25          |   in|   32|     ap_none|                      tmp_25|        scalar|
|trunc_ln145_2   |   in|   32|     ap_none|               trunc_ln145_2|        scalar|
|trunc_ln145_3   |   in|   32|     ap_none|               trunc_ln145_3|        scalar|
|A_address0      |  out|   10|   ap_memory|                           A|         array|
|A_ce0           |  out|    1|   ap_memory|                           A|         array|
|A_q0            |   in|   32|   ap_memory|                           A|         array|
+----------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln145_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_3"   --->   Operation 9 'read' 'trunc_ln145_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln145_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_2"   --->   Operation 10 'read' 'trunc_ln145_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_25"   --->   Operation 11 'read' 'tmp_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_24"   --->   Operation 12 'read' 'tmp_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_23"   --->   Operation 13 'read' 'tmp_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_22"   --->   Operation 14 'read' 'tmp_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_21"   --->   Operation 15 'read' 'tmp_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_20"   --->   Operation 16 'read' 'tmp_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_19"   --->   Operation 17 'read' 'tmp_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_18"   --->   Operation 18 'read' 'tmp_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_17"   --->   Operation 19 'read' 'tmp_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_16"   --->   Operation 20 'read' 'tmp_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_15"   --->   Operation 21 'read' 'tmp_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_14"   --->   Operation 22 'read' 'tmp_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tempB_a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a_1"   --->   Operation 23 'read' 'tempB_a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tempB_a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a"   --->   Operation 24 'read' 'tempB_a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln23"   --->   Operation 25 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %i_1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 29 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i_1, i5 16" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 30 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %i_1, i5 1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 32 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc42.split, void %for.inc48.exitStub" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 33 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln26, i6 %zext_ln23_read" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 34 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 35 'zext' 'p_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %p_cast" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 36 'getelementptr' 'A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 37 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 38 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 39 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 39 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 40 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tempB_a_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 40 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 41 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 42 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 43 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_16_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 44 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_17_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 45 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_18_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 46 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_19_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 47 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_20_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 48 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_21_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 49 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_22_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 50 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_23_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 51 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_24_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 52 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_25_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 53 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 54 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 55 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i_1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 56 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 57 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 58 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tempB_a_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 59 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%AB_1_addr = getelementptr i32 %AB_1, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 60 'getelementptr' 'AB_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%AB_1_load = load i4 %AB_1_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 61 'load' 'AB_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 62 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%AB_2_addr = getelementptr i32 %AB_2, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 63 'getelementptr' 'AB_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.32ns)   --->   "%AB_2_load = load i4 %AB_2_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 64 'load' 'AB_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%AB_3_addr = getelementptr i32 %AB_3, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'getelementptr' 'AB_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (2.32ns)   --->   "%AB_3_load = load i4 %AB_3_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'load' 'AB_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 68 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%AB_4_addr = getelementptr i32 %AB_4, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 69 'getelementptr' 'AB_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%AB_4_load = load i4 %AB_4_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 70 'load' 'AB_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 71 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_16_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%AB_5_addr = getelementptr i32 %AB_5, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'getelementptr' 'AB_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.32ns)   --->   "%AB_5_load = load i4 %AB_5_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'AB_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_17_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 74 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%AB_6_addr = getelementptr i32 %AB_6, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'getelementptr' 'AB_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.32ns)   --->   "%AB_6_load = load i4 %AB_6_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 76 'load' 'AB_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_18_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%AB_7_addr = getelementptr i32 %AB_7, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'getelementptr' 'AB_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.32ns)   --->   "%AB_7_load = load i4 %AB_7_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'load' 'AB_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 80 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_19_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%AB_8_addr = getelementptr i32 %AB_8, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 81 'getelementptr' 'AB_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%AB_8_load = load i4 %AB_8_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 82 'load' 'AB_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 83 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_20_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%AB_9_addr = getelementptr i32 %AB_9, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'getelementptr' 'AB_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (2.32ns)   --->   "%AB_9_load = load i4 %AB_9_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'load' 'AB_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_21_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%AB_10_addr = getelementptr i32 %AB_10, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'getelementptr' 'AB_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.32ns)   --->   "%AB_10_load = load i4 %AB_10_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 88 'load' 'AB_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 89 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_22_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%AB_11_addr = getelementptr i32 %AB_11, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'getelementptr' 'AB_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%AB_11_load = load i4 %AB_11_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'load' 'AB_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_23_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%AB_12_addr = getelementptr i32 %AB_12, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 93 'getelementptr' 'AB_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%AB_12_load = load i4 %AB_12_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 94 'load' 'AB_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_24_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%AB_13_addr = getelementptr i32 %AB_13, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'getelementptr' 'AB_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (2.32ns)   --->   "%AB_13_load = load i4 %AB_13_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'load' 'AB_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 98 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_25_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%AB_14_addr = getelementptr i32 %AB_14, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'getelementptr' 'AB_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (2.32ns)   --->   "%AB_14_load = load i4 %AB_14_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'load' 'AB_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%AB_15_addr = getelementptr i32 %AB_15, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'getelementptr' 'AB_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (2.32ns)   --->   "%AB_15_load = load i4 %AB_15_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 103 'load' 'AB_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 104 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 104 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.19>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [E:/Xilinx/Vitis/LabB/solution3/directives.tcl:7]   --->   Operation 105 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 106 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 107 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %AB_load, i32 %mul_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 108 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28, i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 110 [1/2] (2.32ns)   --->   "%AB_1_load = load i4 %AB_1_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'load' 'AB_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %AB_1_load, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 111 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_1, i4 %AB_1_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 112 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 113 [1/2] (2.32ns)   --->   "%AB_2_load = load i4 %AB_2_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 113 'load' 'AB_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %AB_2_load, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 114 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_2, i4 %AB_2_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 115 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%AB_3_load = load i4 %AB_3_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 116 'load' 'AB_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 117 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %AB_3_load, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_3, i4 %AB_3_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 119 [1/2] (2.32ns)   --->   "%AB_4_load = load i4 %AB_4_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 119 'load' 'AB_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %AB_4_load, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 120 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_4, i4 %AB_4_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 122 [1/2] (2.32ns)   --->   "%AB_5_load = load i4 %AB_5_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'load' 'AB_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %AB_5_load, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 123 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_5, i4 %AB_5_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 124 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 125 [1/2] (2.32ns)   --->   "%AB_6_load = load i4 %AB_6_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'load' 'AB_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %AB_6_load, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_6, i4 %AB_6_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 127 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 128 [1/2] (2.32ns)   --->   "%AB_7_load = load i4 %AB_7_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 128 'load' 'AB_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 129 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %AB_7_load, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_7, i4 %AB_7_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 131 [1/2] (2.32ns)   --->   "%AB_8_load = load i4 %AB_8_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 131 'load' 'AB_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 132 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %AB_8_load, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 132 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_8, i4 %AB_8_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%AB_9_load = load i4 %AB_9_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'load' 'AB_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %AB_9_load, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 135 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_9, i4 %AB_9_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 136 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 137 [1/2] (2.32ns)   --->   "%AB_10_load = load i4 %AB_10_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 137 'load' 'AB_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 138 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %AB_10_load, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 138 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_10, i4 %AB_10_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 139 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 140 [1/2] (2.32ns)   --->   "%AB_11_load = load i4 %AB_11_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 140 'load' 'AB_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %AB_11_load, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 141 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_11, i4 %AB_11_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 142 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 143 [1/2] (2.32ns)   --->   "%AB_12_load = load i4 %AB_12_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 143 'load' 'AB_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %AB_12_load, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 144 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_12, i4 %AB_12_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 145 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 146 [1/2] (2.32ns)   --->   "%AB_13_load = load i4 %AB_13_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 146 'load' 'AB_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %AB_13_load, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 147 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_13, i4 %AB_13_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 148 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 149 [1/2] (2.32ns)   --->   "%AB_14_load = load i4 %AB_14_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 149 'load' 'AB_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %AB_14_load, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 150 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_14, i4 %AB_14_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 151 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 152 [1/2] (2.32ns)   --->   "%AB_15_load = load i4 %AB_15_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 152 'load' 'AB_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 153 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %AB_15_load, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 153 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_15, i4 %AB_15_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc42" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 155 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AB_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ tempB_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tempB_a_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln145_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln145_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000]
trunc_ln145_3_read (read             ) [ 011110]
trunc_ln145_2_read (read             ) [ 011110]
tmp_25_read        (read             ) [ 011110]
tmp_24_read        (read             ) [ 011110]
tmp_23_read        (read             ) [ 011110]
tmp_22_read        (read             ) [ 011110]
tmp_21_read        (read             ) [ 011110]
tmp_20_read        (read             ) [ 011110]
tmp_19_read        (read             ) [ 011110]
tmp_18_read        (read             ) [ 011110]
tmp_17_read        (read             ) [ 011110]
tmp_16_read        (read             ) [ 011110]
tmp_15_read        (read             ) [ 011110]
tmp_14_read        (read             ) [ 011110]
tempB_a_1_read     (read             ) [ 011110]
tempB_a_read       (read             ) [ 011110]
zext_ln23_read     (read             ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i_1                (load             ) [ 011110]
trunc_ln26         (trunc            ) [ 000000]
icmp_ln26          (icmp             ) [ 011110]
empty              (speclooptripcount) [ 000000]
add_ln26           (add              ) [ 000000]
br_ln26            (br               ) [ 000000]
tmp                (bitconcatenate   ) [ 000000]
p_cast             (zext             ) [ 000000]
A_addr             (getelementptr    ) [ 011000]
store_ln26         (store            ) [ 000000]
A_load             (load             ) [ 010110]
zext_ln26          (zext             ) [ 000000]
AB_addr            (getelementptr    ) [ 010001]
mul_ln28           (mul              ) [ 010001]
AB_1_addr          (getelementptr    ) [ 010001]
mul_ln28_1         (mul              ) [ 010001]
AB_2_addr          (getelementptr    ) [ 010001]
mul_ln28_2         (mul              ) [ 010001]
AB_3_addr          (getelementptr    ) [ 010001]
mul_ln28_3         (mul              ) [ 010001]
AB_4_addr          (getelementptr    ) [ 010001]
mul_ln28_4         (mul              ) [ 010001]
AB_5_addr          (getelementptr    ) [ 010001]
mul_ln28_5         (mul              ) [ 010001]
AB_6_addr          (getelementptr    ) [ 010001]
mul_ln28_6         (mul              ) [ 010001]
AB_7_addr          (getelementptr    ) [ 010001]
mul_ln28_7         (mul              ) [ 010001]
AB_8_addr          (getelementptr    ) [ 010001]
mul_ln28_8         (mul              ) [ 010001]
AB_9_addr          (getelementptr    ) [ 010001]
mul_ln28_9         (mul              ) [ 010001]
AB_10_addr         (getelementptr    ) [ 010001]
mul_ln28_10        (mul              ) [ 010001]
AB_11_addr         (getelementptr    ) [ 010001]
mul_ln28_11        (mul              ) [ 010001]
AB_12_addr         (getelementptr    ) [ 010001]
mul_ln28_12        (mul              ) [ 010001]
AB_13_addr         (getelementptr    ) [ 010001]
mul_ln28_13        (mul              ) [ 010001]
AB_14_addr         (getelementptr    ) [ 010001]
mul_ln28_14        (mul              ) [ 010001]
AB_15_addr         (getelementptr    ) [ 010001]
mul_ln28_15        (mul              ) [ 010001]
specpipeline_ln7   (specpipeline     ) [ 000000]
specloopname_ln26  (specloopname     ) [ 000000]
AB_load            (load             ) [ 000000]
add_ln28           (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_1_load          (load             ) [ 000000]
add_ln28_1         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_2_load          (load             ) [ 000000]
add_ln28_2         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_3_load          (load             ) [ 000000]
add_ln28_3         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_4_load          (load             ) [ 000000]
add_ln28_4         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_5_load          (load             ) [ 000000]
add_ln28_5         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_6_load          (load             ) [ 000000]
add_ln28_6         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_7_load          (load             ) [ 000000]
add_ln28_7         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_8_load          (load             ) [ 000000]
add_ln28_8         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_9_load          (load             ) [ 000000]
add_ln28_9         (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_10_load         (load             ) [ 000000]
add_ln28_10        (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_11_load         (load             ) [ 000000]
add_ln28_11        (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_12_load         (load             ) [ 000000]
add_ln28_12        (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_13_load         (load             ) [ 000000]
add_ln28_13        (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_14_load         (load             ) [ 000000]
add_ln28_14        (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
AB_15_load         (load             ) [ 000000]
add_ln28_15        (add              ) [ 000000]
store_ln28         (store            ) [ 000000]
br_ln26            (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB_15">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AB_13">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AB_12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AB_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AB_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AB_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AB_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AB_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AB_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="AB_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="AB_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="AB_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="AB_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="AB_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="AB">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tempB_a">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempB_a"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tempB_a_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempB_a_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tmp_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tmp_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tmp_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tmp_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tmp_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tmp_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_19"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="tmp_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="tmp_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_21"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="tmp_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_22"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="tmp_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="tmp_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="tmp_25">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="trunc_ln145_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="trunc_ln145_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="A">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln145_3_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln145_3_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln145_2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln145_2_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_25_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_25_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_24_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_24_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_23_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_22_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_22_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_21_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_21_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_20_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_20_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_19_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_19_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_18_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_18_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_17_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_17_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_16_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_15_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_14_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tempB_a_1_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tempB_a_1_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tempB_a_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tempB_a_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln23_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln23_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="A_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="AB_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="AB_1_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_1_addr/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="0"/>
<pin id="246" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="247" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="249" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_1_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="AB_2_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_2_addr/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="1"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="264" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_2_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="AB_3_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_3_addr/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="0"/>
<pin id="280" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="281" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="283" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_3_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="AB_4_addr_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_4_addr/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="0" slack="0"/>
<pin id="297" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="298" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="300" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_4_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="AB_5_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_5_addr/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="0"/>
<pin id="314" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="315" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="317" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_5_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="AB_6_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_6_addr/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="1"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="0"/>
<pin id="331" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="332" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_6_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="AB_7_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_7_addr/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="0"/>
<pin id="348" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="349" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_7_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="AB_8_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_8_addr/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="0"/>
<pin id="365" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="366" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="368" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_8_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="AB_9_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_9_addr/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="0" slack="0"/>
<pin id="382" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="383" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="385" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_9_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="AB_10_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="5" slack="0"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_10_addr/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="0"/>
<pin id="399" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="400" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="401" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_10_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="AB_11_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_11_addr/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="0" slack="0"/>
<pin id="416" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="417" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="419" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_11_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="AB_12_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_12_addr/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="0" slack="0"/>
<pin id="433" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="434" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="435" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="436" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_12_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="AB_13_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_13_addr/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="0" slack="0"/>
<pin id="450" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="451" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="453" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_13_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="AB_14_addr_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_14_addr/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="0" slack="0"/>
<pin id="467" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="468" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="470" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_14_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="AB_15_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_15_addr/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="0" slack="0"/>
<pin id="484" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="485" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="487" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_15_load/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln0_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="i_1_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln26_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln26_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="0" index="1" bw="5" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln26_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln26_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="5" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="0" index="1" bw="32" slack="2"/>
<pin id="534" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="1"/>
<pin id="537" dir="0" index="1" bw="32" slack="2"/>
<pin id="538" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="0" index="1" bw="32" slack="2"/>
<pin id="542" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="0" index="1" bw="32" slack="2"/>
<pin id="546" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="0" index="1" bw="32" slack="2"/>
<pin id="550" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="2"/>
<pin id="554" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="0" index="1" bw="32" slack="2"/>
<pin id="558" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="0" index="1" bw="32" slack="2"/>
<pin id="562" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="0" index="1" bw="32" slack="2"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="0" index="1" bw="32" slack="2"/>
<pin id="570" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="0" index="1" bw="32" slack="2"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="2"/>
<pin id="578" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_11/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="2"/>
<pin id="582" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_12/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="0" index="1" bw="32" slack="2"/>
<pin id="586" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_13/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="0" index="1" bw="32" slack="2"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_14/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="0" index="1" bw="32" slack="2"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_15/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln26_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="3"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln28_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln28_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="1"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln28_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln28_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="1"/>
<pin id="635" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln28_4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln28_5_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="1"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln28_6_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="1"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln28_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="1"/>
<pin id="659" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln28_8_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="1"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln28_9_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="1"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln28_10_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln28_11_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="1"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln28_12_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="1"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln28_13_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_13/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln28_14_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_14/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln28_15_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="1"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_15/5 "/>
</bind>
</comp>

<comp id="710" class="1005" name="i_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="0"/>
<pin id="712" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="717" class="1005" name="trunc_ln145_3_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="2"/>
<pin id="719" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_3_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="trunc_ln145_2_read_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="2"/>
<pin id="724" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_2_read "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_25_read_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="2"/>
<pin id="729" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_25_read "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_24_read_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="2"/>
<pin id="734" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24_read "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_23_read_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="2"/>
<pin id="739" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23_read "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_22_read_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="2"/>
<pin id="744" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_read "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_21_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="2"/>
<pin id="749" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_21_read "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_20_read_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="2"/>
<pin id="754" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_19_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="2"/>
<pin id="759" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_18_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="2"/>
<pin id="764" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_17_read_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_read "/>
</bind>
</comp>

<comp id="772" class="1005" name="tmp_16_read_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="2"/>
<pin id="774" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_read "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_15_read_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2"/>
<pin id="779" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_read "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_14_read_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2"/>
<pin id="784" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14_read "/>
</bind>
</comp>

<comp id="787" class="1005" name="tempB_a_1_read_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="2"/>
<pin id="789" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempB_a_1_read "/>
</bind>
</comp>

<comp id="792" class="1005" name="tempB_a_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempB_a_read "/>
</bind>
</comp>

<comp id="797" class="1005" name="i_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="3"/>
<pin id="799" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="icmp_ln26_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="3"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="806" class="1005" name="A_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="10" slack="1"/>
<pin id="808" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="A_load_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="831" class="1005" name="AB_addr_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="1"/>
<pin id="833" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="837" class="1005" name="mul_ln28_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="842" class="1005" name="AB_1_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="4" slack="1"/>
<pin id="844" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_1_addr "/>
</bind>
</comp>

<comp id="848" class="1005" name="mul_ln28_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="AB_2_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="1"/>
<pin id="855" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_2_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="mul_ln28_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="AB_3_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="1"/>
<pin id="866" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_3_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="mul_ln28_3_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="875" class="1005" name="AB_4_addr_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="4" slack="1"/>
<pin id="877" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_4_addr "/>
</bind>
</comp>

<comp id="881" class="1005" name="mul_ln28_4_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_4 "/>
</bind>
</comp>

<comp id="886" class="1005" name="AB_5_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="4" slack="1"/>
<pin id="888" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_5_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="mul_ln28_5_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_5 "/>
</bind>
</comp>

<comp id="897" class="1005" name="AB_6_addr_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="1"/>
<pin id="899" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_6_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="mul_ln28_6_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_6 "/>
</bind>
</comp>

<comp id="908" class="1005" name="AB_7_addr_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="4" slack="1"/>
<pin id="910" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_7_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="mul_ln28_7_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_7 "/>
</bind>
</comp>

<comp id="919" class="1005" name="AB_8_addr_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="1"/>
<pin id="921" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_8_addr "/>
</bind>
</comp>

<comp id="925" class="1005" name="mul_ln28_8_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_8 "/>
</bind>
</comp>

<comp id="930" class="1005" name="AB_9_addr_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="4" slack="1"/>
<pin id="932" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_9_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="mul_ln28_9_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="1"/>
<pin id="938" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_9 "/>
</bind>
</comp>

<comp id="941" class="1005" name="AB_10_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="4" slack="1"/>
<pin id="943" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_10_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="mul_ln28_10_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_10 "/>
</bind>
</comp>

<comp id="952" class="1005" name="AB_11_addr_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="1"/>
<pin id="954" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_11_addr "/>
</bind>
</comp>

<comp id="958" class="1005" name="mul_ln28_11_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_11 "/>
</bind>
</comp>

<comp id="963" class="1005" name="AB_12_addr_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="4" slack="1"/>
<pin id="965" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_12_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="mul_ln28_12_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_12 "/>
</bind>
</comp>

<comp id="974" class="1005" name="AB_13_addr_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="1"/>
<pin id="976" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_13_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="mul_ln28_13_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_13 "/>
</bind>
</comp>

<comp id="985" class="1005" name="AB_14_addr_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="4" slack="1"/>
<pin id="987" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_14_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="mul_ln28_14_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="1"/>
<pin id="993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_14 "/>
</bind>
</comp>

<comp id="996" class="1005" name="AB_15_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="4" slack="1"/>
<pin id="998" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_15_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="mul_ln28_15_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="64" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="70" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="54" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="70" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="72" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="86" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="233"><net_src comp="217" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="250"><net_src comp="234" pin="3"/><net_sink comp="241" pin=2"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="86" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="267"><net_src comp="251" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="284"><net_src comp="268" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="86" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="301"><net_src comp="285" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="86" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="318"><net_src comp="302" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="335"><net_src comp="319" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="352"><net_src comp="336" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="86" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="369"><net_src comp="353" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="86" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="386"><net_src comp="370" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="86" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="403"><net_src comp="387" pin="3"/><net_sink comp="394" pin=2"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="86" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="420"><net_src comp="404" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="426"><net_src comp="8" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="86" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="437"><net_src comp="421" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="443"><net_src comp="6" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="86" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="454"><net_src comp="438" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="86" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="471"><net_src comp="455" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="477"><net_src comp="2" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="86" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="488"><net_src comp="472" pin="3"/><net_sink comp="479" pin=2"/></net>

<net id="493"><net_src comp="74" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="494" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="494" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="497" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="198" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="530"><net_src comp="507" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="602"><net_src comp="595" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="605"><net_src comp="595" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="606"><net_src comp="595" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="607"><net_src comp="595" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="608"><net_src comp="595" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="609"><net_src comp="595" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="610"><net_src comp="595" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="611"><net_src comp="595" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="612"><net_src comp="595" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="613"><net_src comp="595" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="618"><net_src comp="224" pin="7"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="614" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="624"><net_src comp="241" pin="7"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="620" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="630"><net_src comp="258" pin="7"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="626" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="636"><net_src comp="275" pin="7"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="632" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="642"><net_src comp="292" pin="7"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="638" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="648"><net_src comp="309" pin="7"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="644" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="654"><net_src comp="326" pin="7"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="650" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="660"><net_src comp="343" pin="7"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="656" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="666"><net_src comp="360" pin="7"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="662" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="672"><net_src comp="377" pin="7"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="668" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="678"><net_src comp="394" pin="7"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="674" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="684"><net_src comp="411" pin="7"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="680" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="690"><net_src comp="428" pin="7"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="686" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="696"><net_src comp="445" pin="7"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="692" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="702"><net_src comp="462" pin="7"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="698" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="708"><net_src comp="479" pin="7"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="704" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="713"><net_src comp="98" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="720"><net_src comp="102" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="725"><net_src comp="108" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="730"><net_src comp="114" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="735"><net_src comp="120" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="740"><net_src comp="126" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="745"><net_src comp="132" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="750"><net_src comp="138" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="755"><net_src comp="144" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="760"><net_src comp="150" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="765"><net_src comp="156" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="770"><net_src comp="162" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="775"><net_src comp="168" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="780"><net_src comp="174" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="785"><net_src comp="180" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="790"><net_src comp="186" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="795"><net_src comp="192" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="800"><net_src comp="494" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="805"><net_src comp="501" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="204" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="814"><net_src comp="211" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="820"><net_src comp="811" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="821"><net_src comp="811" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="822"><net_src comp="811" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="823"><net_src comp="811" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="824"><net_src comp="811" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="825"><net_src comp="811" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="826"><net_src comp="811" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="827"><net_src comp="811" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="828"><net_src comp="811" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="829"><net_src comp="811" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="830"><net_src comp="811" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="834"><net_src comp="217" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="840"><net_src comp="531" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="845"><net_src comp="234" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="851"><net_src comp="535" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="856"><net_src comp="251" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="862"><net_src comp="539" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="867"><net_src comp="268" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="873"><net_src comp="543" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="878"><net_src comp="285" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="884"><net_src comp="547" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="889"><net_src comp="302" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="895"><net_src comp="551" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="900"><net_src comp="319" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="906"><net_src comp="555" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="911"><net_src comp="336" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="917"><net_src comp="559" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="922"><net_src comp="353" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="928"><net_src comp="563" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="933"><net_src comp="370" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="935"><net_src comp="930" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="939"><net_src comp="567" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="944"><net_src comp="387" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="950"><net_src comp="571" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="955"><net_src comp="404" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="961"><net_src comp="575" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="966"><net_src comp="421" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="972"><net_src comp="579" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="977"><net_src comp="438" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="983"><net_src comp="583" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="988"><net_src comp="455" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="994"><net_src comp="587" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="999"><net_src comp="472" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1005"><net_src comp="591" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="704" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB_15 | {5 }
	Port: AB_14 | {5 }
	Port: AB_13 | {5 }
	Port: AB_12 | {5 }
	Port: AB_11 | {5 }
	Port: AB_10 | {5 }
	Port: AB_9 | {5 }
	Port: AB_8 | {5 }
	Port: AB_7 | {5 }
	Port: AB_6 | {5 }
	Port: AB_5 | {5 }
	Port: AB_4 | {5 }
	Port: AB_3 | {5 }
	Port: AB_2 | {5 }
	Port: AB_1 | {5 }
	Port: AB | {5 }
	Port: A | {}
 - Input state : 
	Port: Loop_1_proc1_Pipeline_ps_i : zext_ln23 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_15 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_14 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_13 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_12 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_11 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_10 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_9 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_8 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_7 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_6 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_5 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_4 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_3 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_2 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB_1 | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB | {4 5 }
	Port: Loop_1_proc1_Pipeline_ps_i : tempB_a | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tempB_a_1 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_14 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_15 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_16 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_17 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_18 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_19 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_20 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_21 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_22 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_23 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_24 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_25 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : trunc_ln145_2 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : trunc_ln145_3 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		trunc_ln26 : 2
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		tmp : 3
		p_cast : 4
		A_addr : 5
		A_load : 6
		store_ln26 : 3
	State 2
	State 3
	State 4
		AB_addr : 1
		AB_load : 2
		AB_1_addr : 1
		AB_1_load : 2
		AB_2_addr : 1
		AB_2_load : 2
		AB_3_addr : 1
		AB_3_load : 2
		AB_4_addr : 1
		AB_4_load : 2
		AB_5_addr : 1
		AB_5_load : 2
		AB_6_addr : 1
		AB_6_load : 2
		AB_7_addr : 1
		AB_7_load : 2
		AB_8_addr : 1
		AB_8_load : 2
		AB_9_addr : 1
		AB_9_load : 2
		AB_10_addr : 1
		AB_10_load : 2
		AB_11_addr : 1
		AB_11_load : 2
		AB_12_addr : 1
		AB_12_load : 2
		AB_13_addr : 1
		AB_13_load : 2
		AB_14_addr : 1
		AB_14_load : 2
		AB_15_addr : 1
		AB_15_load : 2
	State 5
		add_ln28 : 1
		store_ln28 : 2
		add_ln28_1 : 1
		store_ln28 : 2
		add_ln28_2 : 1
		store_ln28 : 2
		add_ln28_3 : 1
		store_ln28 : 2
		add_ln28_4 : 1
		store_ln28 : 2
		add_ln28_5 : 1
		store_ln28 : 2
		add_ln28_6 : 1
		store_ln28 : 2
		add_ln28_7 : 1
		store_ln28 : 2
		add_ln28_8 : 1
		store_ln28 : 2
		add_ln28_9 : 1
		store_ln28 : 2
		add_ln28_10 : 1
		store_ln28 : 2
		add_ln28_11 : 1
		store_ln28 : 2
		add_ln28_12 : 1
		store_ln28 : 2
		add_ln28_13 : 1
		store_ln28 : 2
		add_ln28_14 : 1
		store_ln28 : 2
		add_ln28_15 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_531           |    3    |   165   |    50   |
|          |           grp_fu_535           |    3    |   165   |    50   |
|          |           grp_fu_539           |    3    |   165   |    50   |
|          |           grp_fu_543           |    3    |   165   |    50   |
|          |           grp_fu_547           |    3    |   165   |    50   |
|          |           grp_fu_551           |    3    |   165   |    50   |
|          |           grp_fu_555           |    3    |   165   |    50   |
|    mul   |           grp_fu_559           |    3    |   165   |    50   |
|          |           grp_fu_563           |    3    |   165   |    50   |
|          |           grp_fu_567           |    3    |   165   |    50   |
|          |           grp_fu_571           |    3    |   165   |    50   |
|          |           grp_fu_575           |    3    |   165   |    50   |
|          |           grp_fu_579           |    3    |   165   |    50   |
|          |           grp_fu_583           |    3    |   165   |    50   |
|          |           grp_fu_587           |    3    |   165   |    50   |
|          |           grp_fu_591           |    3    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln26_fu_507        |    0    |    0    |    13   |
|          |         add_ln28_fu_614        |    0    |    0    |    39   |
|          |        add_ln28_1_fu_620       |    0    |    0    |    39   |
|          |        add_ln28_2_fu_626       |    0    |    0    |    39   |
|          |        add_ln28_3_fu_632       |    0    |    0    |    39   |
|          |        add_ln28_4_fu_638       |    0    |    0    |    39   |
|          |        add_ln28_5_fu_644       |    0    |    0    |    39   |
|          |        add_ln28_6_fu_650       |    0    |    0    |    39   |
|    add   |        add_ln28_7_fu_656       |    0    |    0    |    39   |
|          |        add_ln28_8_fu_662       |    0    |    0    |    39   |
|          |        add_ln28_9_fu_668       |    0    |    0    |    39   |
|          |       add_ln28_10_fu_674       |    0    |    0    |    39   |
|          |       add_ln28_11_fu_680       |    0    |    0    |    39   |
|          |       add_ln28_12_fu_686       |    0    |    0    |    39   |
|          |       add_ln28_13_fu_692       |    0    |    0    |    39   |
|          |       add_ln28_14_fu_698       |    0    |    0    |    39   |
|          |       add_ln28_15_fu_704       |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln26_fu_501        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          | trunc_ln145_3_read_read_fu_102 |    0    |    0    |    0    |
|          | trunc_ln145_2_read_read_fu_108 |    0    |    0    |    0    |
|          |     tmp_25_read_read_fu_114    |    0    |    0    |    0    |
|          |     tmp_24_read_read_fu_120    |    0    |    0    |    0    |
|          |     tmp_23_read_read_fu_126    |    0    |    0    |    0    |
|          |     tmp_22_read_read_fu_132    |    0    |    0    |    0    |
|          |     tmp_21_read_read_fu_138    |    0    |    0    |    0    |
|          |     tmp_20_read_read_fu_144    |    0    |    0    |    0    |
|   read   |     tmp_19_read_read_fu_150    |    0    |    0    |    0    |
|          |     tmp_18_read_read_fu_156    |    0    |    0    |    0    |
|          |     tmp_17_read_read_fu_162    |    0    |    0    |    0    |
|          |     tmp_16_read_read_fu_168    |    0    |    0    |    0    |
|          |     tmp_15_read_read_fu_174    |    0    |    0    |    0    |
|          |     tmp_14_read_read_fu_180    |    0    |    0    |    0    |
|          |   tempB_a_1_read_read_fu_186   |    0    |    0    |    0    |
|          |    tempB_a_read_read_fu_192    |    0    |    0    |    0    |
|          |   zext_ln23_read_read_fu_198   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln26_fu_497       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_513           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |          p_cast_fu_521         |    0    |    0    |    0    |
|          |        zext_ln26_fu_595        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    48   |   2640  |   1446  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    AB_10_addr_reg_941    |    4   |
|    AB_11_addr_reg_952    |    4   |
|    AB_12_addr_reg_963    |    4   |
|    AB_13_addr_reg_974    |    4   |
|    AB_14_addr_reg_985    |    4   |
|    AB_15_addr_reg_996    |    4   |
|     AB_1_addr_reg_842    |    4   |
|     AB_2_addr_reg_853    |    4   |
|     AB_3_addr_reg_864    |    4   |
|     AB_4_addr_reg_875    |    4   |
|     AB_5_addr_reg_886    |    4   |
|     AB_6_addr_reg_897    |    4   |
|     AB_7_addr_reg_908    |    4   |
|     AB_8_addr_reg_919    |    4   |
|     AB_9_addr_reg_930    |    4   |
|      AB_addr_reg_831     |    4   |
|      A_addr_reg_806      |   10   |
|      A_load_reg_811      |   32   |
|        i_1_reg_797       |    5   |
|         i_reg_710        |    5   |
|     icmp_ln26_reg_802    |    1   |
|    mul_ln28_10_reg_947   |   32   |
|    mul_ln28_11_reg_958   |   32   |
|    mul_ln28_12_reg_969   |   32   |
|    mul_ln28_13_reg_980   |   32   |
|    mul_ln28_14_reg_991   |   32   |
|   mul_ln28_15_reg_1002   |   32   |
|    mul_ln28_1_reg_848    |   32   |
|    mul_ln28_2_reg_859    |   32   |
|    mul_ln28_3_reg_870    |   32   |
|    mul_ln28_4_reg_881    |   32   |
|    mul_ln28_5_reg_892    |   32   |
|    mul_ln28_6_reg_903    |   32   |
|    mul_ln28_7_reg_914    |   32   |
|    mul_ln28_8_reg_925    |   32   |
|    mul_ln28_9_reg_936    |   32   |
|     mul_ln28_reg_837     |   32   |
|  tempB_a_1_read_reg_787  |   32   |
|   tempB_a_read_reg_792   |   32   |
|    tmp_14_read_reg_782   |   32   |
|    tmp_15_read_reg_777   |   32   |
|    tmp_16_read_reg_772   |   32   |
|    tmp_17_read_reg_767   |   32   |
|    tmp_18_read_reg_762   |   32   |
|    tmp_19_read_reg_757   |   32   |
|    tmp_20_read_reg_752   |   32   |
|    tmp_21_read_reg_747   |   32   |
|    tmp_22_read_reg_742   |   32   |
|    tmp_23_read_reg_737   |   32   |
|    tmp_24_read_reg_732   |   32   |
|    tmp_25_read_reg_727   |   32   |
|trunc_ln145_2_read_reg_722|   32   |
|trunc_ln145_3_read_reg_717|   32   |
+--------------------------+--------+
|           Total          |  1141  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_211 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_224 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_241 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_258 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_275 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_292 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_309 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_326 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_343 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_360 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_377 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_394 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_411 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_428 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_445 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_462 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_479 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  26.996 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  2640  |  1446  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   153  |
|  Register |    -   |    -   |  1141  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   26   |  3781  |  1599  |
+-----------+--------+--------+--------+--------+
