{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668497928666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668497928666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 08:38:48 2022 " "Processing started: Tue Nov 15 08:38:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668497928666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497928666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497928666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668497928884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668497928884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_controller-Behav " "Found design unit 1: VGA_controller-Behav" {  } { { "VGA_controller.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/VGA_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934151 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/VGA_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaPLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgaPLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaPLL-rtl " "Found design unit 1: vgaPLL-rtl" {  } { { "vgaPLL.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/vgaPLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934151 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaPLL " "Found entity 1: vgaPLL" {  } { { "vgaPLL.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/vgaPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaPLL/vgaPLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaPLL/vgaPLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaPLL_0002 " "Found entity 1: vgaPLL_0002" {  } { { "vgaPLL/vgaPLL_0002.v" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/vgaPLL/vgaPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronous_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file synchronous_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronous_counter-behav " "Found design unit 1: synchronous_counter-behav" {  } { { "synchronous_counter.vhdl" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/synchronous_counter.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934152 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronous_counter " "Found entity 1: synchronous_counter" {  } { { "synchronous_counter.vhdl" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/synchronous_counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_r-SYN " "Found design unit 1: img_rom_r-SYN" {  } { { "img_rom_r.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_r.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934152 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_r " "Found entity 1: img_rom_r" {  } { { "img_rom_r.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_r.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_g-SYN " "Found design unit 1: img_rom_g-SYN" {  } { { "img_rom_g.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_g.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934153 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_g " "Found entity 1: img_rom_g" {  } { { "img_rom_g.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_g.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_b-SYN " "Found design unit 1: img_rom_b-SYN" {  } { { "img_rom_b.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_b.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934153 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_b " "Found entity 1: img_rom_b" {  } { { "img_rom_b.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934153 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VGA_R\";  expecting \";\" VGA_controller_mem.vhd(200) " "VHDL syntax error at VGA_controller_mem.vhd(200) near text \"VGA_R\";  expecting \";\"" {  } { { "VGA_controller_mem.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/VGA_controller_mem.vhd" 200 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_controller_mem.vhd 0 0 " "Found 0 design units, including 0 entities, in source file VGA_controller_mem.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_g_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_g_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_g_2-SYN " "Found design unit 1: img_rom_g_2-SYN" {  } { { "img_rom_g_2.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_g_2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934154 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_g_2 " "Found entity 1: img_rom_g_2" {  } { { "img_rom_g_2.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_g_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_r_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_r_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_r_2-SYN " "Found design unit 1: img_rom_r_2-SYN" {  } { { "img_rom_r_2.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_r_2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934154 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_r_2 " "Found entity 1: img_rom_r_2" {  } { { "img_rom_r_2.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_r_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom_b_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom_b_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom_b_2-SYN " "Found design unit 1: img_rom_b_2-SYN" {  } { { "img_rom_b_2.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_b_2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934155 ""} { "Info" "ISGN_ENTITY_NAME" "1 img_rom_b_2 " "Found entity 1: img_rom_b_2" {  } { { "img_rom_b_2.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab3/img_rom_b_2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668497934155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934155 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668497934243 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 15 08:38:54 2022 " "Processing ended: Tue Nov 15 08:38:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668497934243 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668497934243 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668497934243 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668497934243 ""}
