# Proposal: ARM Cortex-M System Initialization & Configuration Framework

## Summary
Create a comprehensive, layered system initialization framework for ARM Cortex-M microcontrollers. This framework provides FPU enablement, cache configuration, MPU setup, and vendor-specific system initialization while maximizing code reuse across different ARM cores (M0/M3/M4/M7/M33) and vendors (ST, Microchip, NXP, etc).

## Motivation
Currently, the Alloy framework lacks proper system initialization beyond basic startup code:

### What We Have ‚úÖ
- ‚úÖ `startup_common.hpp` - Runtime initialization (.data, .bss, C++ constructors)
- ‚úÖ `startup.cpp` - Board-specific vector tables and Reset_Handler
- ‚úÖ Linker scripts (`.ld`) - Memory layout
- ‚úÖ Clock configuration - **Just implemented!**

### What's Missing ‚ùå
- ‚ùå **FPU Configuration** - No hardware floating point enablement (M4F/M7 run in software mode)
- ‚ùå **Cache Configuration** - No I-Cache/D-Cache setup (M7 performance loss)
- ‚ùå **MPU Configuration** - No memory protection (security risk)
- ‚ùå **SystemInit()** - No vendor-specific initialization
- ‚ùå **Power/Voltage Scaling** - No optimization for performance vs power
- ‚ùå **Debug Configuration** - No debug interface setup
- ‚ùå **Layered Architecture** - Code duplicated across vendors

This leads to:
1. **Performance Loss** - FPU disabled = 10-100x slower floating point
2. **Memory Waste** - Cache disabled = slower code execution on M7
3. **Security Risk** - No MPU = no memory protection
4. **Code Duplication** - Same FPU code repeated for each vendor
5. **Hard to Maintain** - Changes require updates in multiple places

## Goals

### 1. **Layered Architecture** (Maximum Code Reuse)
Create a 3-layer system:
- **Layer 1**: Common ARM Cortex-M code (all cores)
- **Layer 2**: Core-specific code (M0/M3/M4/M7/M33)
- **Layer 3**: Vendor-specific code (ST/Microchip/NXP/etc)

### 2. **Feature Detection** (Compile-Time)
Use feature macros to detect capabilities:
```cpp
#if defined(__FPU_PRESENT) && (__FPU_PRESENT == 1)
    // Enable FPU
#endif
```

### 3. **Type-Safe Configuration** (Template-Based)
```cpp
// Configure M7 with FPU + Cache
using SystemInit = ArmCortexM7Init<
    EnableFpu::Yes,
    EnableCache::Yes,
    EnableMpu::No
>;
SystemInit::configure();
```

### 4. **Vendor Independence** (Abstract Interfaces)
Vendor code only handles vendor-specific peripherals (RCC, PMC, etc).
ARM core features (FPU, Cache, MPU) are handled by common code.

## Design

### Directory Structure
```
src/startup/
‚îú‚îÄ‚îÄ arm_cortex_m/                      # Layer 1: Common to ALL ARM Cortex-M
‚îÇ   ‚îú‚îÄ‚îÄ core_common.hpp                # SCB, NVIC, SysTick (all cores)
‚îÇ   ‚îú‚îÄ‚îÄ nvic.hpp                       # Interrupt controller
‚îÇ   ‚îú‚îÄ‚îÄ systick.hpp                    # System tick timer
‚îÇ   ‚îî‚îÄ‚îÄ scb.hpp                        # System Control Block
‚îÇ
‚îú‚îÄ‚îÄ arm_cortex_m0/                     # Layer 2: Cortex-M0/M0+ Specific
‚îÇ   ‚îú‚îÄ‚îÄ cortex_m0_init.hpp             # M0 initialization
‚îÇ   ‚îî‚îÄ‚îÄ mpu_m0.hpp                     # MPU (if present)
‚îÇ
‚îú‚îÄ‚îÄ arm_cortex_m3/                     # Layer 2: Cortex-M3 Specific
‚îÇ   ‚îú‚îÄ‚îÄ cortex_m3_init.hpp             # M3 initialization
‚îÇ   ‚îî‚îÄ‚îÄ mpu_m3.hpp                     # MPU (8 regions)
‚îÇ
‚îú‚îÄ‚îÄ arm_cortex_m4/                     # Layer 2: Cortex-M4/M4F Specific
‚îÇ   ‚îú‚îÄ‚îÄ cortex_m4_init.hpp             # M4 initialization
‚îÇ   ‚îú‚îÄ‚îÄ fpu_m4.hpp                     # FPU single precision
‚îÇ   ‚îú‚îÄ‚îÄ dsp_m4.hpp                     # DSP instructions
‚îÇ   ‚îî‚îÄ‚îÄ mpu_m4.hpp                     # MPU (8 regions)
‚îÇ
‚îú‚îÄ‚îÄ arm_cortex_m7/                     # Layer 2: Cortex-M7 Specific
‚îÇ   ‚îú‚îÄ‚îÄ cortex_m7_init.hpp             # M7 initialization
‚îÇ   ‚îú‚îÄ‚îÄ fpu_m7.hpp                     # FPU single/double precision
‚îÇ   ‚îú‚îÄ‚îÄ cache_m7.hpp                   # I-Cache + D-Cache
‚îÇ   ‚îú‚îÄ‚îÄ mpu_m7.hpp                     # MPU (16 regions)
‚îÇ   ‚îî‚îÄ‚îÄ tcm_m7.hpp                     # Tightly Coupled Memory
‚îÇ
‚îî‚îÄ‚îÄ arm_cortex_m33/                    # Layer 2: Cortex-M33 Specific
    ‚îú‚îÄ‚îÄ cortex_m33_init.hpp            # M33 initialization
    ‚îú‚îÄ‚îÄ fpu_m33.hpp                    # FPU (optional)
    ‚îú‚îÄ‚îÄ mpu_m33.hpp                    # MPU (8/16 regions)
    ‚îú‚îÄ‚îÄ trustzone_m33.hpp              # TrustZone-M
    ‚îî‚îÄ‚îÄ sau_m33.hpp                    # Security Attribution Unit

src/hal/vendors/
‚îú‚îÄ‚îÄ st/
‚îÇ   ‚îú‚îÄ‚îÄ stm32f1/                       # Layer 3: ST STM32F1 (M3)
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ system_stm32f1.hpp         # RCC, Flash, PWR
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ clock.hpp                  # ‚úÖ Already implemented
‚îÇ   ‚îú‚îÄ‚îÄ stm32f4/                       # Layer 3: ST STM32F4 (M4F)
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ system_stm32f4.hpp         # RCC, Flash, PWR, Voltage Scaling
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ clock.hpp                  # ‚úÖ Already implemented
‚îÇ   ‚îî‚îÄ‚îÄ stm32f7/                       # Layer 3: ST STM32F7 (M7)
‚îÇ       ‚îú‚îÄ‚îÄ system_stm32f7.hpp         # RCC, Flash, PWR, Overdrive
‚îÇ       ‚îî‚îÄ‚îÄ clock.hpp                  # ‚úÖ Already implemented
‚îÇ
‚îú‚îÄ‚îÄ atmel/
‚îÇ   ‚îî‚îÄ‚îÄ same70/                        # Layer 3: Microchip SAME70 (M7)
‚îÇ       ‚îú‚îÄ‚îÄ system_same70.hpp          # PMC, EFC, SUPC
‚îÇ       ‚îî‚îÄ‚îÄ clock.hpp                  # ‚úÖ Already implemented
‚îÇ
‚îî‚îÄ‚îÄ raspberrypi/
    ‚îî‚îÄ‚îÄ rp2040/                        # Layer 3: RP2040 (M0+)
        ‚îú‚îÄ‚îÄ system_rp2040.hpp          # XOSC, PLL, RESETS
        ‚îî‚îÄ‚îÄ clock.hpp                  # ‚úÖ Already implemented
```

### Feature Matrix
| Feature | M0/M0+ | M3 | M4 | M4F | M7 | M33 | M55 |
|---------|--------|----|----|-----|----|----|-----|
| NVIC | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common |
| SysTick | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common | ‚úÖ Common |
| MPU | Optional | ‚úÖ M3 (8) | ‚úÖ M3 (8) | ‚úÖ M3 (8) | ‚úÖ M7 (16) | ‚úÖ M33 | ‚úÖ M55 |
| FPU | ‚ùå | ‚ùå | ‚ùå | ‚úÖ M4F | ‚úÖ M7 | ‚úÖ M33 | ‚úÖ M55 |
| Cache | ‚ùå | ‚ùå | ‚ùå | ‚ùå | ‚úÖ M7 | ‚ùå | ‚úÖ M55 |
| DSP | ‚ùå | ‚ùå | ‚úÖ M4 | ‚úÖ M4 | ‚úÖ M7 | ‚úÖ M33 | ‚úÖ M55 |
| TrustZone | ‚ùå | ‚ùå | ‚ùå | ‚ùå | ‚ùå | ‚úÖ M33 | ‚úÖ M55 |
| Clock | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor |
| Flash | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor |
| Power | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor | üü† Vendor |

## Implementation Strategy

### Phase 1: Core Common (All ARM Cortex-M)
**Files**: `src/startup/arm_cortex_m/`
- ‚úÖ Already have `startup_common.hpp` (data/bss/constructors)
- ‚ûï Add `core_common.hpp` (SCB, NVIC, SysTick registers)
- ‚ûï Add `nvic.hpp` (interrupt configuration)
- ‚ûï Add `systick.hpp` (system tick configuration)

### Phase 2: Cortex-M4 Features (FPU)
**Files**: `src/startup/arm_cortex_m4/`
- ‚ûï `fpu_m4.hpp` - Enable single precision FPU
- ‚ûï `mpu_m4.hpp` - Configure 8-region MPU
- ‚ûï `cortex_m4_init.hpp` - M4 initialization

### Phase 3: Cortex-M7 Features (FPU + Cache)
**Files**: `src/startup/arm_cortex_m7/`
- ‚ûï `fpu_m7.hpp` - Enable single/double precision FPU
- ‚ûï `cache_m7.hpp` - Enable I-Cache + D-Cache
- ‚ûï `mpu_m7.hpp` - Configure 16-region MPU
- ‚ûï `cortex_m7_init.hpp` - M7 initialization

### Phase 4: Vendor Integration (ST STM32F4/F7, SAME70)
**Files**: `src/hal/vendors/{vendor}/{family}/system_*.hpp`
- ‚ûï STM32F4: `system_stm32f4.hpp` (RCC, Flash, PWR, Voltage Scaling)
- ‚ûï STM32F7: `system_stm32f7.hpp` (RCC, Flash, PWR, Overdrive)
- ‚ûï SAME70: `system_same70.hpp` (PMC, EFC, SUPC)

### Phase 5: Update Board Startup Files
**Files**: `boards/{board}/startup.cpp`
- Update to call new `SystemInit()` function
- Enable FPU/Cache/MPU as appropriate for core

## Benefits

### Performance
- **10-100x faster** floating point math (FPU enabled)
- **2-3x faster** code execution on M7 (cache enabled)
- **Deterministic timing** with proper cache configuration

### Code Reuse
- **80% less duplication** - FPU code shared across all M4F/M7 devices
- **Easy to add new vendors** - Just implement vendor-specific parts
- **Consistent API** - Same configuration across all devices

### Security
- **Memory protection** - MPU prevents buffer overflows
- **Stack/heap separation** - MPU enforces boundaries
- **Code region protection** - Prevent code injection

### Developer Experience
- **Type-safe configuration** - Compile-time feature detection
- **Self-documenting** - Clear layering shows what's common vs specific
- **Easy to understand** - Obvious where to add new features

## Success Criteria

1. ‚úÖ **FPU enabled** on all M4F/M7 boards
2. ‚úÖ **Cache enabled** on all M7 boards (STM32F7, SAME70)
3. ‚úÖ **Code reuse > 80%** - Most code shared across vendors
4. ‚úÖ **No performance regression** - Existing code runs same or faster
5. ‚úÖ **Compile-time feature detection** - No runtime overhead
6. ‚úÖ **Documentation** - Each layer documented with examples

## Non-Goals
- ‚ùå Runtime feature detection (compile-time only)
- ‚ùå Support for non-ARM architectures (keep focused)
- ‚ùå Bootloader/secure boot (separate proposal)
- ‚ùå Power management APIs (separate proposal)

## Risks & Mitigation

### Risk 1: Breaking Existing Code
**Mitigation**: All changes are additive. Existing startup code continues to work.

### Risk 2: Increased Complexity
**Mitigation**: Clear layering makes it obvious what goes where. Examples provided.

### Risk 3: Vendor Differences
**Mitigation**: Layer 3 (vendor) handles all vendor-specific behavior.

## Timeline
- Phase 1 (Core Common): 2 hours
- Phase 2 (M4 Features): 3 hours
- Phase 3 (M7 Features): 4 hours
- Phase 4 (Vendor Integration): 5 hours
- Phase 5 (Board Updates): 2 hours
**Total**: ~16 hours

## Related Work
- ‚úÖ Clock configuration (just completed!)
- üîÑ RTOS support (benefits from proper FPU/Cache setup)
- üîÑ Memory analysis (benefits from MPU configuration)
