<profile>

<section name = "Vivado HLS Report for 'transpose_last_two_d'" level="0">
<item name = "Date">Mon Nov 25 13:05:52 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">attention.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.356 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">26, 26, 0.260 us, 0.260 us, 26, 26, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TRANSPOSE_LAST_TWO_DIMS_LOOP_1_TRANSPOSE_LAST_TWO_DIMS_LOOP_2">24, 24, 3, 2, 2, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 90, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 270, -</column>
<column name="Register">-, -, 94, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln203_fu_344_p2">+, 0, 0, 8, 5, 5</column>
<column name="add_ln246_fu_288_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_fu_294_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_fu_380_p2">+, 0, 0, 10, 2, 1</column>
<column name="sub_ln203_fu_334_p2">-, 0, 0, 8, 5, 5</column>
<column name="icmp_ln246_fu_282_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln247_fu_300_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="or_ln203_1_fu_385_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln203_2_fu_401_p2">or, 0, 0, 5, 5, 2</column>
<column name="or_ln203_fu_364_p2">or, 0, 0, 5, 5, 1</column>
<column name="select_ln249_1_fu_314_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln249_fu_306_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_0_phi_fu_264_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_253_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_j_0_phi_fu_275_p4">9, 2, 2, 4</column>
<column name="i_0_reg_260">9, 2, 3, 6</column>
<column name="indvar_flatten_reg_249">9, 2, 4, 8</column>
<column name="j_0_reg_271">9, 2, 2, 4</column>
<column name="output_0_V_address0">15, 3, 4, 12</column>
<column name="output_0_V_address1">15, 3, 4, 12</column>
<column name="output_0_V_d0">15, 3, 32, 96</column>
<column name="output_0_V_d1">15, 3, 32, 96</column>
<column name="output_1_V_address0">15, 3, 4, 12</column>
<column name="output_1_V_address1">15, 3, 4, 12</column>
<column name="output_1_V_d0">15, 3, 32, 96</column>
<column name="output_1_V_d1">15, 3, 32, 96</column>
<column name="output_2_V_address0">15, 3, 4, 12</column>
<column name="output_2_V_address1">15, 3, 4, 12</column>
<column name="output_2_V_d0">15, 3, 32, 96</column>
<column name="output_2_V_d1">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln246_reg_421">4, 0, 4, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_0_reg_260">3, 0, 3, 0</column>
<column name="icmp_ln246_reg_417">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_249">4, 0, 4, 0</column>
<column name="input_2_V_load_reg_464">32, 0, 32, 0</column>
<column name="input_3_V_load_reg_471">32, 0, 32, 0</column>
<column name="j_0_reg_271">2, 0, 2, 0</column>
<column name="j_reg_478">2, 0, 2, 0</column>
<column name="select_ln249_1_reg_431">3, 0, 3, 0</column>
<column name="select_ln249_reg_426">2, 0, 2, 0</column>
<column name="tmp_reg_436">3, 0, 5, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, transpose_last_two_d, return value</column>
<column name="input_0_V_address0">out, 4, ap_memory, input_0_V, array</column>
<column name="input_0_V_ce0">out, 1, ap_memory, input_0_V, array</column>
<column name="input_0_V_q0">in, 32, ap_memory, input_0_V, array</column>
<column name="input_1_V_address0">out, 4, ap_memory, input_1_V, array</column>
<column name="input_1_V_ce0">out, 1, ap_memory, input_1_V, array</column>
<column name="input_1_V_q0">in, 32, ap_memory, input_1_V, array</column>
<column name="input_2_V_address0">out, 4, ap_memory, input_2_V, array</column>
<column name="input_2_V_ce0">out, 1, ap_memory, input_2_V, array</column>
<column name="input_2_V_q0">in, 32, ap_memory, input_2_V, array</column>
<column name="input_3_V_address0">out, 4, ap_memory, input_3_V, array</column>
<column name="input_3_V_ce0">out, 1, ap_memory, input_3_V, array</column>
<column name="input_3_V_q0">in, 32, ap_memory, input_3_V, array</column>
<column name="output_0_V_address0">out, 4, ap_memory, output_0_V, array</column>
<column name="output_0_V_ce0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_we0">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_d0">out, 32, ap_memory, output_0_V, array</column>
<column name="output_0_V_address1">out, 4, ap_memory, output_0_V, array</column>
<column name="output_0_V_ce1">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_we1">out, 1, ap_memory, output_0_V, array</column>
<column name="output_0_V_d1">out, 32, ap_memory, output_0_V, array</column>
<column name="output_1_V_address0">out, 4, ap_memory, output_1_V, array</column>
<column name="output_1_V_ce0">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_we0">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_d0">out, 32, ap_memory, output_1_V, array</column>
<column name="output_1_V_address1">out, 4, ap_memory, output_1_V, array</column>
<column name="output_1_V_ce1">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_we1">out, 1, ap_memory, output_1_V, array</column>
<column name="output_1_V_d1">out, 32, ap_memory, output_1_V, array</column>
<column name="output_2_V_address0">out, 4, ap_memory, output_2_V, array</column>
<column name="output_2_V_ce0">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_we0">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_d0">out, 32, ap_memory, output_2_V, array</column>
<column name="output_2_V_address1">out, 4, ap_memory, output_2_V, array</column>
<column name="output_2_V_ce1">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_we1">out, 1, ap_memory, output_2_V, array</column>
<column name="output_2_V_d1">out, 32, ap_memory, output_2_V, array</column>
</table>
</item>
</section>
</profile>
