
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shred_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a20 <.init>:
  401a20:	stp	x29, x30, [sp, #-16]!
  401a24:	mov	x29, sp
  401a28:	bl	402870 <__fxstatat@plt+0x920>
  401a2c:	ldp	x29, x30, [sp], #16
  401a30:	ret

Disassembly of section .plt:

0000000000401a40 <mbrtowc@plt-0x20>:
  401a40:	stp	x16, x30, [sp, #-16]!
  401a44:	adrp	x16, 41d000 <__fxstatat@plt+0x1b0b0>
  401a48:	ldr	x17, [x16, #4088]
  401a4c:	add	x16, x16, #0xff8
  401a50:	br	x17
  401a54:	nop
  401a58:	nop
  401a5c:	nop

0000000000401a60 <mbrtowc@plt>:
  401a60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a64:	ldr	x17, [x16]
  401a68:	add	x16, x16, #0x0
  401a6c:	br	x17

0000000000401a70 <memcpy@plt>:
  401a70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a74:	ldr	x17, [x16, #8]
  401a78:	add	x16, x16, #0x8
  401a7c:	br	x17

0000000000401a80 <memmove@plt>:
  401a80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a84:	ldr	x17, [x16, #16]
  401a88:	add	x16, x16, #0x10
  401a8c:	br	x17

0000000000401a90 <_exit@plt>:
  401a90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401a94:	ldr	x17, [x16, #24]
  401a98:	add	x16, x16, #0x18
  401a9c:	br	x17

0000000000401aa0 <strlen@plt>:
  401aa0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401aa4:	ldr	x17, [x16, #32]
  401aa8:	add	x16, x16, #0x20
  401aac:	br	x17

0000000000401ab0 <__sprintf_chk@plt>:
  401ab0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ab4:	ldr	x17, [x16, #40]
  401ab8:	add	x16, x16, #0x28
  401abc:	br	x17

0000000000401ac0 <exit@plt>:
  401ac0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ac4:	ldr	x17, [x16, #48]
  401ac8:	add	x16, x16, #0x30
  401acc:	br	x17

0000000000401ad0 <error@plt>:
  401ad0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ad4:	ldr	x17, [x16, #56]
  401ad8:	add	x16, x16, #0x38
  401adc:	br	x17

0000000000401ae0 <fdatasync@plt>:
  401ae0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ae4:	ldr	x17, [x16, #64]
  401ae8:	add	x16, x16, #0x40
  401aec:	br	x17

0000000000401af0 <getuid@plt>:
  401af0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401af4:	ldr	x17, [x16, #72]
  401af8:	add	x16, x16, #0x48
  401afc:	br	x17

0000000000401b00 <__cxa_atexit@plt>:
  401b00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b04:	ldr	x17, [x16, #80]
  401b08:	add	x16, x16, #0x50
  401b0c:	br	x17

0000000000401b10 <setvbuf@plt>:
  401b10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b14:	ldr	x17, [x16, #88]
  401b18:	add	x16, x16, #0x58
  401b1c:	br	x17

0000000000401b20 <lseek@plt>:
  401b20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b24:	ldr	x17, [x16, #96]
  401b28:	add	x16, x16, #0x60
  401b2c:	br	x17

0000000000401b30 <__fpending@plt>:
  401b30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b34:	ldr	x17, [x16, #104]
  401b38:	add	x16, x16, #0x68
  401b3c:	br	x17

0000000000401b40 <localeconv@plt>:
  401b40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b44:	ldr	x17, [x16, #112]
  401b48:	add	x16, x16, #0x70
  401b4c:	br	x17

0000000000401b50 <fileno@plt>:
  401b50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b54:	ldr	x17, [x16, #120]
  401b58:	add	x16, x16, #0x78
  401b5c:	br	x17

0000000000401b60 <__memcpy_chk@plt>:
  401b60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b64:	ldr	x17, [x16, #128]
  401b68:	add	x16, x16, #0x80
  401b6c:	br	x17

0000000000401b70 <fclose@plt>:
  401b70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b74:	ldr	x17, [x16, #136]
  401b78:	add	x16, x16, #0x88
  401b7c:	br	x17

0000000000401b80 <fsync@plt>:
  401b80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b84:	ldr	x17, [x16, #144]
  401b88:	add	x16, x16, #0x90
  401b8c:	br	x17

0000000000401b90 <getpid@plt>:
  401b90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401b94:	ldr	x17, [x16, #152]
  401b98:	add	x16, x16, #0x98
  401b9c:	br	x17

0000000000401ba0 <nl_langinfo@plt>:
  401ba0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ba4:	ldr	x17, [x16, #160]
  401ba8:	add	x16, x16, #0xa0
  401bac:	br	x17

0000000000401bb0 <fopen@plt>:
  401bb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bb4:	ldr	x17, [x16, #168]
  401bb8:	add	x16, x16, #0xa8
  401bbc:	br	x17

0000000000401bc0 <time@plt>:
  401bc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bc4:	ldr	x17, [x16, #176]
  401bc8:	add	x16, x16, #0xb0
  401bcc:	br	x17

0000000000401bd0 <malloc@plt>:
  401bd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bd4:	ldr	x17, [x16, #184]
  401bd8:	add	x16, x16, #0xb8
  401bdc:	br	x17

0000000000401be0 <chmod@plt>:
  401be0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401be4:	ldr	x17, [x16, #192]
  401be8:	add	x16, x16, #0xc0
  401bec:	br	x17

0000000000401bf0 <open@plt>:
  401bf0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401bf4:	ldr	x17, [x16, #200]
  401bf8:	add	x16, x16, #0xc8
  401bfc:	br	x17

0000000000401c00 <__strcpy_chk@plt>:
  401c00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c04:	ldr	x17, [x16, #208]
  401c08:	add	x16, x16, #0xd0
  401c0c:	br	x17

0000000000401c10 <getppid@plt>:
  401c10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c14:	ldr	x17, [x16, #216]
  401c18:	add	x16, x16, #0xd8
  401c1c:	br	x17

0000000000401c20 <strncmp@plt>:
  401c20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c24:	ldr	x17, [x16, #224]
  401c28:	add	x16, x16, #0xe0
  401c2c:	br	x17

0000000000401c30 <bindtextdomain@plt>:
  401c30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c34:	ldr	x17, [x16, #232]
  401c38:	add	x16, x16, #0xe8
  401c3c:	br	x17

0000000000401c40 <__libc_start_main@plt>:
  401c40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c44:	ldr	x17, [x16, #240]
  401c48:	add	x16, x16, #0xf0
  401c4c:	br	x17

0000000000401c50 <__printf_chk@plt>:
  401c50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c54:	ldr	x17, [x16, #248]
  401c58:	add	x16, x16, #0xf8
  401c5c:	br	x17

0000000000401c60 <memset@plt>:
  401c60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c64:	ldr	x17, [x16, #256]
  401c68:	add	x16, x16, #0x100
  401c6c:	br	x17

0000000000401c70 <fdopen@plt>:
  401c70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c74:	ldr	x17, [x16, #264]
  401c78:	add	x16, x16, #0x108
  401c7c:	br	x17

0000000000401c80 <gettimeofday@plt>:
  401c80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c84:	ldr	x17, [x16, #272]
  401c88:	add	x16, x16, #0x110
  401c8c:	br	x17

0000000000401c90 <__strtoul_internal@plt>:
  401c90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401c94:	ldr	x17, [x16, #280]
  401c98:	add	x16, x16, #0x118
  401c9c:	br	x17

0000000000401ca0 <calloc@plt>:
  401ca0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ca4:	ldr	x17, [x16, #288]
  401ca8:	add	x16, x16, #0x120
  401cac:	br	x17

0000000000401cb0 <realloc@plt>:
  401cb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cb4:	ldr	x17, [x16, #296]
  401cb8:	add	x16, x16, #0x128
  401cbc:	br	x17

0000000000401cc0 <getpagesize@plt>:
  401cc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cc4:	ldr	x17, [x16, #304]
  401cc8:	add	x16, x16, #0x130
  401ccc:	br	x17

0000000000401cd0 <close@plt>:
  401cd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cd4:	ldr	x17, [x16, #312]
  401cd8:	add	x16, x16, #0x138
  401cdc:	br	x17

0000000000401ce0 <strrchr@plt>:
  401ce0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ce4:	ldr	x17, [x16, #320]
  401ce8:	add	x16, x16, #0x140
  401cec:	br	x17

0000000000401cf0 <__gmon_start__@plt>:
  401cf0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401cf4:	ldr	x17, [x16, #328]
  401cf8:	add	x16, x16, #0x148
  401cfc:	br	x17

0000000000401d00 <write@plt>:
  401d00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d04:	ldr	x17, [x16, #336]
  401d08:	add	x16, x16, #0x150
  401d0c:	br	x17

0000000000401d10 <abort@plt>:
  401d10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d14:	ldr	x17, [x16, #344]
  401d18:	add	x16, x16, #0x158
  401d1c:	br	x17

0000000000401d20 <mbsinit@plt>:
  401d20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d24:	ldr	x17, [x16, #352]
  401d28:	add	x16, x16, #0x160
  401d2c:	br	x17

0000000000401d30 <__overflow@plt>:
  401d30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d34:	ldr	x17, [x16, #360]
  401d38:	add	x16, x16, #0x168
  401d3c:	br	x17

0000000000401d40 <fread_unlocked@plt>:
  401d40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d44:	ldr	x17, [x16, #368]
  401d48:	add	x16, x16, #0x170
  401d4c:	br	x17

0000000000401d50 <memcmp@plt>:
  401d50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d54:	ldr	x17, [x16, #376]
  401d58:	add	x16, x16, #0x178
  401d5c:	br	x17

0000000000401d60 <textdomain@plt>:
  401d60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d64:	ldr	x17, [x16, #384]
  401d68:	add	x16, x16, #0x180
  401d6c:	br	x17

0000000000401d70 <getopt_long@plt>:
  401d70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d74:	ldr	x17, [x16, #392]
  401d78:	add	x16, x16, #0x188
  401d7c:	br	x17

0000000000401d80 <__fprintf_chk@plt>:
  401d80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d84:	ldr	x17, [x16, #400]
  401d88:	add	x16, x16, #0x190
  401d8c:	br	x17

0000000000401d90 <strcmp@plt>:
  401d90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401d94:	ldr	x17, [x16, #408]
  401d98:	add	x16, x16, #0x198
  401d9c:	br	x17

0000000000401da0 <__ctype_b_loc@plt>:
  401da0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401da4:	ldr	x17, [x16, #416]
  401da8:	add	x16, x16, #0x1a0
  401dac:	br	x17

0000000000401db0 <fseeko@plt>:
  401db0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401db4:	ldr	x17, [x16, #424]
  401db8:	add	x16, x16, #0x1a8
  401dbc:	br	x17

0000000000401dc0 <free@plt>:
  401dc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401dc4:	ldr	x17, [x16, #432]
  401dc8:	add	x16, x16, #0x1b0
  401dcc:	br	x17

0000000000401dd0 <sync@plt>:
  401dd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401dd4:	ldr	x17, [x16, #440]
  401dd8:	add	x16, x16, #0x1b8
  401ddc:	br	x17

0000000000401de0 <renameat2@plt>:
  401de0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401de4:	ldr	x17, [x16, #448]
  401de8:	add	x16, x16, #0x1c0
  401dec:	br	x17

0000000000401df0 <__ctype_get_mb_cur_max@plt>:
  401df0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401df4:	ldr	x17, [x16, #456]
  401df8:	add	x16, x16, #0x1c8
  401dfc:	br	x17

0000000000401e00 <getgid@plt>:
  401e00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e04:	ldr	x17, [x16, #464]
  401e08:	add	x16, x16, #0x1d0
  401e0c:	br	x17

0000000000401e10 <renameat@plt>:
  401e10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e14:	ldr	x17, [x16, #472]
  401e18:	add	x16, x16, #0x1d8
  401e1c:	br	x17

0000000000401e20 <strchr@plt>:
  401e20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e24:	ldr	x17, [x16, #480]
  401e28:	add	x16, x16, #0x1e0
  401e2c:	br	x17

0000000000401e30 <fwrite@plt>:
  401e30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e34:	ldr	x17, [x16, #488]
  401e38:	add	x16, x16, #0x1e8
  401e3c:	br	x17

0000000000401e40 <__read_chk@plt>:
  401e40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e44:	ldr	x17, [x16, #496]
  401e48:	add	x16, x16, #0x1f0
  401e4c:	br	x17

0000000000401e50 <fcntl@plt>:
  401e50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e54:	ldr	x17, [x16, #504]
  401e58:	add	x16, x16, #0x1f8
  401e5c:	br	x17

0000000000401e60 <fflush@plt>:
  401e60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e64:	ldr	x17, [x16, #512]
  401e68:	add	x16, x16, #0x200
  401e6c:	br	x17

0000000000401e70 <__explicit_bzero_chk@plt>:
  401e70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e74:	ldr	x17, [x16, #520]
  401e78:	add	x16, x16, #0x208
  401e7c:	br	x17

0000000000401e80 <isatty@plt>:
  401e80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e84:	ldr	x17, [x16, #528]
  401e88:	add	x16, x16, #0x210
  401e8c:	br	x17

0000000000401e90 <__fxstat@plt>:
  401e90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401e94:	ldr	x17, [x16, #536]
  401e98:	add	x16, x16, #0x218
  401e9c:	br	x17

0000000000401ea0 <dcgettext@plt>:
  401ea0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ea4:	ldr	x17, [x16, #544]
  401ea8:	add	x16, x16, #0x220
  401eac:	br	x17

0000000000401eb0 <fputs_unlocked@plt>:
  401eb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401eb4:	ldr	x17, [x16, #552]
  401eb8:	add	x16, x16, #0x228
  401ebc:	br	x17

0000000000401ec0 <__freading@plt>:
  401ec0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ec4:	ldr	x17, [x16, #560]
  401ec8:	add	x16, x16, #0x230
  401ecc:	br	x17

0000000000401ed0 <ftruncate@plt>:
  401ed0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ed4:	ldr	x17, [x16, #568]
  401ed8:	add	x16, x16, #0x238
  401edc:	br	x17

0000000000401ee0 <iswprint@plt>:
  401ee0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ee4:	ldr	x17, [x16, #576]
  401ee8:	add	x16, x16, #0x240
  401eec:	br	x17

0000000000401ef0 <__assert_fail@plt>:
  401ef0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401ef4:	ldr	x17, [x16, #584]
  401ef8:	add	x16, x16, #0x248
  401efc:	br	x17

0000000000401f00 <__errno_location@plt>:
  401f00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f04:	ldr	x17, [x16, #592]
  401f08:	add	x16, x16, #0x250
  401f0c:	br	x17

0000000000401f10 <getenv@plt>:
  401f10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f14:	ldr	x17, [x16, #600]
  401f18:	add	x16, x16, #0x258
  401f1c:	br	x17

0000000000401f20 <unlink@plt>:
  401f20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f24:	ldr	x17, [x16, #608]
  401f28:	add	x16, x16, #0x260
  401f2c:	br	x17

0000000000401f30 <ioctl@plt>:
  401f30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f34:	ldr	x17, [x16, #616]
  401f38:	add	x16, x16, #0x268
  401f3c:	br	x17

0000000000401f40 <setlocale@plt>:
  401f40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f44:	ldr	x17, [x16, #624]
  401f48:	add	x16, x16, #0x270
  401f4c:	br	x17

0000000000401f50 <__fxstatat@plt>:
  401f50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c0b0>
  401f54:	ldr	x17, [x16, #632]
  401f58:	add	x16, x16, #0x278
  401f5c:	br	x17

Disassembly of section .text:

0000000000401f60 <.text>:
  401f60:	stp	x29, x30, [sp, #-208]!
  401f64:	mov	x29, sp
  401f68:	stp	x19, x20, [sp, #16]
  401f6c:	mov	w20, w0
  401f70:	mov	x19, x1
  401f74:	ldr	x0, [x1]
  401f78:	stp	x21, x22, [sp, #32]
  401f7c:	adrp	x21, 40a000 <__fxstatat@plt+0x80b0>
  401f80:	stp	x23, x24, [sp, #48]
  401f84:	adrp	x24, 40b000 <__fxstatat@plt+0x90b0>
  401f88:	add	x24, x24, #0xe68
  401f8c:	stp	x25, x26, [sp, #64]
  401f90:	add	x21, x21, #0x140
  401f94:	adrp	x23, 40b000 <__fxstatat@plt+0x90b0>
  401f98:	stp	x27, x28, [sp, #80]
  401f9c:	add	x23, x23, #0x228
  401fa0:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  401fa4:	stp	xzr, xzr, [sp, #176]
  401fa8:	adrp	x25, 40b000 <__fxstatat@plt+0x90b0>
  401fac:	add	x22, x23, #0x180
  401fb0:	stp	xzr, xzr, [sp, #192]
  401fb4:	bl	404ca0 <__fxstatat@plt+0x2d50>
  401fb8:	mov	x1, x24
  401fbc:	mov	w0, #0x6                   	// #6
  401fc0:	bl	401f40 <setlocale@plt>
  401fc4:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  401fc8:	add	x1, x1, #0xff0
  401fcc:	mov	x0, x21
  401fd0:	bl	401c30 <bindtextdomain@plt>
  401fd4:	mov	x0, x21
  401fd8:	add	x26, x26, #0x50
  401fdc:	bl	401d60 <textdomain@plt>
  401fe0:	adrp	x21, 40b000 <__fxstatat@plt+0x90b0>
  401fe4:	adrp	x0, 403000 <__fxstatat@plt+0x10b0>
  401fe8:	add	x25, x25, #0x8
  401fec:	add	x0, x0, #0xfe0
  401ff0:	add	x21, x21, #0x98
  401ff4:	bl	40a0f0 <__fxstatat@plt+0x81a0>
  401ff8:	mov	x27, #0x0                   	// #0
  401ffc:	mov	x1, #0x3                   	// #3
  402000:	mov	x0, #0xffffffffffffffff    	// #-1
  402004:	stp	x1, x0, [sp, #184]
  402008:	mov	x3, x22
  40200c:	mov	x2, x21
  402010:	mov	x1, x19
  402014:	mov	w0, w20
  402018:	mov	x4, #0x0                   	// #0
  40201c:	bl	401d70 <getopt_long@plt>
  402020:	cmn	w0, #0x1
  402024:	b.eq	4020a0 <__fxstatat@plt+0x150>  // b.none
  402028:	cmp	w0, #0x75
  40202c:	b.eq	4022a8 <__fxstatat@plt+0x358>  // b.none
  402030:	b.gt	4021a8 <__fxstatat@plt+0x258>
  402034:	cmp	w0, #0x66
  402038:	b.eq	4022ec <__fxstatat@plt+0x39c>  // b.none
  40203c:	b.le	402244 <__fxstatat@plt+0x2f4>
  402040:	cmp	w0, #0x6e
  402044:	b.ne	4021f4 <__fxstatat@plt+0x2a4>  // b.any
  402048:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  40204c:	mov	x1, x25
  402050:	mov	w2, #0x5                   	// #5
  402054:	mov	x0, #0x0                   	// #0
  402058:	ldr	x28, [x3, #784]
  40205c:	bl	401ea0 <dcgettext@plt>
  402060:	mov	w5, #0x0                   	// #0
  402064:	mov	x4, x0
  402068:	mov	x3, x24
  40206c:	mov	x2, #0x3fffffffffffffff    	// #4611686018427387903
  402070:	mov	x1, #0x0                   	// #0
  402074:	mov	x0, x28
  402078:	bl	407e80 <__fxstatat@plt+0x5f30>
  40207c:	str	x0, [sp, #184]
  402080:	mov	x3, x22
  402084:	mov	x2, x21
  402088:	mov	x1, x19
  40208c:	mov	w0, w20
  402090:	mov	x4, #0x0                   	// #0
  402094:	bl	401d70 <getopt_long@plt>
  402098:	cmn	w0, #0x1
  40209c:	b.ne	402028 <__fxstatat@plt+0xd8>  // b.any
  4020a0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4020a4:	ldr	w0, [x0, #792]
  4020a8:	subs	w20, w20, w0
  4020ac:	sxtw	x22, w0
  4020b0:	b.eq	402780 <__fxstatat@plt+0x830>  // b.none
  4020b4:	adrp	x21, 41e000 <__fxstatat@plt+0x1c0b0>
  4020b8:	mov	x0, x27
  4020bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4020c0:	bl	406800 <__fxstatat@plt+0x48b0>
  4020c4:	str	x0, [x21, #824]
  4020c8:	cbz	x0, 4027c8 <__fxstatat@plt+0x878>
  4020cc:	adrp	x0, 402000 <__fxstatat@plt+0xb0>
  4020d0:	add	x0, x0, #0x930
  4020d4:	bl	40a0f0 <__fxstatat@plt+0x81a0>
  4020d8:	cmp	w20, #0x0
  4020dc:	b.le	402710 <__fxstatat@plt+0x7c0>
  4020e0:	sub	w20, w20, #0x1
  4020e4:	add	x1, x19, #0x8
  4020e8:	add	x0, x20, x22
  4020ec:	add	x19, x19, x22, lsl #3
  4020f0:	add	x2, x21, #0x338
  4020f4:	mov	w26, #0x1                   	// #1
  4020f8:	add	x0, x1, x0, lsl #3
  4020fc:	mov	w24, #0x30                  	// #48
  402100:	stp	x0, x2, [sp, #104]
  402104:	nop
  402108:	mov	w1, #0x3                   	// #3
  40210c:	ldr	x2, [x19]
  402110:	mov	w0, #0x0                   	// #0
  402114:	bl	406638 <__fxstatat@plt+0x46e8>
  402118:	bl	407ce8 <__fxstatat@plt+0x5d98>
  40211c:	mov	x20, x0
  402120:	ldr	x25, [x19]
  402124:	ldrb	w0, [x25]
  402128:	cmp	w0, #0x2d
  40212c:	b.ne	402314 <__fxstatat@plt+0x3c4>  // b.any
  402130:	ldrb	w0, [x25, #1]
  402134:	cbnz	w0, 402314 <__fxstatat@plt+0x3c4>
  402138:	ldr	x2, [sp, #112]
  40213c:	mov	w1, #0x3                   	// #3
  402140:	mov	w0, #0x1                   	// #1
  402144:	ldr	x21, [x2]
  402148:	bl	4084e0 <__fxstatat@plt+0x6590>
  40214c:	tbnz	w0, #31, 402540 <__fxstatat@plt+0x5f0>
  402150:	tbnz	w0, #10, 4024d0 <__fxstatat@plt+0x580>
  402154:	mov	x2, x21
  402158:	add	x3, sp, #0xb0
  40215c:	mov	x1, x20
  402160:	mov	w0, #0x1                   	// #1
  402164:	bl	403278 <__fxstatat@plt+0x1328>
  402168:	and	w0, w0, #0xff
  40216c:	and	w26, w0, w26
  402170:	mov	x0, x20
  402174:	bl	401dc0 <free@plt>
  402178:	ldr	x0, [sp, #104]
  40217c:	add	x19, x19, #0x8
  402180:	cmp	x19, x0
  402184:	b.ne	402108 <__fxstatat@plt+0x1b8>  // b.any
  402188:	eor	w0, w26, #0x1
  40218c:	ldp	x19, x20, [sp, #16]
  402190:	ldp	x21, x22, [sp, #32]
  402194:	ldp	x23, x24, [sp, #48]
  402198:	ldp	x25, x26, [sp, #64]
  40219c:	ldp	x27, x28, [sp, #80]
  4021a0:	ldp	x29, x30, [sp], #208
  4021a4:	ret
  4021a8:	cmp	w0, #0x7a
  4021ac:	b.eq	4022e0 <__fxstatat@plt+0x390>  // b.none
  4021b0:	b.le	4021e0 <__fxstatat@plt+0x290>
  4021b4:	cmp	w0, #0x100
  4021b8:	b.ne	4027a4 <__fxstatat@plt+0x854>  // b.any
  4021bc:	cbz	x27, 402304 <__fxstatat@plt+0x3b4>
  4021c0:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4021c4:	mov	x0, x27
  4021c8:	add	x27, x3, #0x310
  4021cc:	ldr	x1, [x3, #784]
  4021d0:	bl	401d90 <strcmp@plt>
  4021d4:	cbnz	w0, 4027fc <__fxstatat@plt+0x8ac>
  4021d8:	ldr	x27, [x27]
  4021dc:	b	402008 <__fxstatat@plt+0xb8>
  4021e0:	cmp	w0, #0x76
  4021e4:	b.ne	402284 <__fxstatat@plt+0x334>  // b.any
  4021e8:	mov	w0, #0x1                   	// #1
  4021ec:	strb	w0, [sp, #204]
  4021f0:	b	402008 <__fxstatat@plt+0xb8>
  4021f4:	cmp	w0, #0x73
  4021f8:	b.ne	4027a4 <__fxstatat@plt+0x854>  // b.any
  4021fc:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  402208:	mov	x0, #0x0                   	// #0
  40220c:	ldr	x28, [x3, #784]
  402210:	add	x1, x1, #0x60
  402214:	bl	401ea0 <dcgettext@plt>
  402218:	mov	x5, x0
  40221c:	adrp	x4, 40b000 <__fxstatat@plt+0x90b0>
  402220:	mov	x0, x28
  402224:	add	x4, x4, #0x78
  402228:	mov	w6, #0x0                   	// #0
  40222c:	mov	x3, #0x7fffffffffffffff    	// #9223372036854775807
  402230:	mov	x2, #0x0                   	// #0
  402234:	mov	w1, #0x0                   	// #0
  402238:	bl	407d60 <__fxstatat@plt+0x5e10>
  40223c:	str	x0, [sp, #192]
  402240:	b	402008 <__fxstatat@plt+0xb8>
  402244:	cmn	w0, #0x3
  402248:	b.ne	402298 <__fxstatat@plt+0x348>  // b.any
  40224c:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  402250:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  402254:	adrp	x4, 40b000 <__fxstatat@plt+0x90b0>
  402258:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  40225c:	ldr	x3, [x1, #656]
  402260:	add	x4, x4, #0x88
  402264:	ldr	x0, [x0, #800]
  402268:	add	x2, x2, #0xf38
  40226c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402270:	add	x1, x1, #0x338
  402274:	mov	x5, #0x0                   	// #0
  402278:	bl	407978 <__fxstatat@plt+0x5a28>
  40227c:	mov	w0, #0x0                   	// #0
  402280:	bl	401ac0 <exit@plt>
  402284:	cmp	w0, #0x78
  402288:	b.ne	4027a4 <__fxstatat@plt+0x854>  // b.any
  40228c:	mov	w0, #0x1                   	// #1
  402290:	strb	w0, [sp, #205]
  402294:	b	402008 <__fxstatat@plt+0xb8>
  402298:	cmn	w0, #0x2
  40229c:	b.ne	4027a4 <__fxstatat@plt+0x854>  // b.any
  4022a0:	mov	w0, #0x0                   	// #0
  4022a4:	bl	4037e0 <__fxstatat@plt+0x1890>
  4022a8:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4022ac:	ldr	x1, [x3, #784]
  4022b0:	cbz	x1, 4022f8 <__fxstatat@plt+0x3a8>
  4022b4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4022b8:	add	x28, x23, #0x150
  4022bc:	mov	x3, x28
  4022c0:	add	x2, x23, #0x160
  4022c4:	ldr	x5, [x0, #664]
  4022c8:	mov	x4, #0x4                   	// #4
  4022cc:	mov	x0, x26
  4022d0:	bl	403ed0 <__fxstatat@plt+0x1f80>
  4022d4:	ldr	w0, [x28, x0, lsl #2]
  4022d8:	str	w0, [sp, #200]
  4022dc:	b	402008 <__fxstatat@plt+0xb8>
  4022e0:	mov	w0, #0x1                   	// #1
  4022e4:	strb	w0, [sp, #206]
  4022e8:	b	402008 <__fxstatat@plt+0xb8>
  4022ec:	mov	w0, #0x1                   	// #1
  4022f0:	strb	w0, [sp, #176]
  4022f4:	b	402008 <__fxstatat@plt+0xb8>
  4022f8:	mov	w0, #0x3                   	// #3
  4022fc:	str	w0, [sp, #200]
  402300:	b	402008 <__fxstatat@plt+0xb8>
  402304:	adrp	x27, 41e000 <__fxstatat@plt+0x1c0b0>
  402308:	add	x27, x27, #0x310
  40230c:	ldr	x27, [x27]
  402310:	b	402008 <__fxstatat@plt+0xb8>
  402314:	ldr	x2, [sp, #112]
  402318:	mov	x0, x25
  40231c:	mov	w1, #0x101                 	// #257
  402320:	ldr	x22, [x2]
  402324:	bl	404238 <__fxstatat@plt+0x22e8>
  402328:	mov	w21, w0
  40232c:	tbnz	w0, #31, 402488 <__fxstatat@plt+0x538>
  402330:	mov	x2, x22
  402334:	add	x3, sp, #0xb0
  402338:	mov	x1, x20
  40233c:	mov	w0, w21
  402340:	bl	403278 <__fxstatat@plt+0x1328>
  402344:	and	w27, w0, #0xff
  402348:	mov	w0, w21
  40234c:	bl	401cd0 <close@plt>
  402350:	cbnz	w0, 402500 <__fxstatat@plt+0x5b0>
  402354:	cbz	w27, 402360 <__fxstatat@plt+0x410>
  402358:	ldr	w0, [sp, #200]
  40235c:	cbnz	w0, 402368 <__fxstatat@plt+0x418>
  402360:	and	w26, w27, w26
  402364:	b	402170 <__fxstatat@plt+0x220>
  402368:	mov	x0, x25
  40236c:	bl	407ce8 <__fxstatat@plt+0x5d98>
  402370:	mov	x22, x0
  402374:	str	x0, [sp, #136]
  402378:	bl	4041a0 <__fxstatat@plt+0x2250>
  40237c:	mov	x21, x0
  402380:	mov	x0, x22
  402384:	bl	4040c0 <__fxstatat@plt+0x2170>
  402388:	mov	x2, x0
  40238c:	mov	w1, #0x3                   	// #3
  402390:	mov	w0, #0x0                   	// #0
  402394:	str	x2, [sp, #168]
  402398:	bl	406638 <__fxstatat@plt+0x46e8>
  40239c:	bl	407ce8 <__fxstatat@plt+0x5d98>
  4023a0:	str	x0, [sp, #144]
  4023a4:	ldr	w1, [sp, #200]
  4023a8:	cmp	w1, #0x3
  4023ac:	b.eq	4025b8 <__fxstatat@plt+0x668>  // b.none
  4023b0:	mov	w0, #0xffffffff            	// #-1
  4023b4:	str	w0, [sp, #152]
  4023b8:	ldrb	w0, [sp, #204]
  4023bc:	cbnz	w0, 4026e4 <__fxstatat@plt+0x794>
  4023c0:	ldr	w0, [sp, #200]
  4023c4:	cmp	w0, #0x1
  4023c8:	b.eq	402650 <__fxstatat@plt+0x700>  // b.none
  4023cc:	mov	x0, x21
  4023d0:	bl	4041f8 <__fxstatat@plt+0x22a8>
  4023d4:	ldr	x1, [sp, #136]
  4023d8:	sub	x0, x0, #0x1
  4023dc:	str	x0, [sp, #120]
  4023e0:	sub	x1, x21, x1
  4023e4:	str	w27, [sp, #156]
  4023e8:	add	x0, x25, x1
  4023ec:	str	x0, [sp, #160]
  4023f0:	ldr	x0, [sp, #120]
  4023f4:	adds	x2, x0, #0x1
  4023f8:	b.eq	402650 <__fxstatat@plt+0x700>  // b.none
  4023fc:	mov	w1, #0x30                  	// #48
  402400:	mov	x0, x21
  402404:	bl	401c60 <memset@plt>
  402408:	ldr	x1, [sp, #120]
  40240c:	add	x0, x21, #0x1
  402410:	add	x2, x21, x1
  402414:	str	x2, [sp, #128]
  402418:	strb	wzr, [x0, x1]
  40241c:	ldr	x3, [sp, #136]
  402420:	mov	w2, #0xffffff9c            	// #-100
  402424:	mov	x1, x25
  402428:	mov	w0, w2
  40242c:	mov	w4, #0x1                   	// #1
  402430:	bl	407300 <__fxstatat@plt+0x53b0>
  402434:	cbz	w0, 4025cc <__fxstatat@plt+0x67c>
  402438:	bl	401f00 <__errno_location@plt>
  40243c:	ldr	w0, [x0]
  402440:	cmp	w0, #0x11
  402444:	b.ne	402640 <__fxstatat@plt+0x6f0>  // b.any
  402448:	add	x22, x23, #0x2e0
  40244c:	ldr	x28, [sp, #128]
  402450:	b	402468 <__fxstatat@plt+0x518>
  402454:	mov	x0, x28
  402458:	cmp	x21, x28
  40245c:	strb	w24, [x0], #-1
  402460:	b.eq	402640 <__fxstatat@plt+0x6f0>  // b.none
  402464:	mov	x28, x0
  402468:	ldrb	w1, [x28]
  40246c:	mov	x0, x22
  402470:	bl	401e20 <strchr@plt>
  402474:	cbz	x0, 4027ac <__fxstatat@plt+0x85c>
  402478:	ldrb	w0, [x0, #1]
  40247c:	cbz	w0, 402454 <__fxstatat@plt+0x504>
  402480:	strb	w0, [x28]
  402484:	b	40241c <__fxstatat@plt+0x4cc>
  402488:	bl	401f00 <__errno_location@plt>
  40248c:	ldr	w21, [x0]
  402490:	mov	x27, x0
  402494:	cmp	w21, #0xd
  402498:	b.eq	40257c <__fxstatat@plt+0x62c>  // b.none
  40249c:	mov	w2, #0x5                   	// #5
  4024a0:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	add	x1, x1, #0x108
  4024ac:	bl	401ea0 <dcgettext@plt>
  4024b0:	mov	w27, #0x0                   	// #0
  4024b4:	mov	x2, x0
  4024b8:	mov	x3, x20
  4024bc:	mov	w1, w21
  4024c0:	mov	w0, #0x0                   	// #0
  4024c4:	and	w26, w27, w26
  4024c8:	bl	401ad0 <error@plt>
  4024cc:	b	402170 <__fxstatat@plt+0x220>
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4024d8:	mov	x0, #0x0                   	// #0
  4024dc:	add	x1, x1, #0xd8
  4024e0:	bl	401ea0 <dcgettext@plt>
  4024e4:	mov	x2, x0
  4024e8:	mov	x3, x20
  4024ec:	mov	w0, #0x0                   	// #0
  4024f0:	mov	w1, #0x0                   	// #0
  4024f4:	bl	401ad0 <error@plt>
  4024f8:	mov	w0, #0x0                   	// #0
  4024fc:	b	40216c <__fxstatat@plt+0x21c>
  402500:	bl	401f00 <__errno_location@plt>
  402504:	mov	x3, x0
  402508:	mov	w2, #0x5                   	// #5
  40250c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  402510:	mov	x0, #0x0                   	// #0
  402514:	add	x1, x1, #0x128
  402518:	ldr	w21, [x3]
  40251c:	bl	401ea0 <dcgettext@plt>
  402520:	mov	x3, x20
  402524:	mov	x2, x0
  402528:	mov	w1, w21
  40252c:	mov	w27, #0x0                   	// #0
  402530:	mov	w0, #0x0                   	// #0
  402534:	and	w26, w27, w26
  402538:	bl	401ad0 <error@plt>
  40253c:	b	402170 <__fxstatat@plt+0x220>
  402540:	bl	401f00 <__errno_location@plt>
  402544:	mov	x3, x0
  402548:	mov	w2, #0x5                   	// #5
  40254c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  402550:	mov	x0, #0x0                   	// #0
  402554:	add	x1, x1, #0xc0
  402558:	ldr	w21, [x3]
  40255c:	bl	401ea0 <dcgettext@plt>
  402560:	mov	x3, x20
  402564:	mov	x2, x0
  402568:	mov	w1, w21
  40256c:	mov	w0, #0x0                   	// #0
  402570:	bl	401ad0 <error@plt>
  402574:	mov	w0, #0x0                   	// #0
  402578:	b	40216c <__fxstatat@plt+0x21c>
  40257c:	ldrb	w0, [sp, #176]
  402580:	cbz	w0, 40249c <__fxstatat@plt+0x54c>
  402584:	mov	x0, x25
  402588:	mov	w1, #0x80                  	// #128
  40258c:	bl	401be0 <chmod@plt>
  402590:	cbz	w0, 40259c <__fxstatat@plt+0x64c>
  402594:	ldr	w21, [x27]
  402598:	b	40249c <__fxstatat@plt+0x54c>
  40259c:	mov	x0, x25
  4025a0:	mov	w1, #0x101                 	// #257
  4025a4:	bl	404238 <__fxstatat@plt+0x22e8>
  4025a8:	mov	w21, w0
  4025ac:	tbz	w0, #31, 402330 <__fxstatat@plt+0x3e0>
  4025b0:	ldr	w21, [x27]
  4025b4:	b	40249c <__fxstatat@plt+0x54c>
  4025b8:	ldr	x0, [sp, #168]
  4025bc:	mov	w1, #0x4900                	// #18688
  4025c0:	bl	404238 <__fxstatat@plt+0x22e8>
  4025c4:	str	w0, [sp, #152]
  4025c8:	b	4023b8 <__fxstatat@plt+0x468>
  4025cc:	ldr	w0, [sp, #152]
  4025d0:	tbnz	w0, #31, 4025e8 <__fxstatat@plt+0x698>
  4025d4:	ldr	w0, [sp, #152]
  4025d8:	ldr	x1, [sp, #144]
  4025dc:	bl	4029a0 <__fxstatat@plt+0xa50>
  4025e0:	cmp	w0, #0x0
  4025e4:	csel	w27, w27, wzr, eq  // eq = none
  4025e8:	ldrb	w0, [sp, #204]
  4025ec:	cbz	w0, 40262c <__fxstatat@plt+0x6dc>
  4025f0:	ldr	w0, [sp, #156]
  4025f4:	mov	w2, #0x5                   	// #5
  4025f8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4025fc:	add	x1, x1, #0x168
  402600:	cmp	w0, #0x0
  402604:	mov	x0, #0x0                   	// #0
  402608:	csel	x22, x20, x25, ne  // ne = any
  40260c:	str	wzr, [sp, #156]
  402610:	bl	401ea0 <dcgettext@plt>
  402614:	mov	x2, x0
  402618:	ldr	x4, [sp, #136]
  40261c:	mov	x3, x22
  402620:	mov	w1, #0x0                   	// #0
  402624:	mov	w0, #0x0                   	// #0
  402628:	bl	401ad0 <error@plt>
  40262c:	ldr	x0, [sp, #120]
  402630:	mov	x1, x21
  402634:	add	x2, x0, #0x2
  402638:	ldr	x0, [sp, #160]
  40263c:	bl	401a70 <memcpy@plt>
  402640:	ldr	x0, [sp, #120]
  402644:	sub	x0, x0, #0x1
  402648:	str	x0, [sp, #120]
  40264c:	b	4023f0 <__fxstatat@plt+0x4a0>
  402650:	mov	x0, x25
  402654:	bl	401f20 <unlink@plt>
  402658:	cbnz	w0, 402718 <__fxstatat@plt+0x7c8>
  40265c:	ldrb	w0, [sp, #204]
  402660:	cbnz	w0, 402754 <__fxstatat@plt+0x804>
  402664:	ldr	w21, [sp, #152]
  402668:	mov	w0, w21
  40266c:	tbz	w21, #31, 402690 <__fxstatat@plt+0x740>
  402670:	ldr	x0, [sp, #136]
  402674:	and	w26, w27, w26
  402678:	bl	401dc0 <free@plt>
  40267c:	ldr	x0, [sp, #168]
  402680:	bl	401dc0 <free@plt>
  402684:	ldr	x0, [sp, #144]
  402688:	bl	401dc0 <free@plt>
  40268c:	b	402170 <__fxstatat@plt+0x220>
  402690:	ldr	x1, [sp, #144]
  402694:	bl	4029a0 <__fxstatat@plt+0xa50>
  402698:	cmp	w0, #0x0
  40269c:	csel	w27, w27, wzr, eq  // eq = none
  4026a0:	mov	w0, w21
  4026a4:	bl	401cd0 <close@plt>
  4026a8:	cbz	w0, 402670 <__fxstatat@plt+0x720>
  4026ac:	bl	401f00 <__errno_location@plt>
  4026b0:	ldr	w21, [x0]
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4026bc:	mov	x0, #0x0                   	// #0
  4026c0:	add	x1, x1, #0x128
  4026c4:	bl	401ea0 <dcgettext@plt>
  4026c8:	mov	w27, #0x0                   	// #0
  4026cc:	ldr	x3, [sp, #144]
  4026d0:	mov	x2, x0
  4026d4:	mov	w1, w21
  4026d8:	mov	w0, #0x0                   	// #0
  4026dc:	bl	401ad0 <error@plt>
  4026e0:	b	402670 <__fxstatat@plt+0x720>
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4026ec:	mov	x0, #0x0                   	// #0
  4026f0:	add	x1, x1, #0x140
  4026f4:	bl	401ea0 <dcgettext@plt>
  4026f8:	mov	x2, x0
  4026fc:	mov	x3, x20
  402700:	mov	w1, #0x0                   	// #0
  402704:	mov	w0, #0x0                   	// #0
  402708:	bl	401ad0 <error@plt>
  40270c:	b	4023c0 <__fxstatat@plt+0x470>
  402710:	mov	w26, #0x1                   	// #1
  402714:	b	402188 <__fxstatat@plt+0x238>
  402718:	bl	401f00 <__errno_location@plt>
  40271c:	mov	x3, x0
  402720:	mov	w2, #0x5                   	// #5
  402724:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  402728:	mov	x0, #0x0                   	// #0
  40272c:	add	x1, x1, #0x180
  402730:	ldr	w21, [x3]
  402734:	bl	401ea0 <dcgettext@plt>
  402738:	mov	x3, x20
  40273c:	mov	x2, x0
  402740:	mov	w1, w21
  402744:	mov	w27, #0x0                   	// #0
  402748:	mov	w0, #0x0                   	// #0
  40274c:	bl	401ad0 <error@plt>
  402750:	b	402664 <__fxstatat@plt+0x714>
  402754:	mov	w2, #0x5                   	// #5
  402758:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  40275c:	mov	x0, #0x0                   	// #0
  402760:	add	x1, x1, #0x198
  402764:	bl	401ea0 <dcgettext@plt>
  402768:	mov	x2, x0
  40276c:	mov	x3, x20
  402770:	mov	w1, #0x0                   	// #0
  402774:	mov	w0, #0x0                   	// #0
  402778:	bl	401ad0 <error@plt>
  40277c:	b	402664 <__fxstatat@plt+0x714>
  402780:	mov	w2, #0x5                   	// #5
  402784:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  402788:	mov	x0, #0x0                   	// #0
  40278c:	add	x1, x1, #0xa8
  402790:	bl	401ea0 <dcgettext@plt>
  402794:	mov	x2, x0
  402798:	mov	w1, #0x0                   	// #0
  40279c:	mov	w0, #0x0                   	// #0
  4027a0:	bl	401ad0 <error@plt>
  4027a4:	mov	w0, #0x1                   	// #1
  4027a8:	bl	4037e0 <__fxstatat@plt+0x1890>
  4027ac:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4027b0:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4027b4:	add	x3, x23, #0x328
  4027b8:	add	x1, x1, #0x150
  4027bc:	add	x0, x0, #0x160
  4027c0:	mov	w2, #0x40c                 	// #1036
  4027c4:	bl	401ef0 <__assert_fail@plt>
  4027c8:	bl	401f00 <__errno_location@plt>
  4027cc:	mov	x3, x0
  4027d0:	mov	x2, x27
  4027d4:	mov	w1, #0x3                   	// #3
  4027d8:	mov	w0, #0x0                   	// #0
  4027dc:	ldr	w19, [x3]
  4027e0:	bl	406638 <__fxstatat@plt+0x46e8>
  4027e4:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4027e8:	mov	x3, x0
  4027ec:	mov	w1, w19
  4027f0:	add	x2, x2, #0x578
  4027f4:	mov	w0, #0x1                   	// #1
  4027f8:	bl	401ad0 <error@plt>
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  402804:	mov	x0, #0x0                   	// #0
  402808:	add	x1, x1, #0x28
  40280c:	bl	401ea0 <dcgettext@plt>
  402810:	mov	x2, x0
  402814:	mov	w1, #0x0                   	// #0
  402818:	mov	w0, #0x1                   	// #1
  40281c:	bl	401ad0 <error@plt>
  402820:	mov	x29, #0x0                   	// #0
  402824:	mov	x30, #0x0                   	// #0
  402828:	mov	x5, x0
  40282c:	ldr	x1, [sp]
  402830:	add	x2, sp, #0x8
  402834:	mov	x6, sp
  402838:	movz	x0, #0x0, lsl #48
  40283c:	movk	x0, #0x0, lsl #32
  402840:	movk	x0, #0x40, lsl #16
  402844:	movk	x0, #0x1f60
  402848:	movz	x3, #0x0, lsl #48
  40284c:	movk	x3, #0x0, lsl #32
  402850:	movk	x3, #0x40, lsl #16
  402854:	movk	x3, #0xa068
  402858:	movz	x4, #0x0, lsl #48
  40285c:	movk	x4, #0x0, lsl #32
  402860:	movk	x4, #0x40, lsl #16
  402864:	movk	x4, #0xa0e8
  402868:	bl	401c40 <__libc_start_main@plt>
  40286c:	bl	401d10 <abort@plt>
  402870:	adrp	x0, 41d000 <__fxstatat@plt+0x1b0b0>
  402874:	ldr	x0, [x0, #4064]
  402878:	cbz	x0, 402880 <__fxstatat@plt+0x930>
  40287c:	b	401cf0 <__gmon_start__@plt>
  402880:	ret
  402884:	nop
  402888:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  40288c:	add	x0, x0, #0x300
  402890:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  402894:	add	x1, x1, #0x300
  402898:	cmp	x1, x0
  40289c:	b.eq	4028b4 <__fxstatat@plt+0x964>  // b.none
  4028a0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4028a4:	ldr	x1, [x1, #280]
  4028a8:	cbz	x1, 4028b4 <__fxstatat@plt+0x964>
  4028ac:	mov	x16, x1
  4028b0:	br	x16
  4028b4:	ret
  4028b8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4028bc:	add	x0, x0, #0x300
  4028c0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  4028c4:	add	x1, x1, #0x300
  4028c8:	sub	x1, x1, x0
  4028cc:	lsr	x2, x1, #63
  4028d0:	add	x1, x2, x1, asr #3
  4028d4:	cmp	xzr, x1, asr #1
  4028d8:	asr	x1, x1, #1
  4028dc:	b.eq	4028f4 <__fxstatat@plt+0x9a4>  // b.none
  4028e0:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  4028e4:	ldr	x2, [x2, #288]
  4028e8:	cbz	x2, 4028f4 <__fxstatat@plt+0x9a4>
  4028ec:	mov	x16, x2
  4028f0:	br	x16
  4028f4:	ret
  4028f8:	stp	x29, x30, [sp, #-32]!
  4028fc:	mov	x29, sp
  402900:	str	x19, [sp, #16]
  402904:	adrp	x19, 41e000 <__fxstatat@plt+0x1c0b0>
  402908:	ldrb	w0, [x19, #816]
  40290c:	cbnz	w0, 40291c <__fxstatat@plt+0x9cc>
  402910:	bl	402888 <__fxstatat@plt+0x938>
  402914:	mov	w0, #0x1                   	// #1
  402918:	strb	w0, [x19, #816]
  40291c:	ldr	x19, [sp, #16]
  402920:	ldp	x29, x30, [sp], #32
  402924:	ret
  402928:	b	4028b8 <__fxstatat@plt+0x968>
  40292c:	nop
  402930:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  402934:	ldr	x0, [x0, #824]
  402938:	b	406970 <__fxstatat@plt+0x4a20>
  40293c:	nop
  402940:	stp	x29, x30, [sp, #-32]!
  402944:	mov	x29, sp
  402948:	stp	x19, x20, [sp, #16]
  40294c:	and	w20, w1, #0xff
  402950:	mov	w19, w0
  402954:	mov	w1, #0x3                   	// #3
  402958:	bl	4084e0 <__fxstatat@plt+0x6590>
  40295c:	cmp	w0, #0x0
  402960:	b.le	40297c <__fxstatat@plt+0xa2c>
  402964:	cmp	w20, #0x0
  402968:	orr	w1, w0, #0x10000
  40296c:	and	w2, w0, #0xfffeffff
  402970:	csel	w2, w2, w1, eq  // eq = none
  402974:	cmp	w2, w0
  402978:	b.ne	402988 <__fxstatat@plt+0xa38>  // b.any
  40297c:	ldp	x19, x20, [sp, #16]
  402980:	ldp	x29, x30, [sp], #32
  402984:	ret
  402988:	mov	w0, w19
  40298c:	mov	w1, #0x4                   	// #4
  402990:	ldp	x19, x20, [sp, #16]
  402994:	ldp	x29, x30, [sp], #32
  402998:	b	4084e0 <__fxstatat@plt+0x6590>
  40299c:	nop
  4029a0:	stp	x29, x30, [sp, #-48]!
  4029a4:	mov	x29, sp
  4029a8:	stp	x19, x20, [sp, #16]
  4029ac:	mov	w19, w0
  4029b0:	stp	x21, x22, [sp, #32]
  4029b4:	mov	x21, x1
  4029b8:	bl	401ae0 <fdatasync@plt>
  4029bc:	cbz	w0, 402a00 <__fxstatat@plt+0xab0>
  4029c0:	bl	401f00 <__errno_location@plt>
  4029c4:	ldr	w22, [x0]
  4029c8:	mov	x20, x0
  4029cc:	sub	w0, w22, #0x15
  4029d0:	cmp	w0, #0x1
  4029d4:	ccmp	w22, #0x9, #0x4, hi  // hi = pmore
  4029d8:	b.ne	402a14 <__fxstatat@plt+0xac4>  // b.any
  4029dc:	mov	w0, w19
  4029e0:	bl	401b80 <fsync@plt>
  4029e4:	cbz	w0, 402a00 <__fxstatat@plt+0xab0>
  4029e8:	ldr	w19, [x20]
  4029ec:	sub	w0, w19, #0x15
  4029f0:	cmp	w0, #0x1
  4029f4:	ccmp	w19, #0x9, #0x4, hi  // hi = pmore
  4029f8:	b.ne	402a48 <__fxstatat@plt+0xaf8>  // b.any
  4029fc:	bl	401dd0 <sync@plt>
  402a00:	mov	w0, #0x0                   	// #0
  402a04:	ldp	x19, x20, [sp, #16]
  402a08:	ldp	x21, x22, [sp, #32]
  402a0c:	ldp	x29, x30, [sp], #48
  402a10:	ret
  402a14:	mov	w2, #0x5                   	// #5
  402a18:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402a1c:	mov	x0, #0x0                   	// #0
  402a20:	add	x1, x1, #0x1d0
  402a24:	bl	401ea0 <dcgettext@plt>
  402a28:	mov	x2, x0
  402a2c:	mov	x3, x21
  402a30:	mov	w0, #0x0                   	// #0
  402a34:	mov	w1, w22
  402a38:	bl	401ad0 <error@plt>
  402a3c:	mov	w0, #0xffffffff            	// #-1
  402a40:	str	w22, [x20]
  402a44:	b	402a04 <__fxstatat@plt+0xab4>
  402a48:	mov	w2, #0x5                   	// #5
  402a4c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402a50:	mov	x0, #0x0                   	// #0
  402a54:	add	x1, x1, #0x1b8
  402a58:	bl	401ea0 <dcgettext@plt>
  402a5c:	mov	x2, x0
  402a60:	mov	x3, x21
  402a64:	mov	w0, #0x0                   	// #0
  402a68:	mov	w1, w19
  402a6c:	bl	401ad0 <error@plt>
  402a70:	mov	w0, #0xffffffff            	// #-1
  402a74:	str	w19, [x20]
  402a78:	b	402a04 <__fxstatat@plt+0xab4>
  402a7c:	nop
  402a80:	sub	sp, sp, #0x890
  402a84:	stp	x29, x30, [sp, #16]
  402a88:	add	x29, sp, #0x10
  402a8c:	stp	x19, x20, [sp, #32]
  402a90:	mov	x19, x3
  402a94:	stp	x21, x22, [sp, #48]
  402a98:	mov	w21, w0
  402a9c:	mov	x22, x1
  402aa0:	stp	x23, x24, [sp, #64]
  402aa4:	mov	w24, w4
  402aa8:	stp	x25, x26, [sp, #80]
  402aac:	mov	x26, x2
  402ab0:	str	x7, [sp, #136]
  402ab4:	stp	x6, x5, [sp, #160]
  402ab8:	str	x3, [sp, #176]
  402abc:	bl	401cc0 <getpagesize@plt>
  402ac0:	cmp	w24, #0x0
  402ac4:	sxtw	x25, w0
  402ac8:	ldr	x23, [x19]
  402acc:	b.le	402fd4 <__fxstatat@plt+0x1084>
  402ad0:	and	w0, w24, #0xfff
  402ad4:	ubfiz	w1, w24, #12, #12
  402ad8:	orr	w1, w1, w0
  402adc:	and	w2, w1, #0xff
  402ae0:	ubfx	x0, x0, #4, #8
  402ae4:	ubfx	x1, x1, #8, #8
  402ae8:	cmp	w1, w0
  402aec:	ccmp	w2, w0, #0x0, eq  // eq = none
  402af0:	b.eq	402fd4 <__fxstatat@plt+0x1084>  // b.none
  402af4:	mov	x20, #0xf000                	// #61440
  402af8:	str	x20, [sp, #128]
  402afc:	sub	x19, x25, #0x1
  402b00:	add	x0, x19, x20
  402b04:	bl	407ac0 <__fxstatat@plt+0x5b70>
  402b08:	add	x19, x0, x19
  402b0c:	str	x0, [sp, #144]
  402b10:	ldr	x0, [sp, #128]
  402b14:	cmp	x23, #0x0
  402b18:	cset	w1, gt
  402b1c:	cmp	x23, x0
  402b20:	cset	w0, cc  // cc = lo, ul, last
  402b24:	ands	w0, w1, w0
  402b28:	str	w0, [sp, #152]
  402b2c:	udiv	x0, x19, x25
  402b30:	msub	x25, x0, x25, x19
  402b34:	sub	x19, x19, x25
  402b38:	b.eq	403080 <__fxstatat@plt+0x1130>  // b.none
  402b3c:	ldr	w0, [x22, #16]
  402b40:	and	w0, w0, #0xf000
  402b44:	cmp	w0, #0x2, lsl #12
  402b48:	b.eq	402fe8 <__fxstatat@plt+0x1098>  // b.none
  402b4c:	mov	w0, w21
  402b50:	mov	w2, #0x0                   	// #0
  402b54:	mov	x1, #0x0                   	// #0
  402b58:	bl	401b20 <lseek@plt>
  402b5c:	cmp	x0, #0x0
  402b60:	b.le	402bc4 <__fxstatat@plt+0xc74>
  402b64:	bl	401f00 <__errno_location@plt>
  402b68:	mov	w1, #0x16                  	// #22
  402b6c:	mov	w19, w1
  402b70:	str	w1, [x0]
  402b74:	mov	w2, #0x5                   	// #5
  402b78:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402b7c:	mov	x0, #0x0                   	// #0
  402b80:	add	x1, x1, #0x1e8
  402b84:	bl	401ea0 <dcgettext@plt>
  402b88:	mov	x2, x0
  402b8c:	mov	x3, x26
  402b90:	mov	w1, w19
  402b94:	mov	w0, #0x0                   	// #0
  402b98:	bl	401ad0 <error@plt>
  402b9c:	ldr	x0, [sp, #144]
  402ba0:	bl	401dc0 <free@plt>
  402ba4:	mov	w0, #0xffffffff            	// #-1
  402ba8:	ldp	x29, x30, [sp, #16]
  402bac:	ldp	x19, x20, [sp, #32]
  402bb0:	ldp	x21, x22, [sp, #48]
  402bb4:	ldp	x23, x24, [sp, #64]
  402bb8:	ldp	x25, x26, [sp, #80]
  402bbc:	add	sp, sp, #0x890
  402bc0:	ret
  402bc4:	b.ne	403268 <__fxstatat@plt+0x1318>  // b.any
  402bc8:	stp	x27, x28, [sp, #96]
  402bcc:	tbnz	w24, #31, 403018 <__fxstatat@plt+0x10c8>
  402bd0:	and	w0, w24, #0xfff
  402bd4:	ubfiz	w1, w24, #12, #12
  402bd8:	orr	w1, w1, w0
  402bdc:	ubfx	x0, x0, #4, #8
  402be0:	tbnz	x23, #63, 402f30 <__fxstatat@plt+0xfe0>
  402be4:	cmp	x20, x23
  402be8:	rev16	w1, w1
  402bec:	csel	x20, x20, x23, ls  // ls = plast
  402bf0:	strb	w0, [x19]
  402bf4:	sturh	w1, [x19, #1]
  402bf8:	cmp	x20, #0x5
  402bfc:	lsr	x22, x20, #1
  402c00:	b.ls	403090 <__fxstatat@plt+0x1140>  // b.plast
  402c04:	mov	x25, #0x3                   	// #3
  402c08:	mov	x2, x25
  402c0c:	add	x0, x19, x25
  402c10:	mov	x1, x19
  402c14:	lsl	x25, x25, #1
  402c18:	bl	401a70 <memcpy@plt>
  402c1c:	cmp	x22, x25
  402c20:	b.cs	402c08 <__fxstatat@plt+0xcb8>  // b.hs, b.nlast
  402c24:	cmp	x25, x20
  402c28:	and	w22, w24, #0x1000
  402c2c:	b.cc	403098 <__fxstatat@plt+0x1148>  // b.lo, b.ul, b.last
  402c30:	cbz	w22, 402c58 <__fxstatat@plt+0xd08>
  402c34:	cbz	x20, 402c58 <__fxstatat@plt+0xd08>
  402c38:	mov	x0, #0x0                   	// #0
  402c3c:	nop
  402c40:	ldrb	w1, [x19, x0]
  402c44:	eor	w1, w1, #0xffffff80
  402c48:	strb	w1, [x19, x0]
  402c4c:	add	x0, x0, #0x200
  402c50:	cmp	x0, x20
  402c54:	b.cc	402c40 <__fxstatat@plt+0xcf0>  // b.lo, b.ul, b.last
  402c58:	ldrb	w6, [x19, #2]
  402c5c:	add	x0, sp, #0xd8
  402c60:	ldrb	w5, [x19, #1]
  402c64:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  402c68:	ldrb	w4, [x19]
  402c6c:	add	x3, x3, #0x2b8
  402c70:	mov	x2, #0x7                   	// #7
  402c74:	mov	w1, #0x1                   	// #1
  402c78:	bl	401ab0 <__sprintf_chk@plt>
  402c7c:	ldr	x0, [sp, #136]
  402c80:	cbnz	x0, 403038 <__fxstatat@plt+0x10e8>
  402c84:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  402c88:	add	x0, x0, #0xe68
  402c8c:	adrp	x27, 40a000 <__fxstatat@plt+0x80b0>
  402c90:	mov	w28, #0x0                   	// #0
  402c94:	mov	x25, #0x0                   	// #0
  402c98:	str	w24, [sp, #156]
  402c9c:	stp	x0, xzr, [sp, #184]
  402ca0:	add	x0, x27, #0x238
  402ca4:	str	x0, [sp, #120]
  402ca8:	tbnz	x23, #63, 402f10 <__fxstatat@plt+0xfc0>
  402cac:	ldr	x0, [sp, #128]
  402cb0:	sub	x20, x23, x25
  402cb4:	cmp	x20, x0
  402cb8:	b.cs	402f10 <__fxstatat@plt+0xfc0>  // b.hs, b.nlast
  402cbc:	cmp	x20, #0x0
  402cc0:	ccmp	x23, x25, #0x1, ne  // ne = any
  402cc4:	b.lt	4031ac <__fxstatat@plt+0x125c>  // b.tstop
  402cc8:	ldr	w0, [sp, #156]
  402ccc:	tbnz	w0, #31, 402f1c <__fxstatat@plt+0xfcc>
  402cd0:	mov	x24, #0x0                   	// #0
  402cd4:	mov	x0, x24
  402cd8:	ldr	w27, [sp, #152]
  402cdc:	mov	w24, w28
  402ce0:	mov	x28, x0
  402ce4:	str	x23, [sp, #112]
  402ce8:	b	402cf8 <__fxstatat@plt+0xda8>
  402cec:	add	x28, x28, x0
  402cf0:	cmp	x20, x28
  402cf4:	b.ls	402da8 <__fxstatat@plt+0xe58>  // b.plast
  402cf8:	sub	x2, x20, x28
  402cfc:	add	x1, x19, x28
  402d00:	mov	w0, w21
  402d04:	bl	401d00 <write@plt>
  402d08:	cmp	x0, #0x0
  402d0c:	b.gt	402cec <__fxstatat@plt+0xd9c>
  402d10:	ldr	x1, [sp, #112]
  402d14:	tbnz	x1, #63, 402f44 <__fxstatat@plt+0xff4>
  402d18:	bl	401f00 <__errno_location@plt>
  402d1c:	mov	x23, x0
  402d20:	eor	w0, w27, #0x1
  402d24:	ldr	w22, [x23]
  402d28:	cmp	w22, #0x16
  402d2c:	csel	w0, w0, wzr, eq  // eq = none
  402d30:	cbnz	w0, 402f68 <__fxstatat@plt+0x1018>
  402d34:	ldr	x1, [sp, #120]
  402d38:	mov	w2, #0x5                   	// #5
  402d3c:	mov	x0, #0x0                   	// #0
  402d40:	bl	401ea0 <dcgettext@plt>
  402d44:	mov	x24, x0
  402d48:	add	x1, sp, #0x600
  402d4c:	add	x0, x25, x28
  402d50:	bl	404c60 <__fxstatat@plt+0x2d10>
  402d54:	mov	x4, x0
  402d58:	mov	x3, x26
  402d5c:	mov	x2, x24
  402d60:	mov	w1, w22
  402d64:	mov	w0, #0x0                   	// #0
  402d68:	bl	401ad0 <error@plt>
  402d6c:	cmp	w22, #0x5
  402d70:	b.ne	402fa8 <__fxstatat@plt+0x1058>  // b.any
  402d74:	orr	x5, x28, #0x1ff
  402d78:	cmp	x5, x20
  402d7c:	b.cs	402fa8 <__fxstatat@plt+0x1058>  // b.hs, b.nlast
  402d80:	add	x28, x5, #0x1
  402d84:	mov	w0, w21
  402d88:	add	x1, x25, x28
  402d8c:	mov	w2, #0x0                   	// #0
  402d90:	bl	401b20 <lseek@plt>
  402d94:	cmn	x0, #0x1
  402d98:	b.eq	402f7c <__fxstatat@plt+0x102c>  // b.none
  402d9c:	cmp	x20, x28
  402da0:	mov	w24, #0x1                   	// #1
  402da4:	b.hi	402cf8 <__fxstatat@plt+0xda8>  // b.pmore
  402da8:	mov	x0, x28
  402dac:	str	w27, [sp, #152]
  402db0:	mov	w28, w24
  402db4:	mov	x24, x0
  402db8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  402dbc:	sub	x0, x0, x25
  402dc0:	cmp	x0, x24
  402dc4:	ldr	x23, [sp, #112]
  402dc8:	b.cc	40317c <__fxstatat@plt+0x122c>  // b.lo, b.ul, b.last
  402dcc:	ldr	x0, [sp, #136]
  402dd0:	add	x25, x25, x24
  402dd4:	cbz	x0, 402ca8 <__fxstatat@plt+0xd58>
  402dd8:	cmp	x25, x23
  402ddc:	b.eq	403138 <__fxstatat@plt+0x11e8>  // b.none
  402de0:	mov	x0, #0x0                   	// #0
  402de4:	bl	401bc0 <time@plt>
  402de8:	ldr	x1, [sp, #200]
  402dec:	str	x0, [sp, #192]
  402df0:	cmp	x1, x0
  402df4:	b.gt	402ca8 <__fxstatat@plt+0xd58>
  402df8:	add	x1, sp, #0x370
  402dfc:	mov	x4, #0x1                   	// #1
  402e00:	mov	x0, x25
  402e04:	mov	x3, x4
  402e08:	mov	w2, #0x1b2                 	// #434
  402e0c:	bl	4042e8 <__fxstatat@plt+0x2398>
  402e10:	mov	x20, x0
  402e14:	mov	x1, x0
  402e18:	ldr	x0, [sp, #184]
  402e1c:	bl	401d90 <strcmp@plt>
  402e20:	cbz	w0, 402ca8 <__fxstatat@plt+0xd58>
  402e24:	cmp	x23, #0x0
  402e28:	b.lt	4031e0 <__fxstatat@plt+0x1290>  // b.tstop
  402e2c:	mov	w22, #0x64                  	// #100
  402e30:	b.eq	402e5c <__fxstatat@plt+0xf0c>  // b.none
  402e34:	mov	x0, #0x8f5c                	// #36700
  402e38:	movk	x0, #0xf5c2, lsl #16
  402e3c:	movk	x0, #0x5c28, lsl #32
  402e40:	movk	x0, #0x28f, lsl #48
  402e44:	cmp	x25, x0
  402e48:	b.hi	40321c <__fxstatat@plt+0x12cc>  // b.pmore
  402e4c:	add	x22, x25, x25, lsl #1
  402e50:	add	x22, x25, x22, lsl #3
  402e54:	lsl	x22, x22, #2
  402e58:	udiv	x22, x22, x23
  402e5c:	mov	x4, #0x1                   	// #1
  402e60:	add	x1, sp, #0x600
  402e64:	mov	x3, x4
  402e68:	mov	w2, #0x1b0                 	// #432
  402e6c:	mov	x0, x23
  402e70:	bl	4042e8 <__fxstatat@plt+0x2398>
  402e74:	cmp	x23, x25
  402e78:	mov	x27, x0
  402e7c:	csel	x20, x20, x0, ne  // ne = any
  402e80:	mov	w2, #0x5                   	// #5
  402e84:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402e88:	mov	x0, #0x0                   	// #0
  402e8c:	add	x1, x1, #0x290
  402e90:	bl	401ea0 <dcgettext@plt>
  402e94:	ldr	x5, [sp, #136]
  402e98:	str	x27, [sp]
  402e9c:	ldr	x4, [sp, #160]
  402ea0:	str	w22, [sp, #8]
  402ea4:	mov	x2, x0
  402ea8:	mov	x7, x20
  402eac:	add	x6, sp, #0xd8
  402eb0:	mov	x3, x26
  402eb4:	mov	w1, #0x0                   	// #0
  402eb8:	mov	w0, #0x0                   	// #0
  402ebc:	bl	401ad0 <error@plt>
  402ec0:	mov	x1, x20
  402ec4:	add	x0, sp, #0xe0
  402ec8:	mov	x2, #0x28c                 	// #652
  402ecc:	bl	401c00 <__strcpy_chk@plt>
  402ed0:	ldr	x0, [sp, #192]
  402ed4:	mov	x1, x26
  402ed8:	add	x0, x0, #0x5
  402edc:	str	x0, [sp, #200]
  402ee0:	mov	w0, w21
  402ee4:	bl	4029a0 <__fxstatat@plt+0xa50>
  402ee8:	cbz	w0, 4031a0 <__fxstatat@plt+0x1250>
  402eec:	bl	401f00 <__errno_location@plt>
  402ef0:	ldr	w0, [x0]
  402ef4:	cmp	w0, #0x5
  402ef8:	b.ne	402fa8 <__fxstatat@plt+0x1058>  // b.any
  402efc:	add	x0, sp, #0xe0
  402f00:	str	x0, [sp, #184]
  402f04:	mov	w28, #0x1                   	// #1
  402f08:	tbz	x23, #63, 402cac <__fxstatat@plt+0xd5c>
  402f0c:	nop
  402f10:	ldr	w0, [sp, #156]
  402f14:	ldr	x20, [sp, #128]
  402f18:	tbz	w0, #31, 402cd0 <__fxstatat@plt+0xd80>
  402f1c:	ldr	x0, [sp, #168]
  402f20:	mov	x2, x20
  402f24:	mov	x1, x19
  402f28:	bl	406d08 <__fxstatat@plt+0x4db8>
  402f2c:	b	402cd0 <__fxstatat@plt+0xd80>
  402f30:	rev16	w1, w1
  402f34:	lsr	x22, x20, #1
  402f38:	strb	w0, [x19]
  402f3c:	sturh	w1, [x19, #1]
  402f40:	b	402c04 <__fxstatat@plt+0xcb4>
  402f44:	cbz	x0, 403100 <__fxstatat@plt+0x11b0>
  402f48:	bl	401f00 <__errno_location@plt>
  402f4c:	ldr	w22, [x0]
  402f50:	cmp	w22, #0x1c
  402f54:	b.eq	403100 <__fxstatat@plt+0x11b0>  // b.none
  402f58:	eor	w27, w27, #0x1
  402f5c:	cmp	w22, #0x16
  402f60:	csel	w27, w27, wzr, eq  // eq = none
  402f64:	cbz	w27, 4030b0 <__fxstatat@plt+0x1160>
  402f68:	mov	w0, w21
  402f6c:	mov	w1, #0x0                   	// #0
  402f70:	mov	w27, #0x1                   	// #1
  402f74:	bl	402940 <__fxstatat@plt+0x9f0>
  402f78:	b	402cf0 <__fxstatat@plt+0xda0>
  402f7c:	ldr	w19, [x23]
  402f80:	mov	w2, w22
  402f84:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  402f88:	mov	x0, #0x0                   	// #0
  402f8c:	add	x1, x1, #0x258
  402f90:	bl	401ea0 <dcgettext@plt>
  402f94:	mov	x3, x26
  402f98:	mov	x2, x0
  402f9c:	mov	w1, w19
  402fa0:	mov	w0, #0x0                   	// #0
  402fa4:	bl	401ad0 <error@plt>
  402fa8:	ldr	x0, [sp, #144]
  402fac:	bl	401dc0 <free@plt>
  402fb0:	ldp	x27, x28, [sp, #96]
  402fb4:	mov	w0, #0xffffffff            	// #-1
  402fb8:	ldp	x29, x30, [sp, #16]
  402fbc:	ldp	x19, x20, [sp, #32]
  402fc0:	ldp	x21, x22, [sp, #48]
  402fc4:	ldp	x23, x24, [sp, #64]
  402fc8:	ldp	x25, x26, [sp, #80]
  402fcc:	add	sp, sp, #0x890
  402fd0:	ret
  402fd4:	mov	x20, #0x2                   	// #2
  402fd8:	mov	x0, #0x10000               	// #65536
  402fdc:	movk	x20, #0x1, lsl #16
  402fe0:	str	x0, [sp, #128]
  402fe4:	b	402afc <__fxstatat@plt+0xbac>
  402fe8:	mov	w4, #0x6                   	// #6
  402fec:	mov	w3, #0x1                   	// #1
  402ff0:	mov	x1, #0x6d01                	// #27905
  402ff4:	add	x2, sp, #0x600
  402ff8:	mov	w0, w21
  402ffc:	movk	x1, #0x4008, lsl #16
  403000:	strh	w4, [sp, #1536]
  403004:	str	w3, [sp, #1540]
  403008:	bl	401f30 <ioctl@plt>
  40300c:	cbnz	w0, 402b4c <__fxstatat@plt+0xbfc>
  403010:	stp	x27, x28, [sp, #96]
  403014:	tbz	w24, #31, 402bd0 <__fxstatat@plt+0xc80>
  403018:	adrp	x0, 40a000 <__fxstatat@plt+0x80b0>
  40301c:	add	x0, x0, #0x2c8
  403020:	ldr	w1, [x0]
  403024:	ldur	w0, [x0, #3]
  403028:	str	w1, [sp, #216]
  40302c:	stur	w0, [sp, #219]
  403030:	ldr	x0, [sp, #136]
  403034:	cbz	x0, 402c84 <__fxstatat@plt+0xd34>
  403038:	mov	w2, #0x5                   	// #5
  40303c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403040:	mov	x0, #0x0                   	// #0
  403044:	add	x1, x1, #0x200
  403048:	bl	401ea0 <dcgettext@plt>
  40304c:	mov	x2, x0
  403050:	ldr	x5, [sp, #136]
  403054:	add	x6, sp, #0xd8
  403058:	ldr	x4, [sp, #160]
  40305c:	mov	x3, x26
  403060:	mov	w1, #0x0                   	// #0
  403064:	mov	w0, #0x0                   	// #0
  403068:	bl	401ad0 <error@plt>
  40306c:	mov	x0, #0x0                   	// #0
  403070:	bl	401bc0 <time@plt>
  403074:	add	x0, x0, #0x5
  403078:	str	x0, [sp, #200]
  40307c:	b	402c84 <__fxstatat@plt+0xd34>
  403080:	mov	w0, w21
  403084:	mov	w1, #0x1                   	// #1
  403088:	bl	402940 <__fxstatat@plt+0x9f0>
  40308c:	b	402b3c <__fxstatat@plt+0xbec>
  403090:	mov	x25, #0x3                   	// #3
  403094:	b	402c24 <__fxstatat@plt+0xcd4>
  403098:	sub	x2, x20, x25
  40309c:	add	x0, x19, x25
  4030a0:	mov	x1, x19
  4030a4:	bl	401a70 <memcpy@plt>
  4030a8:	cbz	w22, 402c58 <__fxstatat@plt+0xd08>
  4030ac:	b	402c38 <__fxstatat@plt+0xce8>
  4030b0:	mov	w2, #0x5                   	// #5
  4030b4:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4030b8:	mov	x0, #0x0                   	// #0
  4030bc:	add	x1, x1, #0x238
  4030c0:	bl	401ea0 <dcgettext@plt>
  4030c4:	mov	x19, x0
  4030c8:	add	x1, sp, #0x600
  4030cc:	add	x0, x25, x28
  4030d0:	bl	404c60 <__fxstatat@plt+0x2d10>
  4030d4:	mov	x4, x0
  4030d8:	mov	x3, x26
  4030dc:	mov	x2, x19
  4030e0:	mov	w1, w22
  4030e4:	mov	w0, #0x0                   	// #0
  4030e8:	bl	401ad0 <error@plt>
  4030ec:	ldr	x0, [sp, #144]
  4030f0:	bl	401dc0 <free@plt>
  4030f4:	mov	w0, #0xffffffff            	// #-1
  4030f8:	ldp	x27, x28, [sp, #96]
  4030fc:	b	402fb8 <__fxstatat@plt+0x1068>
  403100:	mov	x0, x28
  403104:	str	w27, [sp, #152]
  403108:	mov	w28, w24
  40310c:	mov	x24, x0
  403110:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  403114:	sub	x0, x0, x25
  403118:	cmp	x0, x24
  40311c:	b.cc	40317c <__fxstatat@plt+0x122c>  // b.lo, b.ul, b.last
  403120:	ldr	x0, [sp, #176]
  403124:	add	x25, x25, x24
  403128:	mov	x23, x25
  40312c:	str	x25, [x0]
  403130:	ldr	x0, [sp, #136]
  403134:	cbz	x0, 402ca8 <__fxstatat@plt+0xd58>
  403138:	ldr	x0, [sp, #184]
  40313c:	ldrb	w0, [x0]
  403140:	cbnz	w0, 40315c <__fxstatat@plt+0x120c>
  403144:	mov	x0, #0x0                   	// #0
  403148:	bl	401bc0 <time@plt>
  40314c:	ldr	x1, [sp, #200]
  403150:	str	x0, [sp, #192]
  403154:	cmp	x1, x0
  403158:	b.gt	402ca8 <__fxstatat@plt+0xd58>
  40315c:	mov	x4, #0x1                   	// #1
  403160:	add	x1, sp, #0x370
  403164:	mov	x3, x4
  403168:	mov	x0, x25
  40316c:	mov	w2, #0x1b2                 	// #434
  403170:	bl	4042e8 <__fxstatat@plt+0x2398>
  403174:	mov	x20, x0
  403178:	b	402e24 <__fxstatat@plt+0xed4>
  40317c:	mov	w2, #0x5                   	// #5
  403180:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403184:	mov	x0, #0x0                   	// #0
  403188:	add	x1, x1, #0x220
  40318c:	bl	401ea0 <dcgettext@plt>
  403190:	mov	x2, x0
  403194:	mov	x3, x26
  403198:	mov	w1, #0x0                   	// #0
  40319c:	b	402fa0 <__fxstatat@plt+0x1050>
  4031a0:	add	x0, sp, #0xe0
  4031a4:	str	x0, [sp, #184]
  4031a8:	b	402ca8 <__fxstatat@plt+0xd58>
  4031ac:	mov	x1, x26
  4031b0:	mov	w0, w21
  4031b4:	bl	4029a0 <__fxstatat@plt+0xa50>
  4031b8:	cbz	w0, 403244 <__fxstatat@plt+0x12f4>
  4031bc:	bl	401f00 <__errno_location@plt>
  4031c0:	ldr	w0, [x0]
  4031c4:	cmp	w0, #0x5
  4031c8:	ldr	x0, [sp, #144]
  4031cc:	b.ne	403258 <__fxstatat@plt+0x1308>  // b.any
  4031d0:	bl	401dc0 <free@plt>
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	ldp	x27, x28, [sp, #96]
  4031dc:	b	402ba8 <__fxstatat@plt+0xc58>
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4031e8:	mov	x0, #0x0                   	// #0
  4031ec:	add	x1, x1, #0x270
  4031f0:	bl	401ea0 <dcgettext@plt>
  4031f4:	mov	x2, x0
  4031f8:	ldr	x5, [sp, #136]
  4031fc:	mov	x7, x20
  403200:	ldr	x4, [sp, #160]
  403204:	add	x6, sp, #0xd8
  403208:	mov	x3, x26
  40320c:	mov	w1, #0x0                   	// #0
  403210:	mov	w0, #0x0                   	// #0
  403214:	bl	401ad0 <error@plt>
  403218:	b	402ec0 <__fxstatat@plt+0xf70>
  40321c:	mov	x0, #0xd70b                	// #55051
  403220:	movk	x0, #0x70a3, lsl #16
  403224:	movk	x0, #0xa3d, lsl #32
  403228:	movk	x0, #0xa3d7, lsl #48
  40322c:	smulh	x22, x23, x0
  403230:	add	x22, x22, x23
  403234:	asr	x22, x22, #6
  403238:	sub	x22, x22, x23, asr #63
  40323c:	udiv	x22, x25, x22
  403240:	b	402e5c <__fxstatat@plt+0xf0c>
  403244:	ldr	x0, [sp, #144]
  403248:	bl	401dc0 <free@plt>
  40324c:	mov	w0, w28
  403250:	ldp	x27, x28, [sp, #96]
  403254:	b	402ba8 <__fxstatat@plt+0xc58>
  403258:	bl	401dc0 <free@plt>
  40325c:	mov	w0, #0xffffffff            	// #-1
  403260:	ldp	x27, x28, [sp, #96]
  403264:	b	402ba8 <__fxstatat@plt+0xc58>
  403268:	bl	401f00 <__errno_location@plt>
  40326c:	ldr	w19, [x0]
  403270:	b	402b74 <__fxstatat@plt+0xc24>
  403274:	nop
  403278:	stp	x29, x30, [sp, #-320]!
  40327c:	mov	x29, sp
  403280:	stp	x19, x20, [sp, #16]
  403284:	mov	w20, w0
  403288:	ldrb	w0, [x3, #28]
  40328c:	stp	x21, x22, [sp, #32]
  403290:	mov	x19, x3
  403294:	mov	x21, x1
  403298:	str	x2, [sp, #112]
  40329c:	str	xzr, [sp, #128]
  4032a0:	cbz	w0, 4032b4 <__fxstatat@plt+0x1364>
  4032a4:	ldr	x0, [x3, #8]
  4032a8:	ldrb	w1, [x3, #30]
  4032ac:	add	x0, x1, x0
  4032b0:	str	x0, [sp, #128]
  4032b4:	mov	w1, w20
  4032b8:	add	x2, sp, #0xc0
  4032bc:	mov	w0, #0x0                   	// #0
  4032c0:	bl	401e90 <__fxstat@plt>
  4032c4:	cbnz	w0, 4035ec <__fxstatat@plt+0x169c>
  4032c8:	ldr	w0, [sp, #208]
  4032cc:	and	w0, w0, #0xf000
  4032d0:	cmp	w0, #0x2, lsl #12
  4032d4:	b.eq	4036e0 <__fxstatat@plt+0x1790>  // b.none
  4032d8:	stp	x25, x26, [sp, #64]
  4032dc:	cmp	w0, #0x1, lsl #12
  4032e0:	cset	w25, eq  // eq = none
  4032e4:	cmp	w0, #0xc, lsl #12
  4032e8:	csinc	w1, w25, wzr, ne  // ne = any
  4032ec:	str	w1, [sp, #124]
  4032f0:	cbnz	w1, 4033e0 <__fxstatat@plt+0x1490>
  4032f4:	cmp	w0, #0x8, lsl #12
  4032f8:	b.eq	4036fc <__fxstatat@plt+0x17ac>  // b.none
  4032fc:	ldr	x1, [x19, #8]
  403300:	stp	x23, x24, [sp, #48]
  403304:	stp	x27, x28, [sp, #80]
  403308:	cmp	xzr, x1, lsr #62
  40330c:	lsl	x0, x1, #2
  403310:	cset	x2, ne  // ne = any
  403314:	tbnz	x1, #61, 4037dc <__fxstatat@plt+0x188c>
  403318:	cbnz	x2, 4037dc <__fxstatat@plt+0x188c>
  40331c:	bl	407ac0 <__fxstatat@plt+0x5b70>
  403320:	mov	x22, x0
  403324:	ldr	x1, [x19, #16]
  403328:	str	x1, [sp, #136]
  40332c:	ldr	w0, [sp, #208]
  403330:	cmn	x1, #0x1
  403334:	and	w0, w0, #0xf000
  403338:	b.eq	403734 <__fxstatat@plt+0x17e4>  // b.none
  40333c:	cmp	w0, #0x8, lsl #12
  403340:	b.eq	403638 <__fxstatat@plt+0x16e8>  // b.none
  403344:	ldr	x0, [x19, #8]
  403348:	str	x0, [sp, #104]
  40334c:	cbz	x0, 40379c <__fxstatat@plt+0x184c>
  403350:	str	xzr, [sp, #168]
  403354:	adrp	x24, 40b000 <__fxstatat@plt+0x90b0>
  403358:	add	x24, x24, #0x228
  40335c:	mov	w0, #0xfffffffe            	// #-2
  403360:	mov	x26, x24
  403364:	mov	x28, x22
  403368:	cmp	w0, #0x0
  40336c:	mov	x23, #0x0                   	// #0
  403370:	ldr	x25, [sp, #104]
  403374:	cbnz	w0, 4033a4 <__fxstatat@plt+0x1454>
  403378:	add	x26, x24, #0x4
  40337c:	mov	w0, #0xfffffffe            	// #-2
  403380:	neg	w0, w0
  403384:	cmp	x25, w0, sxtw
  403388:	sxtw	x0, w0
  40338c:	b.ls	403424 <__fxstatat@plt+0x14d4>  // b.plast
  403390:	add	x23, x23, x0
  403394:	sub	x25, x25, x0
  403398:	ldr	w0, [x26]
  40339c:	cmp	w0, #0x0
  4033a0:	cbz	w0, 403378 <__fxstatat@plt+0x1428>
  4033a4:	add	x26, x26, #0x4
  4033a8:	b.lt	403380 <__fxstatat@plt+0x1430>  // b.tstop
  4033ac:	cmp	x25, w0, sxtw
  4033b0:	sxtw	x3, w0
  4033b4:	b.cc	403678 <__fxstatat@plt+0x1728>  // b.lo, b.ul, b.last
  4033b8:	lsl	x27, x3, #2
  4033bc:	mov	x1, x26
  4033c0:	add	x26, x26, x27
  4033c4:	mov	x0, x28
  4033c8:	sub	x25, x25, x3
  4033cc:	mov	x2, x27
  4033d0:	bl	401a70 <memcpy@plt>
  4033d4:	add	x28, x28, x27
  4033d8:	ldr	w0, [x26]
  4033dc:	b	40339c <__fxstatat@plt+0x144c>
  4033e0:	ldp	x25, x26, [sp, #64]
  4033e4:	mov	w2, #0x5                   	// #5
  4033e8:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4033ec:	mov	x0, #0x0                   	// #0
  4033f0:	add	x1, x1, #0x2e8
  4033f4:	bl	401ea0 <dcgettext@plt>
  4033f8:	mov	x3, x21
  4033fc:	mov	x2, x0
  403400:	mov	w1, #0x0                   	// #0
  403404:	mov	w0, #0x0                   	// #0
  403408:	str	wzr, [sp, #124]
  40340c:	bl	401ad0 <error@plt>
  403410:	ldrb	w0, [sp, #124]
  403414:	ldp	x19, x20, [sp, #16]
  403418:	ldp	x21, x22, [sp, #32]
  40341c:	ldp	x29, x30, [sp], #320
  403420:	ret
  403424:	add	x23, x23, x25
  403428:	ldr	x0, [sp, #104]
  40342c:	sub	x3, x23, #0x1
  403430:	mov	x2, x3
  403434:	mov	x24, #0x0                   	// #0
  403438:	sub	x23, x0, x23
  40343c:	sub	x5, x0, #0x1
  403440:	mov	w4, #0xffffffff            	// #-1
  403444:	b	403470 <__fxstatat@plt+0x1520>
  403448:	ldr	w0, [x22, x24, lsl #2]
  40344c:	add	x2, x2, x5
  403450:	str	w0, [x22, x23, lsl #2]
  403454:	sub	x2, x2, x3
  403458:	ldr	x0, [sp, #104]
  40345c:	str	w4, [x22, x24, lsl #2]
  403460:	add	x24, x24, #0x1
  403464:	add	x23, x23, #0x1
  403468:	cmp	x24, x0
  40346c:	b.eq	4034c4 <__fxstatat@plt+0x1574>  // b.none
  403470:	cmp	x2, x3
  403474:	b.ls	403448 <__fxstatat@plt+0x14f8>  // b.plast
  403478:	ldr	x0, [sp, #112]
  40347c:	sub	x1, x23, #0x1
  403480:	sub	x1, x1, x24
  403484:	stp	x2, x3, [sp, #144]
  403488:	str	x5, [sp, #160]
  40348c:	bl	406848 <__fxstatat@plt+0x48f8>
  403490:	add	x0, x0, x24
  403494:	ldr	w1, [x22, x24, lsl #2]
  403498:	ldp	x2, x3, [sp, #144]
  40349c:	mov	w4, #0xffffffff            	// #-1
  4034a0:	ldr	w6, [x22, x0, lsl #2]
  4034a4:	str	w6, [x22, x24, lsl #2]
  4034a8:	add	x24, x24, #0x1
  4034ac:	str	w1, [x22, x0, lsl #2]
  4034b0:	ldr	x0, [sp, #104]
  4034b4:	sub	x2, x2, x3
  4034b8:	ldr	x5, [sp, #160]
  4034bc:	cmp	x24, x0
  4034c0:	b.ne	403470 <__fxstatat@plt+0x1520>  // b.any
  4034c4:	ldr	x0, [sp, #112]
  4034c8:	mov	w24, #0x1                   	// #1
  4034cc:	bl	406840 <__fxstatat@plt+0x48f0>
  4034d0:	mov	x23, x0
  4034d4:	ldr	x0, [sp, #168]
  4034d8:	cbz	x0, 403550 <__fxstatat@plt+0x1600>
  4034dc:	mov	x26, #0x0                   	// #0
  4034e0:	str	x0, [sp, #184]
  4034e4:	ldr	x1, [x19, #8]
  4034e8:	ldrb	w0, [x19, #30]
  4034ec:	cmn	x0, x1
  4034f0:	b.eq	403550 <__fxstatat@plt+0x1600>  // b.none
  4034f4:	mov	x27, #0x0                   	// #0
  4034f8:	cmp	x27, x1
  4034fc:	mov	w4, #0x0                   	// #0
  403500:	b.cs	403508 <__fxstatat@plt+0x15b8>  // b.hs, b.nlast
  403504:	ldr	w4, [x22, x27, lsl #2]
  403508:	add	x27, x27, #0x1
  40350c:	mov	x7, x26
  403510:	mov	x6, x27
  403514:	mov	x5, x23
  403518:	add	x3, sp, #0xb8
  40351c:	mov	x2, x21
  403520:	add	x1, sp, #0xc0
  403524:	mov	w0, w20
  403528:	bl	402a80 <__fxstatat@plt+0xb30>
  40352c:	cmp	w0, #0x0
  403530:	cbz	w0, 40353c <__fxstatat@plt+0x15ec>
  403534:	b.lt	4035c4 <__fxstatat@plt+0x1674>  // b.tstop
  403538:	mov	w24, #0x0                   	// #0
  40353c:	ldr	x1, [x19, #8]
  403540:	ldrb	w0, [x19, #30]
  403544:	add	x0, x0, x1
  403548:	cmp	x27, x0
  40354c:	b.cc	4034f8 <__fxstatat@plt+0x15a8>  // b.lo, b.ul, b.last
  403550:	ldr	x0, [sp, #136]
  403554:	cbz	x0, 403568 <__fxstatat@plt+0x1618>
  403558:	str	xzr, [sp, #136]
  40355c:	str	x0, [sp, #184]
  403560:	ldr	x26, [sp, #128]
  403564:	b	4034e4 <__fxstatat@plt+0x1594>
  403568:	ldr	w0, [x19, #24]
  40356c:	cbz	w0, 4037d4 <__fxstatat@plt+0x1884>
  403570:	mov	w0, w20
  403574:	mov	x1, #0x0                   	// #0
  403578:	bl	401ed0 <ftruncate@plt>
  40357c:	cbz	w0, 4037d4 <__fxstatat@plt+0x1884>
  403580:	ldr	w0, [sp, #208]
  403584:	and	w0, w0, #0xf000
  403588:	cmp	w0, #0x8, lsl #12
  40358c:	b.ne	4037d4 <__fxstatat@plt+0x1884>  // b.any
  403590:	bl	401f00 <__errno_location@plt>
  403594:	mov	x3, x0
  403598:	mov	w2, #0x5                   	// #5
  40359c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4035a0:	mov	x0, #0x0                   	// #0
  4035a4:	add	x1, x1, #0x320
  4035a8:	ldr	w19, [x3]
  4035ac:	bl	401ea0 <dcgettext@plt>
  4035b0:	mov	x3, x21
  4035b4:	mov	x2, x0
  4035b8:	mov	w1, w19
  4035bc:	mov	w0, #0x0                   	// #0
  4035c0:	bl	401ad0 <error@plt>
  4035c4:	mov	x0, x22
  4035c8:	bl	401dc0 <free@plt>
  4035cc:	ldrb	w0, [sp, #124]
  4035d0:	ldp	x19, x20, [sp, #16]
  4035d4:	ldp	x21, x22, [sp, #32]
  4035d8:	ldp	x23, x24, [sp, #48]
  4035dc:	ldp	x25, x26, [sp, #64]
  4035e0:	ldp	x27, x28, [sp, #80]
  4035e4:	ldp	x29, x30, [sp], #320
  4035e8:	ret
  4035ec:	bl	401f00 <__errno_location@plt>
  4035f0:	mov	x3, x0
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4035fc:	mov	x0, #0x0                   	// #0
  403600:	add	x1, x1, #0x2d0
  403604:	ldr	w19, [x3]
  403608:	str	wzr, [sp, #124]
  40360c:	bl	401ea0 <dcgettext@plt>
  403610:	mov	x3, x21
  403614:	mov	x2, x0
  403618:	mov	w1, w19
  40361c:	mov	w0, #0x0                   	// #0
  403620:	bl	401ad0 <error@plt>
  403624:	ldrb	w0, [sp, #124]
  403628:	ldp	x19, x20, [sp, #16]
  40362c:	ldp	x21, x22, [sp, #32]
  403630:	ldp	x29, x30, [sp], #320
  403634:	ret
  403638:	ldr	w0, [sp, #248]
  40363c:	mov	w1, #0x200                 	// #512
  403640:	ldr	x2, [sp, #240]
  403644:	cmp	w0, #0x0
  403648:	csel	w0, w0, w1, gt
  40364c:	str	x2, [sp, #168]
  403650:	ldr	x1, [sp, #136]
  403654:	sxtw	x0, w0
  403658:	cmp	x0, x1
  40365c:	csel	x0, x0, x1, le
  403660:	cmp	x2, x0
  403664:	b.ge	403344 <__fxstatat@plt+0x13f4>  // b.tcont
  403668:	ldr	x0, [x19, #8]
  40366c:	str	x0, [sp, #104]
  403670:	cbz	x0, 4034c4 <__fxstatat@plt+0x1574>
  403674:	b	403354 <__fxstatat@plt+0x1404>
  403678:	cmp	x25, #0x1
  40367c:	b.ls	403424 <__fxstatat@plt+0x14d4>  // b.plast
  403680:	add	x0, x25, x25, lsl #1
  403684:	cmp	x3, x0
  403688:	b.hi	403424 <__fxstatat@plt+0x14d4>  // b.pmore
  40368c:	nop
  403690:	add	x26, x26, #0x4
  403694:	cmp	x25, x3
  403698:	b.eq	4036bc <__fxstatat@plt+0x176c>  // b.none
  40369c:	ldr	x0, [sp, #112]
  4036a0:	sub	x24, x3, #0x1
  4036a4:	mov	x1, x24
  4036a8:	str	x3, [sp, #144]
  4036ac:	bl	406848 <__fxstatat@plt+0x48f8>
  4036b0:	cmp	x25, x0
  4036b4:	ldr	x3, [sp, #144]
  4036b8:	b.ls	4036d8 <__fxstatat@plt+0x1788>  // b.plast
  4036bc:	mov	x6, x28
  4036c0:	ldur	w0, [x26, #-4]
  4036c4:	subs	x25, x25, #0x1
  4036c8:	str	w0, [x6], #4
  4036cc:	b.eq	403428 <__fxstatat@plt+0x14d8>  // b.none
  4036d0:	mov	x28, x6
  4036d4:	sub	x24, x3, #0x1
  4036d8:	mov	x3, x24
  4036dc:	b	403690 <__fxstatat@plt+0x1740>
  4036e0:	mov	w0, w20
  4036e4:	bl	401e80 <isatty@plt>
  4036e8:	cbnz	w0, 4033e4 <__fxstatat@plt+0x1494>
  4036ec:	ldr	w0, [sp, #208]
  4036f0:	stp	x25, x26, [sp, #64]
  4036f4:	and	w0, w0, #0xf000
  4036f8:	b	4032dc <__fxstatat@plt+0x138c>
  4036fc:	ldr	x0, [sp, #240]
  403700:	tbz	x0, #63, 4032fc <__fxstatat@plt+0x13ac>
  403704:	mov	w2, #0x5                   	// #5
  403708:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40370c:	mov	x0, #0x0                   	// #0
  403710:	add	x1, x1, #0x300
  403714:	bl	401ea0 <dcgettext@plt>
  403718:	mov	x2, x0
  40371c:	mov	x3, x21
  403720:	mov	w1, #0x0                   	// #0
  403724:	mov	w0, #0x0                   	// #0
  403728:	bl	401ad0 <error@plt>
  40372c:	ldp	x25, x26, [sp, #64]
  403730:	b	403410 <__fxstatat@plt+0x14c0>
  403734:	cmp	w0, #0x8, lsl #12
  403738:	b.ne	4037b0 <__fxstatat@plt+0x1860>  // b.any
  40373c:	ldrb	w0, [x19, #29]
  403740:	ldr	x2, [sp, #240]
  403744:	str	x2, [sp, #136]
  403748:	cbnz	w0, 403344 <__fxstatat@plt+0x13f4>
  40374c:	ldr	w0, [sp, #248]
  403750:	mov	w1, #0x200                 	// #512
  403754:	cmp	w0, #0x0
  403758:	csel	w0, w0, w1, gt
  40375c:	cmp	x2, #0x0
  403760:	sxtw	x0, w0
  403764:	ccmp	x2, x0, #0x0, ne  // ne = any
  403768:	csel	x1, x2, xzr, lt  // lt = tstop
  40376c:	str	x1, [sp, #168]
  403770:	sdiv	x1, x2, x0
  403774:	msub	x1, x1, x0, x2
  403778:	cbz	x1, 403668 <__fxstatat@plt+0x1718>
  40377c:	sub	x0, x0, x1
  403780:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  403784:	sub	x1, x1, x2
  403788:	cmp	x1, x0
  40378c:	csel	x0, x1, x0, le
  403790:	add	x0, x2, x0
  403794:	str	x0, [sp, #136]
  403798:	b	403668 <__fxstatat@plt+0x1718>
  40379c:	ldr	x0, [sp, #112]
  4037a0:	mov	w24, #0x1                   	// #1
  4037a4:	bl	406840 <__fxstatat@plt+0x48f0>
  4037a8:	mov	x23, x0
  4037ac:	b	403550 <__fxstatat@plt+0x1600>
  4037b0:	mov	x1, #0x0                   	// #0
  4037b4:	mov	w0, w20
  4037b8:	mov	w2, #0x2                   	// #2
  4037bc:	bl	401b20 <lseek@plt>
  4037c0:	ldr	x1, [sp, #136]
  4037c4:	cmp	x0, #0x0
  4037c8:	csel	x0, x1, x0, le
  4037cc:	str	x0, [sp, #136]
  4037d0:	b	403344 <__fxstatat@plt+0x13f4>
  4037d4:	str	w24, [sp, #124]
  4037d8:	b	4035c4 <__fxstatat@plt+0x1674>
  4037dc:	bl	407d18 <__fxstatat@plt+0x5dc8>
  4037e0:	stp	x29, x30, [sp, #-176]!
  4037e4:	mov	x29, sp
  4037e8:	stp	x19, x20, [sp, #16]
  4037ec:	mov	w20, w0
  4037f0:	stp	x21, x22, [sp, #32]
  4037f4:	str	x23, [sp, #48]
  4037f8:	cbz	w0, 403838 <__fxstatat@plt+0x18e8>
  4037fc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403800:	mov	w2, #0x5                   	// #5
  403804:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403808:	add	x1, x1, #0x350
  40380c:	ldr	x19, [x0, #776]
  403810:	mov	x0, #0x0                   	// #0
  403814:	bl	401ea0 <dcgettext@plt>
  403818:	mov	x2, x0
  40381c:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  403820:	mov	x0, x19
  403824:	mov	w1, #0x1                   	// #1
  403828:	ldr	x3, [x3, #848]
  40382c:	bl	401d80 <__fprintf_chk@plt>
  403830:	mov	w0, w20
  403834:	bl	401ac0 <exit@plt>
  403838:	mov	w2, #0x5                   	// #5
  40383c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403840:	mov	x0, #0x0                   	// #0
  403844:	add	x1, x1, #0x378
  403848:	bl	401ea0 <dcgettext@plt>
  40384c:	adrp	x19, 41e000 <__fxstatat@plt+0x1c0b0>
  403850:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  403854:	mov	x1, x0
  403858:	mov	w0, #0x1                   	// #1
  40385c:	adrp	x22, 40a000 <__fxstatat@plt+0x80b0>
  403860:	ldr	x2, [x2, #848]
  403864:	add	x21, sp, #0x40
  403868:	add	x22, x22, #0x338
  40386c:	bl	401c50 <__printf_chk@plt>
  403870:	mov	w2, #0x5                   	// #5
  403874:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403878:	mov	x0, #0x0                   	// #0
  40387c:	add	x1, x1, #0x398
  403880:	bl	401ea0 <dcgettext@plt>
  403884:	ldr	x1, [x19, #800]
  403888:	bl	401eb0 <fputs_unlocked@plt>
  40388c:	mov	w2, #0x5                   	// #5
  403890:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403894:	mov	x0, #0x0                   	// #0
  403898:	add	x1, x1, #0x420
  40389c:	bl	401ea0 <dcgettext@plt>
  4038a0:	ldr	x1, [x19, #800]
  4038a4:	bl	401eb0 <fputs_unlocked@plt>
  4038a8:	mov	w2, #0x5                   	// #5
  4038ac:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4038b0:	mov	x0, #0x0                   	// #0
  4038b4:	add	x1, x1, #0x448
  4038b8:	bl	401ea0 <dcgettext@plt>
  4038bc:	ldr	x1, [x19, #800]
  4038c0:	bl	401eb0 <fputs_unlocked@plt>
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4038cc:	mov	x0, #0x0                   	// #0
  4038d0:	add	x1, x1, #0x498
  4038d4:	bl	401ea0 <dcgettext@plt>
  4038d8:	mov	x1, x0
  4038dc:	mov	w2, #0x3                   	// #3
  4038e0:	mov	w0, #0x1                   	// #1
  4038e4:	bl	401c50 <__printf_chk@plt>
  4038e8:	mov	w2, #0x5                   	// #5
  4038ec:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4038f0:	mov	x0, #0x0                   	// #0
  4038f4:	add	x1, x1, #0x5a0
  4038f8:	bl	401ea0 <dcgettext@plt>
  4038fc:	ldr	x1, [x19, #800]
  403900:	bl	401eb0 <fputs_unlocked@plt>
  403904:	mov	w2, #0x5                   	// #5
  403908:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40390c:	mov	x0, #0x0                   	// #0
  403910:	add	x1, x1, #0x710
  403914:	bl	401ea0 <dcgettext@plt>
  403918:	ldr	x1, [x19, #800]
  40391c:	bl	401eb0 <fputs_unlocked@plt>
  403920:	mov	w2, #0x5                   	// #5
  403924:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403928:	mov	x0, #0x0                   	// #0
  40392c:	add	x1, x1, #0x740
  403930:	bl	401ea0 <dcgettext@plt>
  403934:	ldr	x1, [x19, #800]
  403938:	bl	401eb0 <fputs_unlocked@plt>
  40393c:	mov	w2, #0x5                   	// #5
  403940:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403944:	mov	x0, #0x0                   	// #0
  403948:	add	x1, x1, #0x778
  40394c:	bl	401ea0 <dcgettext@plt>
  403950:	ldr	x1, [x19, #800]
  403954:	bl	401eb0 <fputs_unlocked@plt>
  403958:	mov	w2, #0x5                   	// #5
  40395c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403960:	mov	x0, #0x0                   	// #0
  403964:	add	x1, x1, #0x958
  403968:	bl	401ea0 <dcgettext@plt>
  40396c:	ldr	x1, [x19, #800]
  403970:	bl	401eb0 <fputs_unlocked@plt>
  403974:	mov	w2, #0x5                   	// #5
  403978:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  40397c:	mov	x0, #0x0                   	// #0
  403980:	add	x1, x1, #0xac8
  403984:	bl	401ea0 <dcgettext@plt>
  403988:	ldr	x1, [x19, #800]
  40398c:	bl	401eb0 <fputs_unlocked@plt>
  403990:	mov	w2, #0x5                   	// #5
  403994:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403998:	mov	x0, #0x0                   	// #0
  40399c:	add	x1, x1, #0xc08
  4039a0:	bl	401ea0 <dcgettext@plt>
  4039a4:	ldr	x1, [x19, #800]
  4039a8:	bl	401eb0 <fputs_unlocked@plt>
  4039ac:	mov	w2, #0x5                   	// #5
  4039b0:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4039b4:	mov	x0, #0x0                   	// #0
  4039b8:	add	x1, x1, #0xc78
  4039bc:	bl	401ea0 <dcgettext@plt>
  4039c0:	ldr	x1, [x19, #800]
  4039c4:	bl	401eb0 <fputs_unlocked@plt>
  4039c8:	mov	w2, #0x5                   	// #5
  4039cc:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  4039d0:	mov	x0, #0x0                   	// #0
  4039d4:	add	x1, x1, #0xe50
  4039d8:	bl	401ea0 <dcgettext@plt>
  4039dc:	ldr	x1, [x19, #800]
  4039e0:	bl	401eb0 <fputs_unlocked@plt>
  4039e4:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4039e8:	add	x2, x2, #0x228
  4039ec:	ldp	x4, x5, [x2, #240]
  4039f0:	stp	x4, x5, [sp, #80]
  4039f4:	ldp	x4, x5, [x2, #256]
  4039f8:	stp	x4, x5, [sp, #96]
  4039fc:	ldp	x1, x0, [x2, #224]
  403a00:	stp	x1, x0, [sp, #64]
  403a04:	ldp	x4, x5, [x2, #272]
  403a08:	stp	x4, x5, [sp, #112]
  403a0c:	ldp	x4, x5, [x2, #288]
  403a10:	stp	x4, x5, [sp, #128]
  403a14:	ldp	x4, x5, [x2, #304]
  403a18:	stp	x4, x5, [sp, #144]
  403a1c:	ldp	x4, x5, [x2, #320]
  403a20:	stp	x4, x5, [sp, #160]
  403a24:	cbnz	x1, 403af8 <__fxstatat@plt+0x1ba8>
  403a28:	ldr	x23, [x21, #8]
  403a2c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403a30:	mov	w2, #0x5                   	// #5
  403a34:	add	x1, x1, #0xef8
  403a38:	mov	x0, #0x0                   	// #0
  403a3c:	cbz	x23, 403b08 <__fxstatat@plt+0x1bb8>
  403a40:	bl	401ea0 <dcgettext@plt>
  403a44:	adrp	x21, 40a000 <__fxstatat@plt+0x80b0>
  403a48:	add	x21, x21, #0xf10
  403a4c:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  403a50:	mov	x3, x21
  403a54:	add	x2, x2, #0xf38
  403a58:	mov	x1, x0
  403a5c:	mov	w0, #0x1                   	// #1
  403a60:	bl	401c50 <__printf_chk@plt>
  403a64:	mov	x1, #0x0                   	// #0
  403a68:	mov	w0, #0x5                   	// #5
  403a6c:	bl	401f40 <setlocale@plt>
  403a70:	cbz	x0, 403a88 <__fxstatat@plt+0x1b38>
  403a74:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403a78:	mov	x2, #0x3                   	// #3
  403a7c:	add	x1, x1, #0xf48
  403a80:	bl	401c20 <strncmp@plt>
  403a84:	cbnz	w0, 403ba4 <__fxstatat@plt+0x1c54>
  403a88:	mov	w2, #0x5                   	// #5
  403a8c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403a90:	mov	x0, #0x0                   	// #0
  403a94:	add	x1, x1, #0xf98
  403a98:	bl	401ea0 <dcgettext@plt>
  403a9c:	mov	x1, x0
  403aa0:	mov	x3, x22
  403aa4:	mov	x2, x21
  403aa8:	mov	w0, #0x1                   	// #1
  403aac:	bl	401c50 <__printf_chk@plt>
  403ab0:	mov	w2, #0x5                   	// #5
  403ab4:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403ab8:	mov	x0, #0x0                   	// #0
  403abc:	add	x1, x1, #0xfb8
  403ac0:	bl	401ea0 <dcgettext@plt>
  403ac4:	mov	x1, x0
  403ac8:	cmp	x23, x22
  403acc:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  403ad0:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  403ad4:	add	x2, x2, #0xe68
  403ad8:	add	x3, x3, #0x340
  403adc:	csel	x3, x3, x2, eq  // eq = none
  403ae0:	mov	x2, x23
  403ae4:	mov	w0, #0x1                   	// #1
  403ae8:	bl	401c50 <__printf_chk@plt>
  403aec:	b	403830 <__fxstatat@plt+0x18e0>
  403af0:	ldr	x1, [x21, #16]!
  403af4:	cbz	x1, 403a28 <__fxstatat@plt+0x1ad8>
  403af8:	mov	x0, x22
  403afc:	bl	401d90 <strcmp@plt>
  403b00:	cbnz	w0, 403af0 <__fxstatat@plt+0x1ba0>
  403b04:	b	403a28 <__fxstatat@plt+0x1ad8>
  403b08:	bl	401ea0 <dcgettext@plt>
  403b0c:	adrp	x21, 40a000 <__fxstatat@plt+0x80b0>
  403b10:	add	x21, x21, #0xf10
  403b14:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  403b18:	mov	x3, x21
  403b1c:	add	x2, x2, #0xf38
  403b20:	mov	x1, x0
  403b24:	mov	w0, #0x1                   	// #1
  403b28:	bl	401c50 <__printf_chk@plt>
  403b2c:	mov	x1, #0x0                   	// #0
  403b30:	mov	w0, #0x5                   	// #5
  403b34:	bl	401f40 <setlocale@plt>
  403b38:	cbz	x0, 403b50 <__fxstatat@plt+0x1c00>
  403b3c:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403b40:	mov	x2, #0x3                   	// #3
  403b44:	add	x1, x1, #0xf48
  403b48:	bl	401c20 <strncmp@plt>
  403b4c:	cbnz	w0, 403ba0 <__fxstatat@plt+0x1c50>
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403b58:	mov	x0, #0x0                   	// #0
  403b5c:	add	x1, x1, #0xf98
  403b60:	bl	401ea0 <dcgettext@plt>
  403b64:	mov	x1, x0
  403b68:	mov	x3, x22
  403b6c:	mov	x2, x21
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	bl	401c50 <__printf_chk@plt>
  403b78:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403b7c:	mov	w2, #0x5                   	// #5
  403b80:	add	x1, x1, #0xfb8
  403b84:	mov	x0, #0x0                   	// #0
  403b88:	bl	401ea0 <dcgettext@plt>
  403b8c:	mov	x23, x22
  403b90:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  403b94:	mov	x1, x0
  403b98:	add	x3, x3, #0x340
  403b9c:	b	403ae0 <__fxstatat@plt+0x1b90>
  403ba0:	mov	x23, x22
  403ba4:	mov	w2, #0x5                   	// #5
  403ba8:	adrp	x1, 40a000 <__fxstatat@plt+0x80b0>
  403bac:	mov	x0, #0x0                   	// #0
  403bb0:	add	x1, x1, #0xf50
  403bb4:	bl	401ea0 <dcgettext@plt>
  403bb8:	ldr	x1, [x19, #800]
  403bbc:	bl	401eb0 <fputs_unlocked@plt>
  403bc0:	b	403a88 <__fxstatat@plt+0x1b38>
  403bc4:	nop
  403bc8:	mov	w0, #0x1                   	// #1
  403bcc:	b	4037e0 <__fxstatat@plt+0x1890>
  403bd0:	stp	x29, x30, [sp, #-96]!
  403bd4:	mov	x29, sp
  403bd8:	stp	x23, x24, [sp, #48]
  403bdc:	mov	x24, x1
  403be0:	stp	x21, x22, [sp, #32]
  403be4:	mov	x21, x3
  403be8:	stp	x25, x26, [sp, #64]
  403bec:	mov	x26, x2
  403bf0:	mov	x25, x0
  403bf4:	stp	x27, x28, [sp, #80]
  403bf8:	bl	401aa0 <strlen@plt>
  403bfc:	ldr	x28, [x24]
  403c00:	cbz	x28, 403cf0 <__fxstatat@plt+0x1da0>
  403c04:	mov	x22, x0
  403c08:	mov	w27, #0x0                   	// #0
  403c0c:	mov	x23, #0xffffffffffffffff    	// #-1
  403c10:	stp	x19, x20, [sp, #16]
  403c14:	mov	x20, x26
  403c18:	mov	x19, #0x0                   	// #0
  403c1c:	b	403c40 <__fxstatat@plt+0x1cf0>
  403c20:	cbz	x26, 403cc4 <__fxstatat@plt+0x1d74>
  403c24:	bl	401d50 <memcmp@plt>
  403c28:	cmp	w0, #0x0
  403c2c:	csinc	w27, w27, wzr, eq  // eq = none
  403c30:	add	x19, x19, #0x1
  403c34:	add	x20, x20, x21
  403c38:	ldr	x28, [x24, x19, lsl #3]
  403c3c:	cbz	x28, 403c98 <__fxstatat@plt+0x1d48>
  403c40:	mov	x1, x25
  403c44:	mov	x2, x22
  403c48:	mov	x0, x28
  403c4c:	bl	401c20 <strncmp@plt>
  403c50:	mov	w1, w0
  403c54:	mov	x0, x28
  403c58:	cbnz	w1, 403c30 <__fxstatat@plt+0x1ce0>
  403c5c:	bl	401aa0 <strlen@plt>
  403c60:	mov	x3, x0
  403c64:	mov	x2, x21
  403c68:	madd	x0, x23, x21, x26
  403c6c:	mov	x1, x20
  403c70:	cmp	x3, x22
  403c74:	b.eq	403ccc <__fxstatat@plt+0x1d7c>  // b.none
  403c78:	cmn	x23, #0x1
  403c7c:	b.ne	403c20 <__fxstatat@plt+0x1cd0>  // b.any
  403c80:	mov	x23, x19
  403c84:	add	x19, x19, #0x1
  403c88:	add	x20, x20, x21
  403c8c:	ldr	x28, [x24, x19, lsl #3]
  403c90:	cbnz	x28, 403c40 <__fxstatat@plt+0x1cf0>
  403c94:	nop
  403c98:	ldp	x19, x20, [sp, #16]
  403c9c:	cmp	w27, #0x0
  403ca0:	mov	x0, #0xfffffffffffffffe    	// #-2
  403ca4:	csel	x23, x23, x0, eq  // eq = none
  403ca8:	mov	x0, x23
  403cac:	ldp	x21, x22, [sp, #32]
  403cb0:	ldp	x23, x24, [sp, #48]
  403cb4:	ldp	x25, x26, [sp, #64]
  403cb8:	ldp	x27, x28, [sp, #80]
  403cbc:	ldp	x29, x30, [sp], #96
  403cc0:	ret
  403cc4:	mov	w27, #0x1                   	// #1
  403cc8:	b	403c30 <__fxstatat@plt+0x1ce0>
  403ccc:	mov	x23, x19
  403cd0:	mov	x0, x23
  403cd4:	ldp	x19, x20, [sp, #16]
  403cd8:	ldp	x21, x22, [sp, #32]
  403cdc:	ldp	x23, x24, [sp, #48]
  403ce0:	ldp	x25, x26, [sp, #64]
  403ce4:	ldp	x27, x28, [sp, #80]
  403ce8:	ldp	x29, x30, [sp], #96
  403cec:	ret
  403cf0:	mov	x23, #0xffffffffffffffff    	// #-1
  403cf4:	b	403ca8 <__fxstatat@plt+0x1d58>
  403cf8:	stp	x29, x30, [sp, #-48]!
  403cfc:	cmn	x2, #0x1
  403d00:	mov	x29, sp
  403d04:	stp	x19, x20, [sp, #16]
  403d08:	mov	x20, x0
  403d0c:	str	x21, [sp, #32]
  403d10:	mov	x21, x1
  403d14:	b.eq	403d74 <__fxstatat@plt+0x1e24>  // b.none
  403d18:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	add	x1, x1, #0x580
  403d24:	mov	x0, #0x0                   	// #0
  403d28:	bl	401ea0 <dcgettext@plt>
  403d2c:	mov	x19, x0
  403d30:	mov	x2, x21
  403d34:	mov	w1, #0x8                   	// #8
  403d38:	mov	w0, #0x0                   	// #0
  403d3c:	bl	4064d8 <__fxstatat@plt+0x4588>
  403d40:	mov	x1, x20
  403d44:	mov	x20, x0
  403d48:	mov	w0, #0x1                   	// #1
  403d4c:	bl	406798 <__fxstatat@plt+0x4848>
  403d50:	mov	x3, x20
  403d54:	mov	x2, x19
  403d58:	ldp	x19, x20, [sp, #16]
  403d5c:	mov	x4, x0
  403d60:	ldr	x21, [sp, #32]
  403d64:	mov	w1, #0x0                   	// #0
  403d68:	ldp	x29, x30, [sp], #48
  403d6c:	mov	w0, #0x0                   	// #0
  403d70:	b	401ad0 <error@plt>
  403d74:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  403d78:	mov	w2, #0x5                   	// #5
  403d7c:	add	x1, x1, #0x560
  403d80:	mov	x0, #0x0                   	// #0
  403d84:	bl	401ea0 <dcgettext@plt>
  403d88:	mov	x19, x0
  403d8c:	b	403d30 <__fxstatat@plt+0x1de0>
  403d90:	stp	x29, x30, [sp, #-112]!
  403d94:	mov	x29, sp
  403d98:	stp	x27, x28, [sp, #80]
  403d9c:	adrp	x28, 41e000 <__fxstatat@plt+0x1c0b0>
  403da0:	stp	x19, x20, [sp, #16]
  403da4:	mov	x20, x1
  403da8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  403dac:	add	x1, x1, #0x5a0
  403db0:	stp	x21, x22, [sp, #32]
  403db4:	mov	x22, x2
  403db8:	mov	w2, #0x5                   	// #5
  403dbc:	stp	x23, x24, [sp, #48]
  403dc0:	mov	x24, x0
  403dc4:	mov	x0, #0x0                   	// #0
  403dc8:	bl	401ea0 <dcgettext@plt>
  403dcc:	ldr	x1, [x28, #776]
  403dd0:	bl	401eb0 <fputs_unlocked@plt>
  403dd4:	ldr	x21, [x24]
  403dd8:	cbz	x21, 403e50 <__fxstatat@plt+0x1f00>
  403ddc:	adrp	x27, 40b000 <__fxstatat@plt+0x90b0>
  403de0:	add	x27, x27, #0x5c0
  403de4:	stp	x25, x26, [sp, #64]
  403de8:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  403dec:	add	x25, x28, #0x308
  403df0:	add	x26, x26, #0x5b8
  403df4:	mov	x23, #0x0                   	// #0
  403df8:	mov	x19, #0x0                   	// #0
  403dfc:	nop
  403e00:	cbz	x19, 403e18 <__fxstatat@plt+0x1ec8>
  403e04:	mov	x2, x22
  403e08:	mov	x1, x20
  403e0c:	mov	x0, x23
  403e10:	bl	401d50 <memcmp@plt>
  403e14:	cbz	w0, 403e88 <__fxstatat@plt+0x1f38>
  403e18:	ldr	x23, [x25]
  403e1c:	mov	x0, x21
  403e20:	bl	4067b0 <__fxstatat@plt+0x4860>
  403e24:	mov	x3, x0
  403e28:	mov	x2, x26
  403e2c:	mov	x0, x23
  403e30:	mov	w1, #0x1                   	// #1
  403e34:	mov	x23, x20
  403e38:	bl	401d80 <__fprintf_chk@plt>
  403e3c:	add	x19, x19, #0x1
  403e40:	add	x20, x20, x22
  403e44:	ldr	x21, [x24, x19, lsl #3]
  403e48:	cbnz	x21, 403e00 <__fxstatat@plt+0x1eb0>
  403e4c:	ldp	x25, x26, [sp, #64]
  403e50:	ldr	x0, [x28, #776]
  403e54:	ldp	x1, x2, [x0, #40]
  403e58:	cmp	x1, x2
  403e5c:	b.cs	403eb4 <__fxstatat@plt+0x1f64>  // b.hs, b.nlast
  403e60:	add	x2, x1, #0x1
  403e64:	str	x2, [x0, #40]
  403e68:	mov	w0, #0xa                   	// #10
  403e6c:	strb	w0, [x1]
  403e70:	ldp	x19, x20, [sp, #16]
  403e74:	ldp	x21, x22, [sp, #32]
  403e78:	ldp	x23, x24, [sp, #48]
  403e7c:	ldp	x27, x28, [sp, #80]
  403e80:	ldp	x29, x30, [sp], #112
  403e84:	ret
  403e88:	ldr	x1, [x25]
  403e8c:	mov	x0, x21
  403e90:	str	x1, [sp, #104]
  403e94:	bl	4067b0 <__fxstatat@plt+0x4860>
  403e98:	mov	x3, x0
  403e9c:	ldr	x1, [sp, #104]
  403ea0:	mov	x2, x27
  403ea4:	mov	x0, x1
  403ea8:	mov	w1, #0x1                   	// #1
  403eac:	bl	401d80 <__fprintf_chk@plt>
  403eb0:	b	403e3c <__fxstatat@plt+0x1eec>
  403eb4:	ldp	x19, x20, [sp, #16]
  403eb8:	mov	w1, #0xa                   	// #10
  403ebc:	ldp	x21, x22, [sp, #32]
  403ec0:	ldp	x23, x24, [sp, #48]
  403ec4:	ldp	x27, x28, [sp, #80]
  403ec8:	ldp	x29, x30, [sp], #112
  403ecc:	b	401d30 <__overflow@plt>
  403ed0:	stp	x29, x30, [sp, #-64]!
  403ed4:	mov	x29, sp
  403ed8:	stp	x19, x20, [sp, #16]
  403edc:	mov	x19, x2
  403ee0:	mov	x20, x3
  403ee4:	stp	x21, x22, [sp, #32]
  403ee8:	mov	x22, x1
  403eec:	mov	x21, x4
  403ef0:	mov	x3, x4
  403ef4:	mov	x2, x20
  403ef8:	mov	x1, x19
  403efc:	stp	x23, x24, [sp, #48]
  403f00:	mov	x24, x0
  403f04:	mov	x23, x5
  403f08:	mov	x0, x22
  403f0c:	bl	403bd0 <__fxstatat@plt+0x1c80>
  403f10:	tbnz	x0, #63, 403f28 <__fxstatat@plt+0x1fd8>
  403f14:	ldp	x19, x20, [sp, #16]
  403f18:	ldp	x21, x22, [sp, #32]
  403f1c:	ldp	x23, x24, [sp, #48]
  403f20:	ldp	x29, x30, [sp], #64
  403f24:	ret
  403f28:	mov	x2, x0
  403f2c:	mov	x1, x22
  403f30:	mov	x0, x24
  403f34:	bl	403cf8 <__fxstatat@plt+0x1da8>
  403f38:	mov	x0, x19
  403f3c:	mov	x2, x21
  403f40:	mov	x1, x20
  403f44:	bl	403d90 <__fxstatat@plt+0x1e40>
  403f48:	blr	x23
  403f4c:	mov	x0, #0xffffffffffffffff    	// #-1
  403f50:	b	403f14 <__fxstatat@plt+0x1fc4>
  403f54:	nop
  403f58:	stp	x29, x30, [sp, #-64]!
  403f5c:	mov	x29, sp
  403f60:	stp	x21, x22, [sp, #32]
  403f64:	ldr	x22, [x1]
  403f68:	cbz	x22, 403fb0 <__fxstatat@plt+0x2060>
  403f6c:	mov	x21, x3
  403f70:	stp	x19, x20, [sp, #16]
  403f74:	mov	x19, x2
  403f78:	add	x20, x1, #0x8
  403f7c:	str	x23, [sp, #48]
  403f80:	mov	x23, x0
  403f84:	b	403f94 <__fxstatat@plt+0x2044>
  403f88:	ldr	x22, [x20], #8
  403f8c:	add	x19, x19, x21
  403f90:	cbz	x22, 403fa8 <__fxstatat@plt+0x2058>
  403f94:	mov	x2, x21
  403f98:	mov	x1, x19
  403f9c:	mov	x0, x23
  403fa0:	bl	401d50 <memcmp@plt>
  403fa4:	cbnz	w0, 403f88 <__fxstatat@plt+0x2038>
  403fa8:	ldp	x19, x20, [sp, #16]
  403fac:	ldr	x23, [sp, #48]
  403fb0:	mov	x0, x22
  403fb4:	ldp	x21, x22, [sp, #32]
  403fb8:	ldp	x29, x30, [sp], #64
  403fbc:	ret
  403fc0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  403fc4:	str	x0, [x1, #832]
  403fc8:	ret
  403fcc:	nop
  403fd0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  403fd4:	strb	w0, [x1, #840]
  403fd8:	ret
  403fdc:	nop
  403fe0:	stp	x29, x30, [sp, #-48]!
  403fe4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  403fe8:	mov	x29, sp
  403fec:	ldr	x0, [x0, #800]
  403ff0:	bl	408898 <__fxstatat@plt+0x6948>
  403ff4:	cbz	w0, 40402c <__fxstatat@plt+0x20dc>
  403ff8:	stp	x19, x20, [sp, #16]
  403ffc:	adrp	x20, 41e000 <__fxstatat@plt+0x1c0b0>
  404000:	add	x0, x20, #0x340
  404004:	str	x21, [sp, #32]
  404008:	ldrb	w21, [x0, #8]
  40400c:	bl	401f00 <__errno_location@plt>
  404010:	mov	x19, x0
  404014:	cbz	w21, 404044 <__fxstatat@plt+0x20f4>
  404018:	ldr	w0, [x0]
  40401c:	cmp	w0, #0x20
  404020:	b.ne	404044 <__fxstatat@plt+0x20f4>  // b.any
  404024:	ldp	x19, x20, [sp, #16]
  404028:	ldr	x21, [sp, #32]
  40402c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404030:	ldr	x0, [x0, #776]
  404034:	bl	408898 <__fxstatat@plt+0x6948>
  404038:	cbnz	w0, 404098 <__fxstatat@plt+0x2148>
  40403c:	ldp	x29, x30, [sp], #48
  404040:	ret
  404044:	mov	w2, #0x5                   	// #5
  404048:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  40404c:	mov	x0, #0x0                   	// #0
  404050:	add	x1, x1, #0x5c8
  404054:	bl	401ea0 <dcgettext@plt>
  404058:	ldr	x2, [x20, #832]
  40405c:	mov	x20, x0
  404060:	cbz	x2, 4040a4 <__fxstatat@plt+0x2154>
  404064:	ldr	w19, [x19]
  404068:	mov	x0, x2
  40406c:	bl	406620 <__fxstatat@plt+0x46d0>
  404070:	mov	x3, x0
  404074:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  404078:	mov	w1, w19
  40407c:	mov	x4, x20
  404080:	add	x2, x2, #0x5d8
  404084:	mov	w0, #0x0                   	// #0
  404088:	bl	401ad0 <error@plt>
  40408c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404090:	ldr	w0, [x0, #672]
  404094:	bl	401a90 <_exit@plt>
  404098:	stp	x19, x20, [sp, #16]
  40409c:	str	x21, [sp, #32]
  4040a0:	b	40408c <__fxstatat@plt+0x213c>
  4040a4:	ldr	w1, [x19]
  4040a8:	mov	x3, x0
  4040ac:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4040b0:	mov	w0, #0x0                   	// #0
  4040b4:	add	x2, x2, #0x578
  4040b8:	bl	401ad0 <error@plt>
  4040bc:	b	40408c <__fxstatat@plt+0x213c>
  4040c0:	stp	x29, x30, [sp, #-16]!
  4040c4:	mov	x29, sp
  4040c8:	bl	404130 <__fxstatat@plt+0x21e0>
  4040cc:	cbz	x0, 4040d8 <__fxstatat@plt+0x2188>
  4040d0:	ldp	x29, x30, [sp], #16
  4040d4:	ret
  4040d8:	bl	407d18 <__fxstatat@plt+0x5dc8>
  4040dc:	nop
  4040e0:	stp	x29, x30, [sp, #-32]!
  4040e4:	mov	x29, sp
  4040e8:	stp	x19, x20, [sp, #16]
  4040ec:	mov	x19, x0
  4040f0:	ldrb	w1, [x0]
  4040f4:	cmp	w1, #0x2f
  4040f8:	cset	x20, eq  // eq = none
  4040fc:	bl	4041a0 <__fxstatat@plt+0x2250>
  404100:	sub	x0, x0, x19
  404104:	b	404118 <__fxstatat@plt+0x21c8>
  404108:	ldrb	w2, [x19, x1]
  40410c:	cmp	w2, #0x2f
  404110:	b.ne	404124 <__fxstatat@plt+0x21d4>  // b.any
  404114:	mov	x0, x1
  404118:	sub	x1, x0, #0x1
  40411c:	cmp	x0, x20
  404120:	b.hi	404108 <__fxstatat@plt+0x21b8>  // b.pmore
  404124:	ldp	x19, x20, [sp, #16]
  404128:	ldp	x29, x30, [sp], #32
  40412c:	ret
  404130:	stp	x29, x30, [sp, #-48]!
  404134:	mov	x29, sp
  404138:	stp	x19, x20, [sp, #16]
  40413c:	str	x21, [sp, #32]
  404140:	mov	x21, x0
  404144:	bl	4040e0 <__fxstatat@plt+0x2190>
  404148:	cmp	x0, #0x0
  40414c:	mov	x19, x0
  404150:	add	x0, x0, #0x1
  404154:	cinc	x0, x0, eq  // eq = none
  404158:	bl	401bd0 <malloc@plt>
  40415c:	mov	x20, x0
  404160:	cbz	x0, 404178 <__fxstatat@plt+0x2228>
  404164:	mov	x1, x21
  404168:	mov	x2, x19
  40416c:	bl	401a70 <memcpy@plt>
  404170:	cbz	x19, 40418c <__fxstatat@plt+0x223c>
  404174:	strb	wzr, [x20, x19]
  404178:	mov	x0, x20
  40417c:	ldp	x19, x20, [sp, #16]
  404180:	ldr	x21, [sp, #32]
  404184:	ldp	x29, x30, [sp], #48
  404188:	ret
  40418c:	mov	w0, #0x2e                  	// #46
  404190:	mov	x19, #0x1                   	// #1
  404194:	strb	w0, [x20]
  404198:	b	404174 <__fxstatat@plt+0x2224>
  40419c:	nop
  4041a0:	ldrb	w1, [x0]
  4041a4:	cmp	w1, #0x2f
  4041a8:	b.ne	4041bc <__fxstatat@plt+0x226c>  // b.any
  4041ac:	nop
  4041b0:	ldrb	w1, [x0, #1]!
  4041b4:	cmp	w1, #0x2f
  4041b8:	b.eq	4041b0 <__fxstatat@plt+0x2260>  // b.none
  4041bc:	cbz	w1, 4041f4 <__fxstatat@plt+0x22a4>
  4041c0:	mov	x2, x0
  4041c4:	mov	w3, #0x0                   	// #0
  4041c8:	b	4041e0 <__fxstatat@plt+0x2290>
  4041cc:	cbz	w3, 4041d8 <__fxstatat@plt+0x2288>
  4041d0:	mov	x0, x2
  4041d4:	mov	w3, #0x0                   	// #0
  4041d8:	ldrb	w1, [x2, #1]!
  4041dc:	cbz	w1, 4041f4 <__fxstatat@plt+0x22a4>
  4041e0:	cmp	w1, #0x2f
  4041e4:	b.ne	4041cc <__fxstatat@plt+0x227c>  // b.any
  4041e8:	ldrb	w1, [x2, #1]!
  4041ec:	mov	w3, #0x1                   	// #1
  4041f0:	cbnz	w1, 4041e0 <__fxstatat@plt+0x2290>
  4041f4:	ret
  4041f8:	stp	x29, x30, [sp, #-32]!
  4041fc:	mov	x29, sp
  404200:	str	x19, [sp, #16]
  404204:	mov	x19, x0
  404208:	bl	401aa0 <strlen@plt>
  40420c:	subs	x1, x0, #0x1
  404210:	b.ls	404220 <__fxstatat@plt+0x22d0>  // b.plast
  404214:	ldrb	w2, [x19, x1]
  404218:	cmp	w2, #0x2f
  40421c:	b.eq	40422c <__fxstatat@plt+0x22dc>  // b.none
  404220:	ldr	x19, [sp, #16]
  404224:	ldp	x29, x30, [sp], #32
  404228:	ret
  40422c:	mov	x0, x1
  404230:	b	40420c <__fxstatat@plt+0x22bc>
  404234:	nop
  404238:	stp	x29, x30, [sp, #-64]!
  40423c:	mov	x29, sp
  404240:	str	x2, [sp, #56]
  404244:	mov	w2, #0x0                   	// #0
  404248:	tbnz	w1, #6, 40425c <__fxstatat@plt+0x230c>
  40424c:	bl	401bf0 <open@plt>
  404250:	bl	407508 <__fxstatat@plt+0x55b8>
  404254:	ldp	x29, x30, [sp], #64
  404258:	ret
  40425c:	mov	w2, #0xfffffff8            	// #-8
  404260:	stp	w2, wzr, [sp, #40]
  404264:	ldr	w2, [sp, #56]
  404268:	add	x3, sp, #0x30
  40426c:	add	x4, sp, #0x40
  404270:	stp	x4, x4, [sp, #16]
  404274:	str	x3, [sp, #32]
  404278:	bl	401bf0 <open@plt>
  40427c:	bl	407508 <__fxstatat@plt+0x55b8>
  404280:	ldp	x29, x30, [sp], #64
  404284:	ret
  404288:	stp	x29, x30, [sp, #-48]!
  40428c:	mov	x29, sp
  404290:	stp	x19, x20, [sp, #16]
  404294:	mov	w19, w0
  404298:	str	q0, [sp, #32]
  40429c:	bl	409e38 <__fxstatat@plt+0x7ee8>
  4042a0:	mov	x20, x0
  4042a4:	bl	409f58 <__fxstatat@plt+0x8008>
  4042a8:	mov	v2.16b, v0.16b
  4042ac:	cbnz	w19, 4042d4 <__fxstatat@plt+0x2384>
  4042b0:	ldr	q0, [sp, #32]
  4042b4:	mov	v1.16b, v2.16b
  4042b8:	str	q2, [sp, #32]
  4042bc:	bl	4093a0 <__fxstatat@plt+0x7450>
  4042c0:	ldr	q2, [sp, #32]
  4042c4:	cbz	w0, 4042d4 <__fxstatat@plt+0x2384>
  4042c8:	add	x0, x20, #0x1
  4042cc:	bl	409f58 <__fxstatat@plt+0x8008>
  4042d0:	mov	v2.16b, v0.16b
  4042d4:	mov	v0.16b, v2.16b
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	ldp	x29, x30, [sp], #48
  4042e0:	ret
  4042e4:	nop
  4042e8:	stp	x29, x30, [sp, #-224]!
  4042ec:	mov	x29, sp
  4042f0:	stp	x21, x22, [sp, #32]
  4042f4:	mov	w21, w2
  4042f8:	ands	w2, w2, #0x20
  4042fc:	stp	x19, x20, [sp, #16]
  404300:	mov	x19, x0
  404304:	mov	w0, #0x3e8                 	// #1000
  404308:	stp	x25, x26, [sp, #64]
  40430c:	mov	w26, #0x400                 	// #1024
  404310:	csel	w0, w26, w0, ne  // ne = any
  404314:	mov	x20, x3
  404318:	stp	x23, x24, [sp, #48]
  40431c:	mov	x23, x1
  404320:	stp	x27, x28, [sp, #80]
  404324:	and	w27, w21, #0x3
  404328:	str	x4, [sp, #136]
  40432c:	stp	w0, w2, [sp, #168]
  404330:	bl	401b40 <localeconv@plt>
  404334:	ldr	x28, [x0]
  404338:	mov	x25, x0
  40433c:	mov	x0, x28
  404340:	bl	401aa0 <strlen@plt>
  404344:	mov	x26, x0
  404348:	sub	x0, x0, #0x1
  40434c:	cmp	x0, #0xf
  404350:	b.ls	404360 <__fxstatat@plt+0x2410>  // b.plast
  404354:	adrp	x28, 40b000 <__fxstatat@plt+0x90b0>
  404358:	add	x28, x28, #0x5e0
  40435c:	mov	x26, #0x1                   	// #1
  404360:	ldp	x24, x25, [x25, #8]
  404364:	add	x0, x23, #0x287
  404368:	str	x0, [sp, #160]
  40436c:	mov	x0, x24
  404370:	bl	401aa0 <strlen@plt>
  404374:	ldr	x1, [sp, #136]
  404378:	cmp	x0, #0x10
  40437c:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404380:	add	x0, x0, #0xe68
  404384:	csel	x24, x0, x24, hi  // hi = pmore
  404388:	cmp	x1, x20
  40438c:	b.hi	404590 <__fxstatat@plt+0x2640>  // b.pmore
  404390:	udiv	x0, x20, x1
  404394:	msub	x1, x0, x1, x20
  404398:	cbnz	x1, 4043ac <__fxstatat@plt+0x245c>
  40439c:	mul	x4, x19, x0
  4043a0:	udiv	x0, x4, x0
  4043a4:	cmp	x0, x19
  4043a8:	b.eq	404808 <__fxstatat@plt+0x28b8>  // b.none
  4043ac:	mov	x0, x20
  4043b0:	bl	409f58 <__fxstatat@plt+0x8008>
  4043b4:	ldr	x0, [sp, #136]
  4043b8:	str	q0, [sp, #96]
  4043bc:	bl	409f58 <__fxstatat@plt+0x8008>
  4043c0:	mov	v1.16b, v0.16b
  4043c4:	ldr	q2, [sp, #96]
  4043c8:	mov	v0.16b, v2.16b
  4043cc:	bl	408a80 <__fxstatat@plt+0x6b30>
  4043d0:	mov	x0, x19
  4043d4:	str	q0, [sp, #96]
  4043d8:	bl	409f58 <__fxstatat@plt+0x8008>
  4043dc:	mov	v1.16b, v0.16b
  4043e0:	ldr	q2, [sp, #96]
  4043e4:	mov	v0.16b, v2.16b
  4043e8:	bl	4095e8 <__fxstatat@plt+0x7698>
  4043ec:	str	q0, [sp, #144]
  4043f0:	tbz	w21, #4, 40465c <__fxstatat@plt+0x270c>
  4043f4:	ldr	w0, [sp, #168]
  4043f8:	mov	w19, #0x0                   	// #0
  4043fc:	bl	409dd0 <__fxstatat@plt+0x7e80>
  404400:	str	q0, [sp, #96]
  404404:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404408:	add	x0, x0, #0x670
  40440c:	ldr	q2, [x0]
  404410:	ldr	q1, [sp, #96]
  404414:	mov	v0.16b, v2.16b
  404418:	add	w19, w19, #0x1
  40441c:	bl	4095e8 <__fxstatat@plt+0x7698>
  404420:	str	q0, [sp, #112]
  404424:	ldr	q1, [sp, #96]
  404428:	bl	4095e8 <__fxstatat@plt+0x7698>
  40442c:	ldr	q1, [sp, #144]
  404430:	bl	4094a8 <__fxstatat@plt+0x7558>
  404434:	cmp	w0, #0x0
  404438:	ldr	q2, [sp, #112]
  40443c:	b.gt	404448 <__fxstatat@plt+0x24f8>
  404440:	cmp	w19, #0x8
  404444:	b.ne	404410 <__fxstatat@plt+0x24c0>  // b.any
  404448:	ldr	q0, [sp, #144]
  40444c:	mov	v1.16b, v2.16b
  404450:	add	x20, x26, #0x1
  404454:	bl	408a80 <__fxstatat@plt+0x6b30>
  404458:	str	q0, [sp, #96]
  40445c:	ldr	w0, [sp, #172]
  404460:	cmp	w0, #0x0
  404464:	cset	x28, eq  // eq = none
  404468:	cmp	w27, #0x1
  40446c:	add	x28, x28, #0x1
  404470:	add	x28, x28, x20
  404474:	b.eq	4048cc <__fxstatat@plt+0x297c>  // b.none
  404478:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  40447c:	add	x0, x0, #0x660
  404480:	ldr	q1, [x0]
  404484:	bl	4094a8 <__fxstatat@plt+0x7558>
  404488:	ldr	q0, [sp, #96]
  40448c:	tbz	w0, #31, 404498 <__fxstatat@plt+0x2548>
  404490:	mov	w0, w27
  404494:	bl	404288 <__fxstatat@plt+0x2338>
  404498:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  40449c:	add	x3, x3, #0x5f0
  4044a0:	mov	x2, #0xffffffffffffffff    	// #-1
  4044a4:	mov	w1, #0x1                   	// #1
  4044a8:	mov	x0, x23
  4044ac:	bl	401ab0 <__sprintf_chk@plt>
  4044b0:	mov	x0, x23
  4044b4:	bl	401aa0 <strlen@plt>
  4044b8:	mov	x2, x0
  4044bc:	cmp	x0, x28
  4044c0:	b.ls	4047d8 <__fxstatat@plt+0x2888>  // b.plast
  4044c4:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4044c8:	add	x0, x0, #0x680
  4044cc:	ldr	q0, [sp, #96]
  4044d0:	ldr	q1, [x0]
  4044d4:	bl	4095e8 <__fxstatat@plt+0x7698>
  4044d8:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4044dc:	add	x0, x0, #0x660
  4044e0:	str	q0, [sp, #96]
  4044e4:	ldr	q1, [x0]
  4044e8:	bl	4094a8 <__fxstatat@plt+0x7558>
  4044ec:	ldr	q0, [sp, #96]
  4044f0:	tbz	w0, #31, 4044fc <__fxstatat@plt+0x25ac>
  4044f4:	mov	w0, w27
  4044f8:	bl	404288 <__fxstatat@plt+0x2338>
  4044fc:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404500:	add	x0, x0, #0x680
  404504:	ldr	q1, [x0]
  404508:	bl	408a80 <__fxstatat@plt+0x6b30>
  40450c:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  404510:	add	x3, x3, #0x5e8
  404514:	mov	x2, #0xffffffffffffffff    	// #-1
  404518:	mov	w1, #0x1                   	// #1
  40451c:	mov	x0, x23
  404520:	bl	401ab0 <__sprintf_chk@plt>
  404524:	mov	x0, x23
  404528:	bl	401aa0 <strlen@plt>
  40452c:	mov	x2, x0
  404530:	mov	x20, x0
  404534:	ldr	x0, [sp, #160]
  404538:	mov	x1, x23
  40453c:	sub	x27, x0, x2
  404540:	add	x20, x27, x20
  404544:	mov	x0, x27
  404548:	bl	401a80 <memmove@plt>
  40454c:	tbnz	w21, #2, 4046c4 <__fxstatat@plt+0x2774>
  404550:	tbz	w21, #7, 404568 <__fxstatat@plt+0x2618>
  404554:	cmn	w19, #0x1
  404558:	b.eq	40483c <__fxstatat@plt+0x28ec>  // b.none
  40455c:	and	w0, w21, #0x100
  404560:	orr	w1, w0, w19
  404564:	cbnz	w1, 404910 <__fxstatat@plt+0x29c0>
  404568:	ldr	x0, [sp, #160]
  40456c:	strb	wzr, [x0]
  404570:	mov	x0, x27
  404574:	ldp	x19, x20, [sp, #16]
  404578:	ldp	x21, x22, [sp, #32]
  40457c:	ldp	x23, x24, [sp, #48]
  404580:	ldp	x25, x26, [sp, #64]
  404584:	ldp	x27, x28, [sp, #80]
  404588:	ldp	x29, x30, [sp], #224
  40458c:	ret
  404590:	cbz	x20, 4043ac <__fxstatat@plt+0x245c>
  404594:	ldr	x0, [sp, #136]
  404598:	udiv	x5, x0, x20
  40459c:	msub	x0, x5, x20, x0
  4045a0:	cbnz	x0, 4043ac <__fxstatat@plt+0x245c>
  4045a4:	udiv	x4, x19, x5
  4045a8:	msub	x19, x4, x5, x19
  4045ac:	add	x19, x19, x19, lsl #2
  4045b0:	lsl	x2, x19, #1
  4045b4:	udiv	x1, x2, x5
  4045b8:	msub	x2, x1, x5, x2
  4045bc:	mov	w3, w1
  4045c0:	lsl	x2, x2, #1
  4045c4:	cmp	x5, x2
  4045c8:	b.ls	404918 <__fxstatat@plt+0x29c8>  // b.plast
  4045cc:	cmp	x2, #0x0
  4045d0:	cset	w1, ne  // ne = any
  4045d4:	and	w22, w21, #0x10
  4045d8:	tbz	w21, #4, 404818 <__fxstatat@plt+0x28c8>
  4045dc:	ldr	w0, [sp, #168]
  4045e0:	mov	w19, #0x0                   	// #0
  4045e4:	mov	w6, w0
  4045e8:	cmp	x4, w0, uxtw
  4045ec:	b.cs	40478c <__fxstatat@plt+0x283c>  // b.hs, b.nlast
  4045f0:	cmp	w27, #0x1
  4045f4:	ldr	x20, [sp, #160]
  4045f8:	b.eq	404820 <__fxstatat@plt+0x28d0>  // b.none
  4045fc:	cbnz	w27, 404620 <__fxstatat@plt+0x26d0>
  404600:	add	w1, w1, w3
  404604:	cmp	w1, #0x0
  404608:	b.le	404620 <__fxstatat@plt+0x26d0>
  40460c:	add	x4, x4, #0x1
  404610:	cbz	w22, 404620 <__fxstatat@plt+0x26d0>
  404614:	ldr	w0, [sp, #168]
  404618:	cmp	x4, w0, uxtw
  40461c:	b.eq	404958 <__fxstatat@plt+0x2a08>  // b.none
  404620:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  404624:	mov	x27, x20
  404628:	movk	x2, #0xcccd
  40462c:	nop
  404630:	umulh	x1, x4, x2
  404634:	cmp	x4, #0x9
  404638:	lsr	x1, x1, #3
  40463c:	add	x0, x1, x1, lsl #2
  404640:	sub	x0, x4, x0, lsl #1
  404644:	mov	x4, x1
  404648:	add	w0, w0, #0x30
  40464c:	strb	w0, [x27, #-1]!
  404650:	b.hi	404630 <__fxstatat@plt+0x26e0>  // b.pmore
  404654:	tbz	w21, #2, 404550 <__fxstatat@plt+0x2600>
  404658:	b	4046c4 <__fxstatat@plt+0x2774>
  40465c:	cmp	w27, #0x1
  404660:	b.eq	404678 <__fxstatat@plt+0x2728>  // b.none
  404664:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404668:	add	x0, x0, #0x660
  40466c:	ldr	q1, [x0]
  404670:	bl	4094a8 <__fxstatat@plt+0x7558>
  404674:	tbnz	w0, #31, 4047f4 <__fxstatat@plt+0x28a4>
  404678:	ldr	q0, [sp, #144]
  40467c:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  404680:	add	x3, x3, #0x5e8
  404684:	mov	x2, #0xffffffffffffffff    	// #-1
  404688:	mov	w1, #0x1                   	// #1
  40468c:	mov	x0, x23
  404690:	bl	401ab0 <__sprintf_chk@plt>
  404694:	mov	w19, #0xffffffff            	// #-1
  404698:	mov	x0, x23
  40469c:	bl	401aa0 <strlen@plt>
  4046a0:	mov	x2, x0
  4046a4:	mov	x20, x0
  4046a8:	ldr	x0, [sp, #160]
  4046ac:	mov	x1, x23
  4046b0:	sub	x27, x0, x2
  4046b4:	add	x20, x27, x20
  4046b8:	mov	x0, x27
  4046bc:	bl	401a80 <memmove@plt>
  4046c0:	tbz	w21, #2, 404550 <__fxstatat@plt+0x2600>
  4046c4:	mov	x0, x24
  4046c8:	sub	x26, x20, x27
  4046cc:	bl	401aa0 <strlen@plt>
  4046d0:	mov	x22, #0xffffffffffffffff    	// #-1
  4046d4:	mov	x28, x0
  4046d8:	mov	x1, x27
  4046dc:	mov	x2, x26
  4046e0:	add	x0, sp, #0xb0
  4046e4:	mov	x3, #0x29                  	// #41
  4046e8:	bl	401b60 <__memcpy_chk@plt>
  4046ec:	b	404724 <__fxstatat@plt+0x27d4>
  4046f0:	sub	x26, x26, x22
  4046f4:	add	x0, sp, #0xb0
  4046f8:	add	x1, x0, x26
  4046fc:	sub	x27, x20, x22
  404700:	mov	x2, x22
  404704:	sub	x20, x27, x28
  404708:	mov	x0, x27
  40470c:	bl	401a70 <memcpy@plt>
  404710:	cbz	x26, 404550 <__fxstatat@plt+0x2600>
  404714:	mov	x2, x28
  404718:	mov	x1, x24
  40471c:	mov	x0, x20
  404720:	bl	401a70 <memcpy@plt>
  404724:	ldrb	w0, [x25]
  404728:	cmp	x22, x26
  40472c:	csel	x22, x22, x26, ls  // ls = plast
  404730:	cbz	w0, 4046f0 <__fxstatat@plt+0x27a0>
  404734:	and	x4, x0, #0xff
  404738:	cmp	w0, #0xff
  40473c:	b.eq	40475c <__fxstatat@plt+0x280c>  // b.none
  404740:	cmp	x26, w0, uxtb
  404744:	add	x0, sp, #0xb0
  404748:	csel	x22, x4, x26, cs  // cs = hs, nlast
  40474c:	add	x25, x25, #0x1
  404750:	sub	x26, x26, x22
  404754:	add	x1, x0, x26
  404758:	b	4046fc <__fxstatat@plt+0x27ac>
  40475c:	mov	x22, x26
  404760:	add	x1, sp, #0xb0
  404764:	add	x25, x25, #0x1
  404768:	mov	x26, #0x0                   	// #0
  40476c:	b	4046fc <__fxstatat@plt+0x27ac>
  404770:	cmp	w1, #0x0
  404774:	cset	w1, ne  // ne = any
  404778:	add	w19, w19, #0x1
  40477c:	cmp	x6, x2
  404780:	b.hi	404994 <__fxstatat@plt+0x2a44>  // b.pmore
  404784:	cmp	w19, #0x8
  404788:	b.eq	4045f0 <__fxstatat@plt+0x26a0>  // b.none
  40478c:	udiv	x2, x4, x6
  404790:	ldr	w5, [sp, #168]
  404794:	asr	w8, w1, #1
  404798:	msub	x0, x2, x6, x4
  40479c:	mov	x4, x2
  4047a0:	add	w0, w0, w0, lsl #2
  4047a4:	add	w0, w3, w0, lsl #1
  4047a8:	udiv	w7, w0, w5
  4047ac:	msub	w0, w7, w5, w0
  4047b0:	mov	w3, w7
  4047b4:	add	w0, w8, w0, lsl #1
  4047b8:	add	w1, w1, w0
  4047bc:	cmp	w5, w0
  4047c0:	b.hi	404770 <__fxstatat@plt+0x2820>  // b.pmore
  4047c4:	ldr	w0, [sp, #168]
  4047c8:	cmp	w0, w1
  4047cc:	cset	w1, cc  // cc = lo, ul, last
  4047d0:	add	w1, w1, #0x2
  4047d4:	b	404778 <__fxstatat@plt+0x2828>
  4047d8:	tbz	w21, #3, 4047ec <__fxstatat@plt+0x289c>
  4047dc:	add	x0, x23, x2
  4047e0:	ldurb	w0, [x0, #-1]
  4047e4:	cmp	w0, #0x30
  4047e8:	b.eq	404938 <__fxstatat@plt+0x29e8>  // b.none
  4047ec:	sub	x20, x2, x20
  4047f0:	b	4046a8 <__fxstatat@plt+0x2758>
  4047f4:	ldr	q0, [sp, #144]
  4047f8:	mov	w0, w27
  4047fc:	bl	404288 <__fxstatat@plt+0x2338>
  404800:	str	q0, [sp, #144]
  404804:	b	404678 <__fxstatat@plt+0x2728>
  404808:	and	w22, w21, #0x10
  40480c:	mov	w1, #0x0                   	// #0
  404810:	mov	w3, #0x0                   	// #0
  404814:	tbnz	w21, #4, 4045dc <__fxstatat@plt+0x268c>
  404818:	mov	w19, #0xffffffff            	// #-1
  40481c:	b	4045f0 <__fxstatat@plt+0x26a0>
  404820:	and	x0, x4, #0x1
  404824:	add	x1, x0, w1, sxtw
  404828:	cmp	x1, #0x0
  40482c:	cinc	w1, w3, ne  // ne = any
  404830:	cmp	w1, #0x5
  404834:	b.gt	40460c <__fxstatat@plt+0x26bc>
  404838:	b	404620 <__fxstatat@plt+0x26d0>
  40483c:	ldr	x0, [sp, #136]
  404840:	cmp	x0, #0x1
  404844:	b.ls	404a2c <__fxstatat@plt+0x2adc>  // b.plast
  404848:	ldr	w26, [sp, #168]
  40484c:	mov	w19, #0x1                   	// #1
  404850:	mov	x0, #0x1                   	// #1
  404854:	nop
  404858:	ldr	x1, [sp, #136]
  40485c:	mul	x0, x0, x26
  404860:	cmp	x1, x0
  404864:	b.ls	404874 <__fxstatat@plt+0x2924>  // b.plast
  404868:	add	w19, w19, #0x1
  40486c:	cmp	w19, #0x8
  404870:	b.ne	404858 <__fxstatat@plt+0x2908>  // b.any
  404874:	and	w0, w21, #0x100
  404878:	tbz	w21, #6, 404890 <__fxstatat@plt+0x2940>
  40487c:	add	x1, x23, #0x288
  404880:	str	x1, [sp, #160]
  404884:	mov	w1, #0x20                  	// #32
  404888:	strb	w1, [x23, #647]
  40488c:	cbz	w19, 404a78 <__fxstatat@plt+0x2b28>
  404890:	ldr	w3, [sp, #172]
  404894:	cmp	w3, #0x0
  404898:	ccmp	w19, #0x1, #0x0, eq  // eq = none
  40489c:	b.eq	40497c <__fxstatat@plt+0x2a2c>  // b.none
  4048a0:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4048a4:	add	x2, x2, #0x690
  4048a8:	ldr	x1, [sp, #160]
  4048ac:	ldrb	w2, [x2, w19, sxtw]
  4048b0:	strb	w2, [x1], #1
  4048b4:	cbz	w0, 40498c <__fxstatat@plt+0x2a3c>
  4048b8:	cbnz	w3, 404924 <__fxstatat@plt+0x29d4>
  4048bc:	mov	w0, #0x42                  	// #66
  4048c0:	strb	w0, [x1], #1
  4048c4:	str	x1, [sp, #160]
  4048c8:	b	404568 <__fxstatat@plt+0x2618>
  4048cc:	mov	w1, w27
  4048d0:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  4048d4:	add	x3, x3, #0x5f0
  4048d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4048dc:	mov	x0, x23
  4048e0:	bl	401ab0 <__sprintf_chk@plt>
  4048e4:	mov	x0, x23
  4048e8:	bl	401aa0 <strlen@plt>
  4048ec:	mov	x2, x0
  4048f0:	cmp	x0, x28
  4048f4:	b.ls	4047d8 <__fxstatat@plt+0x2888>  // b.plast
  4048f8:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4048fc:	add	x0, x0, #0x680
  404900:	ldr	q0, [sp, #96]
  404904:	ldr	q1, [x0]
  404908:	bl	4095e8 <__fxstatat@plt+0x7698>
  40490c:	b	4044fc <__fxstatat@plt+0x25ac>
  404910:	tbz	w21, #6, 40488c <__fxstatat@plt+0x293c>
  404914:	b	40487c <__fxstatat@plt+0x292c>
  404918:	cset	w2, cc  // cc = lo, ul, last
  40491c:	add	w1, w2, #0x2
  404920:	b	4045d4 <__fxstatat@plt+0x2684>
  404924:	ldr	x2, [sp, #160]
  404928:	mov	w0, #0x69                  	// #105
  40492c:	add	x1, x2, #0x2
  404930:	strb	w0, [x2, #1]
  404934:	b	4048bc <__fxstatat@plt+0x296c>
  404938:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  40493c:	add	x0, x0, #0x680
  404940:	ldr	q0, [sp, #96]
  404944:	ldr	q1, [x0]
  404948:	bl	4095e8 <__fxstatat@plt+0x7698>
  40494c:	cmp	w27, #0x1
  404950:	b.ne	4044d8 <__fxstatat@plt+0x2588>  // b.any
  404954:	b	4044fc <__fxstatat@plt+0x25ac>
  404958:	cmp	w19, #0x8
  40495c:	b.eq	404620 <__fxstatat@plt+0x26d0>  // b.none
  404960:	add	w19, w19, #0x1
  404964:	tbz	w21, #3, 404a48 <__fxstatat@plt+0x2af8>
  404968:	mov	w0, #0x31                  	// #49
  40496c:	sturb	w0, [x20, #-1]
  404970:	sub	x27, x20, #0x1
  404974:	tbz	w21, #2, 404550 <__fxstatat@plt+0x2600>
  404978:	b	4046c4 <__fxstatat@plt+0x2774>
  40497c:	ldr	x1, [sp, #160]
  404980:	mov	w2, #0x6b                  	// #107
  404984:	strb	w2, [x1], #1
  404988:	cbnz	w0, 4048bc <__fxstatat@plt+0x296c>
  40498c:	str	x1, [sp, #160]
  404990:	b	404568 <__fxstatat@plt+0x2618>
  404994:	cmp	x2, #0x9
  404998:	b.hi	4045f0 <__fxstatat@plt+0x26a0>  // b.pmore
  40499c:	cmp	w27, #0x1
  4049a0:	b.eq	404a18 <__fxstatat@plt+0x2ac8>  // b.none
  4049a4:	cmp	w27, #0x0
  4049a8:	cset	w0, eq  // eq = none
  4049ac:	cmp	w1, #0x0
  4049b0:	cset	w3, gt
  4049b4:	and	w0, w0, w3
  4049b8:	cbnz	w0, 404a04 <__fxstatat@plt+0x2ab4>
  4049bc:	cbnz	w7, 404a84 <__fxstatat@plt+0x2b34>
  4049c0:	ldr	x20, [sp, #160]
  4049c4:	tbnz	w21, #3, 4049f4 <__fxstatat@plt+0x2aa4>
  4049c8:	mov	w0, #0x30                  	// #48
  4049cc:	add	x20, x23, #0x286
  4049d0:	strb	w0, [x23, #646]
  4049d4:	sub	x20, x20, x26
  4049d8:	mov	x1, x28
  4049dc:	mov	x2, x26
  4049e0:	mov	x0, x20
  4049e4:	str	x4, [sp, #96]
  4049e8:	bl	401a70 <memcpy@plt>
  4049ec:	ldr	x4, [sp, #96]
  4049f0:	mov	w1, #0x0                   	// #0
  4049f4:	cmp	w27, #0x1
  4049f8:	b.eq	404620 <__fxstatat@plt+0x26d0>  // b.none
  4049fc:	mov	w3, #0x0                   	// #0
  404a00:	b	4045fc <__fxstatat@plt+0x26ac>
  404a04:	cmp	w7, #0x9
  404a08:	b.eq	404a34 <__fxstatat@plt+0x2ae4>  // b.none
  404a0c:	add	w0, w7, #0x31
  404a10:	and	w0, w0, #0xff
  404a14:	b	4049cc <__fxstatat@plt+0x2a7c>
  404a18:	and	w0, w7, #0x1
  404a1c:	add	w0, w0, w1
  404a20:	cmp	w0, #0x2
  404a24:	cset	w0, gt
  404a28:	b	4049b8 <__fxstatat@plt+0x2a68>
  404a2c:	mov	w19, #0x0                   	// #0
  404a30:	b	40455c <__fxstatat@plt+0x260c>
  404a34:	cmp	x2, #0x9
  404a38:	add	x4, x2, #0x1
  404a3c:	b.eq	404a6c <__fxstatat@plt+0x2b1c>  // b.none
  404a40:	mov	w1, #0x0                   	// #0
  404a44:	b	4049c0 <__fxstatat@plt+0x2a70>
  404a48:	mvn	x0, x26
  404a4c:	mov	w1, #0x30                  	// #48
  404a50:	sturb	w1, [x20, #-1]
  404a54:	add	x20, x20, x0
  404a58:	mov	x1, x28
  404a5c:	mov	x2, x26
  404a60:	mov	x0, x20
  404a64:	bl	401a70 <memcpy@plt>
  404a68:	b	404968 <__fxstatat@plt+0x2a18>
  404a6c:	mov	w1, #0x0                   	// #0
  404a70:	ldr	x20, [sp, #160]
  404a74:	b	4049f4 <__fxstatat@plt+0x2aa4>
  404a78:	ldr	x1, [sp, #160]
  404a7c:	cbnz	w0, 4048bc <__fxstatat@plt+0x296c>
  404a80:	b	404568 <__fxstatat@plt+0x2618>
  404a84:	add	w0, w7, #0x30
  404a88:	and	w0, w0, #0xff
  404a8c:	b	4049cc <__fxstatat@plt+0x2a7c>
  404a90:	stp	x29, x30, [sp, #-80]!
  404a94:	mov	x29, sp
  404a98:	stp	x19, x20, [sp, #16]
  404a9c:	mov	x19, x0
  404aa0:	mov	x20, x2
  404aa4:	stp	x21, x22, [sp, #32]
  404aa8:	mov	x21, x1
  404aac:	cbz	x0, 404bec <__fxstatat@plt+0x2c9c>
  404ab0:	str	x23, [sp, #48]
  404ab4:	mov	w23, #0x0                   	// #0
  404ab8:	ldrb	w0, [x19]
  404abc:	cmp	w0, #0x27
  404ac0:	b.ne	404acc <__fxstatat@plt+0x2b7c>  // b.any
  404ac4:	add	x19, x19, #0x1
  404ac8:	mov	w23, #0x4                   	// #4
  404acc:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  404ad0:	add	x22, x3, #0x690
  404ad4:	add	x2, x22, #0x10
  404ad8:	add	x1, x22, #0x18
  404adc:	mov	x0, x19
  404ae0:	mov	x3, #0x4                   	// #4
  404ae4:	bl	403bd0 <__fxstatat@plt+0x1c80>
  404ae8:	tbnz	w0, #31, 404b1c <__fxstatat@plt+0x2bcc>
  404aec:	add	x3, x22, w0, sxtw #2
  404af0:	mov	x0, #0x1                   	// #1
  404af4:	ldr	w1, [x3, #16]
  404af8:	orr	w1, w23, w1
  404afc:	ldr	x23, [sp, #48]
  404b00:	str	x0, [x20]
  404b04:	mov	w0, #0x0                   	// #0
  404b08:	str	w1, [x21]
  404b0c:	ldp	x19, x20, [sp, #16]
  404b10:	ldp	x21, x22, [sp, #32]
  404b14:	ldp	x29, x30, [sp], #80
  404b18:	ret
  404b1c:	adrp	x4, 40b000 <__fxstatat@plt+0x90b0>
  404b20:	mov	x3, x20
  404b24:	add	x4, x4, #0x628
  404b28:	add	x1, sp, #0x48
  404b2c:	mov	x0, x19
  404b30:	mov	w2, #0x0                   	// #0
  404b34:	bl	407ea8 <__fxstatat@plt+0x5f58>
  404b38:	cbnz	w0, 404ba8 <__fxstatat@plt+0x2c58>
  404b3c:	ldrb	w1, [x19]
  404b40:	sub	w1, w1, #0x30
  404b44:	and	w1, w1, #0xff
  404b48:	cmp	w1, #0x9
  404b4c:	b.ls	404b88 <__fxstatat@plt+0x2c38>  // b.plast
  404b50:	ldr	x1, [sp, #72]
  404b54:	b	404b6c <__fxstatat@plt+0x2c1c>
  404b58:	ldrb	w3, [x19, #1]!
  404b5c:	sub	w3, w3, #0x30
  404b60:	and	w3, w3, #0xff
  404b64:	cmp	w3, #0x9
  404b68:	b.ls	404b88 <__fxstatat@plt+0x2c38>  // b.plast
  404b6c:	cmp	x1, x19
  404b70:	b.ne	404b58 <__fxstatat@plt+0x2c08>  // b.any
  404b74:	ldurb	w2, [x1, #-1]
  404b78:	cmp	w2, #0x42
  404b7c:	b.eq	404c38 <__fxstatat@plt+0x2ce8>  // b.none
  404b80:	orr	w23, w23, #0x80
  404b84:	orr	w23, w23, #0x20
  404b88:	ldr	x1, [x20]
  404b8c:	str	w23, [x21]
  404b90:	cbz	x1, 404bb4 <__fxstatat@plt+0x2c64>
  404b94:	ldp	x19, x20, [sp, #16]
  404b98:	ldp	x21, x22, [sp, #32]
  404b9c:	ldr	x23, [sp, #48]
  404ba0:	ldp	x29, x30, [sp], #80
  404ba4:	ret
  404ba8:	ldr	x1, [x20]
  404bac:	str	wzr, [x21]
  404bb0:	cbnz	x1, 404b94 <__fxstatat@plt+0x2c44>
  404bb4:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404bb8:	add	x0, x0, #0x618
  404bbc:	bl	401f10 <getenv@plt>
  404bc0:	cmp	x0, #0x0
  404bc4:	mov	x2, #0x400                 	// #1024
  404bc8:	mov	x1, #0x200                 	// #512
  404bcc:	csel	x1, x1, x2, ne  // ne = any
  404bd0:	mov	w0, #0x4                   	// #4
  404bd4:	ldr	x23, [sp, #48]
  404bd8:	str	x1, [x20]
  404bdc:	ldp	x19, x20, [sp, #16]
  404be0:	ldp	x21, x22, [sp, #32]
  404be4:	ldp	x29, x30, [sp], #80
  404be8:	ret
  404bec:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404bf0:	add	x0, x0, #0x5f8
  404bf4:	bl	401f10 <getenv@plt>
  404bf8:	mov	x19, x0
  404bfc:	cbnz	x0, 404ab0 <__fxstatat@plt+0x2b60>
  404c00:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404c04:	add	x0, x0, #0x608
  404c08:	bl	401f10 <getenv@plt>
  404c0c:	mov	x19, x0
  404c10:	cbnz	x0, 404ab0 <__fxstatat@plt+0x2b60>
  404c14:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404c18:	add	x0, x0, #0x618
  404c1c:	bl	401f10 <getenv@plt>
  404c20:	cbz	x0, 404c4c <__fxstatat@plt+0x2cfc>
  404c24:	mov	x0, #0x200                 	// #512
  404c28:	str	x0, [x20]
  404c2c:	mov	w0, #0x0                   	// #0
  404c30:	str	wzr, [x21]
  404c34:	b	404b0c <__fxstatat@plt+0x2bbc>
  404c38:	ldurb	w1, [x1, #-2]
  404c3c:	orr	w23, w23, #0x180
  404c40:	cmp	w1, #0x69
  404c44:	b.ne	404b88 <__fxstatat@plt+0x2c38>  // b.any
  404c48:	b	404b84 <__fxstatat@plt+0x2c34>
  404c4c:	mov	x0, #0x400                 	// #1024
  404c50:	str	x0, [x20]
  404c54:	mov	w0, #0x0                   	// #0
  404c58:	str	wzr, [x21]
  404c5c:	b	404b0c <__fxstatat@plt+0x2bbc>
  404c60:	mov	x3, x0
  404c64:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  404c68:	add	x0, x1, #0x14
  404c6c:	movk	x4, #0xcccd
  404c70:	strb	wzr, [x1, #20]
  404c74:	nop
  404c78:	umulh	x2, x3, x4
  404c7c:	cmp	x3, #0x9
  404c80:	lsr	x2, x2, #3
  404c84:	add	x1, x2, x2, lsl #2
  404c88:	sub	x1, x3, x1, lsl #1
  404c8c:	mov	x3, x2
  404c90:	add	w1, w1, #0x30
  404c94:	strb	w1, [x0, #-1]!
  404c98:	b.hi	404c78 <__fxstatat@plt+0x2d28>  // b.pmore
  404c9c:	ret
  404ca0:	stp	x29, x30, [sp, #-48]!
  404ca4:	mov	x29, sp
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	cbz	x0, 404d84 <__fxstatat@plt+0x2e34>
  404cb0:	mov	x19, x0
  404cb4:	mov	w1, #0x2f                  	// #47
  404cb8:	bl	401ce0 <strrchr@plt>
  404cbc:	mov	x20, x0
  404cc0:	cbz	x0, 404d24 <__fxstatat@plt+0x2dd4>
  404cc4:	str	x21, [sp, #32]
  404cc8:	add	x21, x0, #0x1
  404ccc:	sub	x0, x21, x19
  404cd0:	cmp	x0, #0x6
  404cd4:	b.le	404d40 <__fxstatat@plt+0x2df0>
  404cd8:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  404cdc:	sub	x0, x20, #0x6
  404ce0:	add	x1, x1, #0x6f8
  404ce4:	mov	x2, #0x7                   	// #7
  404ce8:	bl	401c20 <strncmp@plt>
  404cec:	cbnz	w0, 404d40 <__fxstatat@plt+0x2df0>
  404cf0:	ldrb	w0, [x20, #1]
  404cf4:	cmp	w0, #0x6c
  404cf8:	b.ne	404d60 <__fxstatat@plt+0x2e10>  // b.any
  404cfc:	ldrb	w0, [x21, #1]
  404d00:	cmp	w0, #0x74
  404d04:	b.ne	404d60 <__fxstatat@plt+0x2e10>  // b.any
  404d08:	ldrb	w0, [x21, #2]
  404d0c:	cmp	w0, #0x2d
  404d10:	b.ne	404d60 <__fxstatat@plt+0x2e10>  // b.any
  404d14:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404d18:	add	x19, x20, #0x4
  404d1c:	ldr	x21, [sp, #32]
  404d20:	str	x19, [x0, #808]
  404d24:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  404d28:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404d2c:	str	x19, [x1, #848]
  404d30:	str	x19, [x0, #768]
  404d34:	ldp	x19, x20, [sp, #16]
  404d38:	ldp	x29, x30, [sp], #48
  404d3c:	ret
  404d40:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  404d44:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404d48:	ldr	x21, [sp, #32]
  404d4c:	str	x19, [x1, #848]
  404d50:	str	x19, [x0, #768]
  404d54:	ldp	x19, x20, [sp, #16]
  404d58:	ldp	x29, x30, [sp], #48
  404d5c:	ret
  404d60:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  404d64:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  404d68:	mov	x19, x21
  404d6c:	str	x19, [x1, #848]
  404d70:	str	x19, [x0, #768]
  404d74:	ldp	x19, x20, [sp, #16]
  404d78:	ldr	x21, [sp, #32]
  404d7c:	ldp	x29, x30, [sp], #48
  404d80:	ret
  404d84:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  404d88:	mov	x2, #0x37                  	// #55
  404d8c:	mov	x1, #0x1                   	// #1
  404d90:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404d94:	ldr	x3, [x3, #776]
  404d98:	add	x0, x0, #0x6c0
  404d9c:	str	x21, [sp, #32]
  404da0:	bl	401e30 <fwrite@plt>
  404da4:	bl	401d10 <abort@plt>
  404da8:	stp	xzr, xzr, [x8]
  404dac:	cmp	w0, #0xa
  404db0:	stp	xzr, xzr, [x8, #16]
  404db4:	stp	xzr, xzr, [x8, #32]
  404db8:	str	xzr, [x8, #48]
  404dbc:	b.eq	404dc8 <__fxstatat@plt+0x2e78>  // b.none
  404dc0:	str	w0, [x8]
  404dc4:	ret
  404dc8:	stp	x29, x30, [sp, #-16]!
  404dcc:	mov	x29, sp
  404dd0:	bl	401d10 <abort@plt>
  404dd4:	nop
  404dd8:	stp	x29, x30, [sp, #-48]!
  404ddc:	mov	w2, #0x5                   	// #5
  404de0:	mov	x29, sp
  404de4:	stp	x19, x20, [sp, #16]
  404de8:	mov	x20, x0
  404dec:	str	x21, [sp, #32]
  404df0:	mov	w21, w1
  404df4:	mov	x1, x0
  404df8:	mov	x0, #0x0                   	// #0
  404dfc:	bl	401ea0 <dcgettext@plt>
  404e00:	mov	x19, x0
  404e04:	cmp	x20, x0
  404e08:	b.eq	404e20 <__fxstatat@plt+0x2ed0>  // b.none
  404e0c:	mov	x0, x19
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldr	x21, [sp, #32]
  404e18:	ldp	x29, x30, [sp], #48
  404e1c:	ret
  404e20:	bl	408a30 <__fxstatat@plt+0x6ae0>
  404e24:	ldrb	w1, [x0]
  404e28:	and	w1, w1, #0xffffffdf
  404e2c:	cmp	w1, #0x55
  404e30:	b.ne	404e94 <__fxstatat@plt+0x2f44>  // b.any
  404e34:	ldrb	w1, [x0, #1]
  404e38:	and	w1, w1, #0xffffffdf
  404e3c:	cmp	w1, #0x54
  404e40:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404e44:	ldrb	w1, [x0, #2]
  404e48:	and	w1, w1, #0xffffffdf
  404e4c:	cmp	w1, #0x46
  404e50:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404e54:	ldrb	w1, [x0, #3]
  404e58:	cmp	w1, #0x2d
  404e5c:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404e60:	ldrb	w1, [x0, #4]
  404e64:	cmp	w1, #0x38
  404e68:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404e6c:	ldrb	w0, [x0, #5]
  404e70:	cbnz	w0, 404f10 <__fxstatat@plt+0x2fc0>
  404e74:	ldrb	w1, [x19]
  404e78:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404e7c:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404e80:	add	x0, x0, #0x708
  404e84:	cmp	w1, #0x60
  404e88:	add	x19, x19, #0x720
  404e8c:	csel	x19, x19, x0, eq  // eq = none
  404e90:	b	404e0c <__fxstatat@plt+0x2ebc>
  404e94:	cmp	w1, #0x47
  404e98:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404e9c:	ldrb	w1, [x0, #1]
  404ea0:	and	w1, w1, #0xffffffdf
  404ea4:	cmp	w1, #0x42
  404ea8:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404eac:	ldrb	w1, [x0, #2]
  404eb0:	cmp	w1, #0x31
  404eb4:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404eb8:	ldrb	w1, [x0, #3]
  404ebc:	cmp	w1, #0x38
  404ec0:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404ec4:	ldrb	w1, [x0, #4]
  404ec8:	cmp	w1, #0x30
  404ecc:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404ed0:	ldrb	w1, [x0, #5]
  404ed4:	cmp	w1, #0x33
  404ed8:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404edc:	ldrb	w1, [x0, #6]
  404ee0:	cmp	w1, #0x30
  404ee4:	b.ne	404f10 <__fxstatat@plt+0x2fc0>  // b.any
  404ee8:	ldrb	w0, [x0, #7]
  404eec:	cbnz	w0, 404f10 <__fxstatat@plt+0x2fc0>
  404ef0:	ldrb	w1, [x19]
  404ef4:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404ef8:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404efc:	add	x0, x0, #0x710
  404f00:	cmp	w1, #0x60
  404f04:	add	x19, x19, #0x718
  404f08:	csel	x19, x19, x0, eq  // eq = none
  404f0c:	b	404e0c <__fxstatat@plt+0x2ebc>
  404f10:	cmp	w21, #0x9
  404f14:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  404f18:	adrp	x19, 40b000 <__fxstatat@plt+0x90b0>
  404f1c:	add	x0, x0, #0x728
  404f20:	add	x19, x19, #0x700
  404f24:	csel	x19, x19, x0, eq  // eq = none
  404f28:	mov	x0, x19
  404f2c:	ldp	x19, x20, [sp, #16]
  404f30:	ldr	x21, [sp, #32]
  404f34:	ldp	x29, x30, [sp], #48
  404f38:	ret
  404f3c:	nop
  404f40:	sub	sp, sp, #0xf0
  404f44:	stp	x29, x30, [sp, #16]
  404f48:	add	x29, sp, #0x10
  404f4c:	stp	x19, x20, [sp, #32]
  404f50:	mov	w19, w5
  404f54:	and	w20, w5, #0x2
  404f58:	stp	x21, x22, [sp, #48]
  404f5c:	stp	x23, x24, [sp, #64]
  404f60:	mov	x23, x1
  404f64:	stp	x25, x26, [sp, #80]
  404f68:	mov	w26, w4
  404f6c:	mov	x25, x3
  404f70:	stp	x27, x28, [sp, #96]
  404f74:	mov	x28, x0
  404f78:	mov	x27, x2
  404f7c:	str	x6, [sp, #112]
  404f80:	str	w5, [sp, #200]
  404f84:	str	x7, [sp, #208]
  404f88:	bl	401df0 <__ctype_get_mb_cur_max@plt>
  404f8c:	mov	x1, x19
  404f90:	str	x0, [sp, #192]
  404f94:	cmp	w26, #0x4
  404f98:	ubfx	x11, x1, #1, #1
  404f9c:	ldr	x6, [sp, #112]
  404fa0:	b.eq	405c38 <__fxstatat@plt+0x3ce8>  // b.none
  404fa4:	b.ls	40500c <__fxstatat@plt+0x30bc>  // b.plast
  404fa8:	cmp	w26, #0x7
  404fac:	b.eq	405ac8 <__fxstatat@plt+0x3b78>  // b.none
  404fb0:	b.ls	405734 <__fxstatat@plt+0x37e4>  // b.plast
  404fb4:	sub	w0, w26, #0x8
  404fb8:	cmp	w0, #0x2
  404fbc:	b.hi	405f54 <__fxstatat@plt+0x4004>  // b.pmore
  404fc0:	cmp	w26, #0xa
  404fc4:	b.ne	405b3c <__fxstatat@plt+0x3bec>  // b.any
  404fc8:	mov	x19, #0x0                   	// #0
  404fcc:	cbz	w20, 405db4 <__fxstatat@plt+0x3e64>
  404fd0:	ldr	x0, [sp, #240]
  404fd4:	str	w11, [sp, #136]
  404fd8:	str	x6, [sp, #144]
  404fdc:	bl	401aa0 <strlen@plt>
  404fe0:	mov	x12, x0
  404fe4:	ldr	x0, [sp, #240]
  404fe8:	mov	w10, #0x1                   	// #1
  404fec:	ldr	w11, [sp, #136]
  404ff0:	mov	w5, w10
  404ff4:	mov	w7, #0x0                   	// #0
  404ff8:	str	x0, [sp, #112]
  404ffc:	str	wzr, [sp, #120]
  405000:	str	xzr, [sp, #128]
  405004:	ldr	x6, [sp, #144]
  405008:	b	405050 <__fxstatat@plt+0x3100>
  40500c:	cmp	w26, #0x1
  405010:	b.eq	405a94 <__fxstatat@plt+0x3b44>  // b.none
  405014:	b.ls	405708 <__fxstatat@plt+0x37b8>  // b.plast
  405018:	cmp	w26, #0x2
  40501c:	b.eq	405c5c <__fxstatat@plt+0x3d0c>  // b.none
  405020:	mov	w10, #0x1                   	// #1
  405024:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  405028:	mov	w11, w10
  40502c:	mov	w5, w10
  405030:	add	x0, x26, #0x728
  405034:	mov	w7, #0x0                   	// #0
  405038:	mov	x12, #0x1                   	// #1
  40503c:	mov	x19, #0x0                   	// #0
  405040:	mov	w26, #0x2                   	// #2
  405044:	str	x0, [sp, #112]
  405048:	str	wzr, [sp, #120]
  40504c:	str	xzr, [sp, #128]
  405050:	mov	w22, w5
  405054:	mov	w24, w7
  405058:	mov	x20, #0x0                   	// #0
  40505c:	nop
  405060:	cmp	x25, x20
  405064:	cset	w21, ne  // ne = any
  405068:	cmn	x25, #0x1
  40506c:	b.eq	40513c <__fxstatat@plt+0x31ec>  // b.none
  405070:	cbz	w21, 40514c <__fxstatat@plt+0x31fc>
  405074:	cmp	w26, #0x2
  405078:	add	x3, x27, x20
  40507c:	cset	w5, ne  // ne = any
  405080:	ands	w5, w22, w5
  405084:	b.eq	405654 <__fxstatat@plt+0x3704>  // b.none
  405088:	cbz	x12, 405348 <__fxstatat@plt+0x33f8>
  40508c:	cmp	x12, #0x1
  405090:	add	x1, x20, x12
  405094:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  405098:	b.ne	4050d0 <__fxstatat@plt+0x3180>  // b.any
  40509c:	mov	x0, x27
  4050a0:	str	x1, [sp, #136]
  4050a4:	str	w5, [sp, #144]
  4050a8:	stp	x3, x12, [sp, #152]
  4050ac:	stp	w11, w10, [sp, #172]
  4050b0:	str	x6, [sp, #184]
  4050b4:	bl	401aa0 <strlen@plt>
  4050b8:	ldp	x3, x12, [sp, #152]
  4050bc:	mov	x25, x0
  4050c0:	ldr	w5, [sp, #144]
  4050c4:	ldp	w11, w10, [sp, #172]
  4050c8:	ldr	x1, [sp, #136]
  4050cc:	ldr	x6, [sp, #184]
  4050d0:	cmp	x1, x25
  4050d4:	b.hi	405348 <__fxstatat@plt+0x33f8>  // b.pmore
  4050d8:	ldr	x1, [sp, #112]
  4050dc:	mov	x2, x12
  4050e0:	mov	x0, x3
  4050e4:	stp	x3, x12, [sp, #136]
  4050e8:	str	w5, [sp, #152]
  4050ec:	str	w11, [sp, #160]
  4050f0:	str	w10, [sp, #172]
  4050f4:	str	x6, [sp, #176]
  4050f8:	bl	401d50 <memcmp@plt>
  4050fc:	ldr	w5, [sp, #152]
  405100:	ldr	w11, [sp, #160]
  405104:	ldr	w10, [sp, #172]
  405108:	ldp	x3, x12, [sp, #136]
  40510c:	ldr	x6, [sp, #176]
  405110:	cbnz	w0, 405348 <__fxstatat@plt+0x33f8>
  405114:	cbnz	w11, 405440 <__fxstatat@plt+0x34f0>
  405118:	ldrb	w4, [x3]
  40511c:	cmp	w4, #0x7e
  405120:	b.hi	405358 <__fxstatat@plt+0x3408>  // b.pmore
  405124:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405128:	add	x0, x0, #0x7a8
  40512c:	ldrh	w0, [x0, w4, uxtw #1]
  405130:	adr	x1, 40513c <__fxstatat@plt+0x31ec>
  405134:	add	x0, x1, w0, sxth #2
  405138:	br	x0
  40513c:	ldrb	w0, [x27, x20]
  405140:	cmp	w0, #0x0
  405144:	cset	w21, ne  // ne = any
  405148:	cbnz	w21, 405074 <__fxstatat@plt+0x3124>
  40514c:	cmp	w26, #0x2
  405150:	mov	w5, w22
  405154:	cset	w0, eq  // eq = none
  405158:	mov	w7, w24
  40515c:	cmp	w0, #0x0
  405160:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  405164:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  405168:	b.eq	405efc <__fxstatat@plt+0x3fac>  // b.none
  40516c:	eor	w11, w11, #0x1
  405170:	ands	w0, w0, w11
  405174:	b.eq	405e5c <__fxstatat@plt+0x3f0c>  // b.none
  405178:	ldr	w1, [sp, #120]
  40517c:	cbz	w1, 405e60 <__fxstatat@plt+0x3f10>
  405180:	cbnz	w10, 405eb8 <__fxstatat@plt+0x3f68>
  405184:	ldr	x2, [sp, #128]
  405188:	cmp	x23, #0x0
  40518c:	cset	w0, eq  // eq = none
  405190:	cmp	x2, #0x0
  405194:	mov	x1, x2
  405198:	csel	w0, w0, wzr, ne  // ne = any
  40519c:	cbz	w0, 405ee8 <__fxstatat@plt+0x3f98>
  4051a0:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  4051a4:	mov	x12, #0x1                   	// #1
  4051a8:	mov	w11, #0x0                   	// #0
  4051ac:	mov	x19, x12
  4051b0:	str	w0, [sp, #120]
  4051b4:	mov	w0, #0x27                  	// #39
  4051b8:	strb	w0, [x28]
  4051bc:	ldr	x23, [sp, #128]
  4051c0:	str	x1, [sp, #128]
  4051c4:	add	x1, x26, #0x728
  4051c8:	mov	w26, #0x2                   	// #2
  4051cc:	str	x1, [sp, #112]
  4051d0:	b	405050 <__fxstatat@plt+0x3100>
  4051d4:	mov	w0, w5
  4051d8:	mov	w21, w5
  4051dc:	mov	w5, w0
  4051e0:	mov	w1, #0x0                   	// #0
  4051e4:	nop
  4051e8:	cbz	x6, 405300 <__fxstatat@plt+0x33b0>
  4051ec:	ubfx	x0, x4, #5, #8
  4051f0:	ldr	w0, [x6, x0, lsl #2]
  4051f4:	lsr	w0, w0, w4
  4051f8:	tbz	w0, #0, 405300 <__fxstatat@plt+0x33b0>
  4051fc:	cmp	w26, #0x2
  405200:	cset	w0, eq  // eq = none
  405204:	cbnz	w11, 405580 <__fxstatat@plt+0x3630>
  405208:	eor	w1, w24, #0x1
  40520c:	ands	w0, w0, w1
  405210:	b.eq	405254 <__fxstatat@plt+0x3304>  // b.none
  405214:	cmp	x23, x19
  405218:	b.ls	405224 <__fxstatat@plt+0x32d4>  // b.plast
  40521c:	mov	w1, #0x27                  	// #39
  405220:	strb	w1, [x28, x19]
  405224:	add	x1, x19, #0x1
  405228:	cmp	x23, x1
  40522c:	b.ls	405238 <__fxstatat@plt+0x32e8>  // b.plast
  405230:	mov	w2, #0x24                  	// #36
  405234:	strb	w2, [x28, x1]
  405238:	add	x1, x19, #0x2
  40523c:	cmp	x23, x1
  405240:	b.ls	40524c <__fxstatat@plt+0x32fc>  // b.plast
  405244:	mov	w2, #0x27                  	// #39
  405248:	strb	w2, [x28, x1]
  40524c:	add	x19, x19, #0x3
  405250:	mov	w24, w0
  405254:	cmp	x19, x23
  405258:	b.cs	405264 <__fxstatat@plt+0x3314>  // b.hs, b.nlast
  40525c:	mov	w0, #0x5c                  	// #92
  405260:	strb	w0, [x28, x19]
  405264:	add	x19, x19, #0x1
  405268:	add	x20, x20, #0x1
  40526c:	cmp	x19, x23
  405270:	b.cs	405278 <__fxstatat@plt+0x3328>  // b.hs, b.nlast
  405274:	strb	w4, [x28, x19]
  405278:	cmp	w21, #0x0
  40527c:	add	x19, x19, #0x1
  405280:	csel	w10, w10, wzr, ne  // ne = any
  405284:	b	405060 <__fxstatat@plt+0x3110>
  405288:	cbnz	w11, 405ea4 <__fxstatat@plt+0x3f54>
  40528c:	ldr	x1, [sp, #128]
  405290:	cmp	x23, #0x0
  405294:	mov	x0, #0x0                   	// #0
  405298:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  40529c:	b.eq	4052e0 <__fxstatat@plt+0x3390>  // b.none
  4052a0:	cmp	x23, x19
  4052a4:	b.ls	4052b0 <__fxstatat@plt+0x3360>  // b.plast
  4052a8:	mov	w0, #0x27                  	// #39
  4052ac:	strb	w0, [x28, x19]
  4052b0:	add	x0, x19, #0x1
  4052b4:	cmp	x23, x0
  4052b8:	b.ls	4052c4 <__fxstatat@plt+0x3374>  // b.plast
  4052bc:	mov	w1, #0x5c                  	// #92
  4052c0:	strb	w1, [x28, x0]
  4052c4:	add	x1, x19, #0x2
  4052c8:	mov	x0, x23
  4052cc:	cmp	x23, x1
  4052d0:	b.ls	405f34 <__fxstatat@plt+0x3fe4>  // b.plast
  4052d4:	ldr	x23, [sp, #128]
  4052d8:	mov	w2, #0x27                  	// #39
  4052dc:	strb	w2, [x28, x1]
  4052e0:	add	x19, x19, #0x3
  4052e4:	str	x23, [sp, #128]
  4052e8:	mov	x23, x0
  4052ec:	mov	w1, #0x0                   	// #0
  4052f0:	mov	w24, #0x0                   	// #0
  4052f4:	mov	w4, #0x27                  	// #39
  4052f8:	str	w21, [sp, #120]
  4052fc:	nop
  405300:	cbnz	w5, 4051fc <__fxstatat@plt+0x32ac>
  405304:	eor	w1, w1, #0x1
  405308:	add	x20, x20, #0x1
  40530c:	and	w1, w24, w1
  405310:	and	w1, w1, #0xff
  405314:	cbz	w1, 40526c <__fxstatat@plt+0x331c>
  405318:	cmp	x23, x19
  40531c:	b.ls	405328 <__fxstatat@plt+0x33d8>  // b.plast
  405320:	mov	w0, #0x27                  	// #39
  405324:	strb	w0, [x28, x19]
  405328:	add	x0, x19, #0x1
  40532c:	cmp	x23, x0
  405330:	b.ls	40533c <__fxstatat@plt+0x33ec>  // b.plast
  405334:	mov	w1, #0x27                  	// #39
  405338:	strb	w1, [x28, x0]
  40533c:	add	x19, x19, #0x2
  405340:	mov	w24, #0x0                   	// #0
  405344:	b	40526c <__fxstatat@plt+0x331c>
  405348:	ldrb	w4, [x3]
  40534c:	cmp	w4, #0x7e
  405350:	b.ls	4056dc <__fxstatat@plt+0x378c>  // b.plast
  405354:	mov	w5, #0x0                   	// #0
  405358:	ldr	x0, [sp, #192]
  40535c:	cmp	x0, #0x1
  405360:	b.ne	405808 <__fxstatat@plt+0x38b8>  // b.any
  405364:	str	w4, [sp, #136]
  405368:	str	w5, [sp, #144]
  40536c:	str	x12, [sp, #152]
  405370:	str	w11, [sp, #160]
  405374:	str	w10, [sp, #172]
  405378:	str	x6, [sp, #176]
  40537c:	bl	401da0 <__ctype_b_loc@plt>
  405380:	ldr	w4, [sp, #136]
  405384:	ldr	x0, [x0]
  405388:	ldr	w5, [sp, #144]
  40538c:	ldr	w11, [sp, #160]
  405390:	ldrh	w21, [x0, w4, uxtw #1]
  405394:	ldr	w10, [sp, #172]
  405398:	ands	w0, w21, #0x4000
  40539c:	cset	w2, eq  // eq = none
  4053a0:	ubfx	x21, x21, #14, #1
  4053a4:	ldr	x12, [sp, #152]
  4053a8:	and	w2, w22, w2
  4053ac:	ldr	x6, [sp, #176]
  4053b0:	ldr	x8, [sp, #192]
  4053b4:	cbnz	w2, 405c1c <__fxstatat@plt+0x3ccc>
  4053b8:	cmp	w26, #0x2
  4053bc:	cset	w1, eq  // eq = none
  4053c0:	eor	w0, w22, #0x1
  4053c4:	orr	w1, w1, w0
  4053c8:	cbz	w1, 4051e8 <__fxstatat@plt+0x3298>
  4053cc:	mov	w1, #0x0                   	// #0
  4053d0:	cbnz	w11, 4051e8 <__fxstatat@plt+0x3298>
  4053d4:	nop
  4053d8:	cbnz	w5, 4051fc <__fxstatat@plt+0x32ac>
  4053dc:	b	405304 <__fxstatat@plt+0x33b4>
  4053e0:	mov	w5, #0x0                   	// #0
  4053e4:	cmp	x25, #0x1
  4053e8:	cset	w0, ne  // ne = any
  4053ec:	cmn	x25, #0x1
  4053f0:	b.ne	405400 <__fxstatat@plt+0x34b0>  // b.any
  4053f4:	ldrb	w0, [x27, #1]
  4053f8:	cmp	w0, #0x0
  4053fc:	cset	w0, ne  // ne = any
  405400:	cmp	w26, #0x2
  405404:	cset	w1, eq  // eq = none
  405408:	cbz	w0, 40541c <__fxstatat@plt+0x34cc>
  40540c:	mov	w21, #0x0                   	// #0
  405410:	b	4053c0 <__fxstatat@plt+0x3470>
  405414:	cmp	w26, #0x2
  405418:	cset	w1, eq  // eq = none
  40541c:	cbnz	x20, 40540c <__fxstatat@plt+0x34bc>
  405420:	cmp	w11, #0x0
  405424:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405428:	b.eq	4053c0 <__fxstatat@plt+0x3470>  // b.none
  40542c:	mov	w5, w22
  405430:	mov	w26, #0x2                   	// #2
  405434:	cmp	w5, #0x0
  405438:	mov	w0, #0x4                   	// #4
  40543c:	csel	w26, w26, w0, eq  // eq = none
  405440:	ldr	x7, [sp, #208]
  405444:	mov	w4, w26
  405448:	ldr	x0, [sp, #240]
  40544c:	str	x0, [sp]
  405450:	ldr	w0, [sp, #200]
  405454:	mov	x3, x25
  405458:	mov	x2, x27
  40545c:	mov	x1, x23
  405460:	and	w5, w0, #0xfffffffd
  405464:	mov	x6, #0x0                   	// #0
  405468:	mov	x0, x28
  40546c:	bl	404f40 <__fxstatat@plt+0x2ff0>
  405470:	mov	x19, x0
  405474:	mov	x0, x19
  405478:	ldp	x29, x30, [sp, #16]
  40547c:	ldp	x19, x20, [sp, #32]
  405480:	ldp	x21, x22, [sp, #48]
  405484:	ldp	x23, x24, [sp, #64]
  405488:	ldp	x25, x26, [sp, #80]
  40548c:	ldp	x27, x28, [sp, #96]
  405490:	add	sp, sp, #0xf0
  405494:	ret
  405498:	mov	w5, #0x0                   	// #0
  40549c:	cmp	w26, #0x2
  4054a0:	b.eq	4057d8 <__fxstatat@plt+0x3888>  // b.none
  4054a4:	cmp	w22, #0x0
  4054a8:	mov	w4, #0x5c                  	// #92
  4054ac:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  4054b0:	mov	w0, w4
  4054b4:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  4054b8:	b.ne	405b08 <__fxstatat@plt+0x3bb8>  // b.any
  4054bc:	cbnz	w22, 405b78 <__fxstatat@plt+0x3c28>
  4054c0:	mov	w21, #0x0                   	// #0
  4054c4:	mov	w1, #0x0                   	// #0
  4054c8:	cbnz	w11, 4051e8 <__fxstatat@plt+0x3298>
  4054cc:	b	4053d8 <__fxstatat@plt+0x3488>
  4054d0:	mov	w5, #0x0                   	// #0
  4054d4:	cmp	w26, #0x2
  4054d8:	b.eq	4057f0 <__fxstatat@plt+0x38a0>  // b.none
  4054dc:	cmp	w26, #0x5
  4054e0:	b.ne	405508 <__fxstatat@plt+0x35b8>  // b.any
  4054e4:	ldr	x0, [sp, #200]
  4054e8:	tbz	w0, #2, 405508 <__fxstatat@plt+0x35b8>
  4054ec:	add	x7, x20, #0x2
  4054f0:	cmp	x7, x25
  4054f4:	b.cs	405508 <__fxstatat@plt+0x35b8>  // b.hs, b.nlast
  4054f8:	ldrb	w4, [x3, #1]
  4054fc:	cmp	w4, #0x3f
  405500:	b.eq	405ce4 <__fxstatat@plt+0x3d94>  // b.none
  405504:	nop
  405508:	mov	w1, #0x0                   	// #0
  40550c:	mov	w21, #0x0                   	// #0
  405510:	mov	w4, #0x3f                  	// #63
  405514:	b	4053c0 <__fxstatat@plt+0x3470>
  405518:	mov	w5, #0x0                   	// #0
  40551c:	cmp	w26, #0x2
  405520:	b.eq	405288 <__fxstatat@plt+0x3338>  // b.none
  405524:	mov	w1, #0x0                   	// #0
  405528:	mov	w4, #0x27                  	// #39
  40552c:	str	w21, [sp, #120]
  405530:	b	4053c0 <__fxstatat@plt+0x3470>
  405534:	mov	w0, #0x74                  	// #116
  405538:	cmp	w11, #0x0
  40553c:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  405540:	b.eq	40542c <__fxstatat@plt+0x34dc>  // b.none
  405544:	cbz	w22, 4054c0 <__fxstatat@plt+0x3570>
  405548:	b	405b78 <__fxstatat@plt+0x3c28>
  40554c:	mov	w4, #0x62                  	// #98
  405550:	cmp	w26, #0x2
  405554:	cset	w0, eq  // eq = none
  405558:	cbnz	w11, 405580 <__fxstatat@plt+0x3630>
  40555c:	mov	w21, #0x0                   	// #0
  405560:	b	405254 <__fxstatat@plt+0x3304>
  405564:	mov	w4, #0x66                  	// #102
  405568:	b	405550 <__fxstatat@plt+0x3600>
  40556c:	mov	w4, #0x6e                  	// #110
  405570:	mov	w21, #0x0                   	// #0
  405574:	cmp	w26, #0x2
  405578:	cset	w0, eq  // eq = none
  40557c:	cbz	w11, 405208 <__fxstatat@plt+0x32b8>
  405580:	and	w5, w22, w0
  405584:	b	405434 <__fxstatat@plt+0x34e4>
  405588:	mov	w4, #0x72                  	// #114
  40558c:	mov	w21, #0x0                   	// #0
  405590:	b	405574 <__fxstatat@plt+0x3624>
  405594:	mov	w4, #0x61                  	// #97
  405598:	b	405550 <__fxstatat@plt+0x3600>
  40559c:	cbnz	w11, 405eac <__fxstatat@plt+0x3f5c>
  4055a0:	mov	w5, #0x0                   	// #0
  4055a4:	cmp	w26, #0x2
  4055a8:	eor	w1, w24, #0x1
  4055ac:	cset	w0, eq  // eq = none
  4055b0:	ands	w1, w0, w1
  4055b4:	b.eq	4057b8 <__fxstatat@plt+0x3868>  // b.none
  4055b8:	cmp	x23, x19
  4055bc:	b.ls	4055c8 <__fxstatat@plt+0x3678>  // b.plast
  4055c0:	mov	w2, #0x27                  	// #39
  4055c4:	strb	w2, [x28, x19]
  4055c8:	add	x2, x19, #0x1
  4055cc:	cmp	x23, x2
  4055d0:	b.ls	4055dc <__fxstatat@plt+0x368c>  // b.plast
  4055d4:	mov	w3, #0x24                  	// #36
  4055d8:	strb	w3, [x28, x2]
  4055dc:	add	x2, x19, #0x2
  4055e0:	cmp	x23, x2
  4055e4:	b.ls	4055f0 <__fxstatat@plt+0x36a0>  // b.plast
  4055e8:	mov	w3, #0x27                  	// #39
  4055ec:	strb	w3, [x28, x2]
  4055f0:	add	x2, x19, #0x3
  4055f4:	cmp	x23, x2
  4055f8:	b.ls	405af0 <__fxstatat@plt+0x3ba0>  // b.plast
  4055fc:	mov	w24, w1
  405600:	mov	w1, #0x5c                  	// #92
  405604:	strb	w1, [x28, x2]
  405608:	cmp	w26, #0x2
  40560c:	add	x19, x2, #0x1
  405610:	b.eq	405cd0 <__fxstatat@plt+0x3d80>  // b.none
  405614:	add	x1, x20, #0x1
  405618:	mov	w4, #0x30                  	// #48
  40561c:	cmp	x1, x25
  405620:	b.cs	405638 <__fxstatat@plt+0x36e8>  // b.hs, b.nlast
  405624:	ldrb	w1, [x27, x1]
  405628:	sub	w1, w1, #0x30
  40562c:	and	w1, w1, #0xff
  405630:	cmp	w1, #0x9
  405634:	b.ls	405b84 <__fxstatat@plt+0x3c34>  // b.plast
  405638:	eor	w1, w22, #0x1
  40563c:	orr	w0, w0, w1
  405640:	mov	w1, w21
  405644:	mov	w21, #0x0                   	// #0
  405648:	cbz	w0, 4051e8 <__fxstatat@plt+0x3298>
  40564c:	cbnz	w5, 4051fc <__fxstatat@plt+0x32ac>
  405650:	b	405304 <__fxstatat@plt+0x33b4>
  405654:	ldrb	w4, [x27, x20]
  405658:	cmp	w4, #0x7e
  40565c:	b.hi	405358 <__fxstatat@plt+0x3408>  // b.pmore
  405660:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405664:	add	x0, x0, #0x8a8
  405668:	ldrh	w0, [x0, w4, uxtw #1]
  40566c:	adr	x1, 405678 <__fxstatat@plt+0x3728>
  405670:	add	x0, x1, w0, sxth #2
  405674:	br	x0
  405678:	cmp	w26, #0x2
  40567c:	mov	w21, #0x0                   	// #0
  405680:	cset	w1, eq  // eq = none
  405684:	cmp	w11, #0x0
  405688:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40568c:	b.eq	4053c0 <__fxstatat@plt+0x3470>  // b.none
  405690:	b	40542c <__fxstatat@plt+0x34dc>
  405694:	cmp	w26, #0x2
  405698:	cset	w1, eq  // eq = none
  40569c:	cmp	w11, #0x0
  4056a0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4056a4:	b.eq	4053c0 <__fxstatat@plt+0x3470>  // b.none
  4056a8:	b	40542c <__fxstatat@plt+0x34dc>
  4056ac:	cbnz	w22, 40559c <__fxstatat@plt+0x364c>
  4056b0:	ldr	x0, [sp, #200]
  4056b4:	mov	w5, #0x0                   	// #0
  4056b8:	tbz	w0, #0, 4054c0 <__fxstatat@plt+0x3570>
  4056bc:	add	x20, x20, #0x1
  4056c0:	b	405060 <__fxstatat@plt+0x3110>
  4056c4:	mov	w0, #0x66                  	// #102
  4056c8:	cbz	w22, 4054c0 <__fxstatat@plt+0x3570>
  4056cc:	b	405b78 <__fxstatat@plt+0x3c28>
  4056d0:	mov	w0, #0x62                  	// #98
  4056d4:	cbz	w22, 4054c0 <__fxstatat@plt+0x3570>
  4056d8:	b	405b78 <__fxstatat@plt+0x3c28>
  4056dc:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4056e0:	add	x0, x0, #0x9a8
  4056e4:	ldrh	w0, [x0, w4, uxtw #1]
  4056e8:	adr	x1, 4056f4 <__fxstatat@plt+0x37a4>
  4056ec:	add	x0, x1, w0, sxth #2
  4056f0:	br	x0
  4056f4:	mov	w0, #0x0                   	// #0
  4056f8:	b	4051d8 <__fxstatat@plt+0x3288>
  4056fc:	mov	w0, #0x0                   	// #0
  405700:	mov	w5, #0x0                   	// #0
  405704:	b	4051d8 <__fxstatat@plt+0x3288>
  405708:	cbnz	w26, 405f54 <__fxstatat@plt+0x4004>
  40570c:	mov	w10, #0x1                   	// #1
  405710:	mov	w7, #0x0                   	// #0
  405714:	mov	w11, #0x0                   	// #0
  405718:	mov	w5, #0x0                   	// #0
  40571c:	mov	x12, #0x0                   	// #0
  405720:	mov	x19, #0x0                   	// #0
  405724:	str	xzr, [sp, #112]
  405728:	str	wzr, [sp, #120]
  40572c:	str	xzr, [sp, #128]
  405730:	b	405050 <__fxstatat@plt+0x3100>
  405734:	cmp	w26, #0x5
  405738:	b.ne	40577c <__fxstatat@plt+0x382c>  // b.any
  40573c:	cbnz	w20, 405d74 <__fxstatat@plt+0x3e24>
  405740:	cbz	x23, 405ca0 <__fxstatat@plt+0x3d50>
  405744:	mov	w0, #0x22                  	// #34
  405748:	mov	w10, #0x1                   	// #1
  40574c:	mov	x12, #0x1                   	// #1
  405750:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  405754:	mov	w5, w10
  405758:	add	x1, x1, #0x700
  40575c:	mov	x19, x12
  405760:	mov	w7, #0x0                   	// #0
  405764:	mov	w11, #0x0                   	// #0
  405768:	strb	w0, [x28]
  40576c:	str	x1, [sp, #112]
  405770:	str	wzr, [sp, #120]
  405774:	str	xzr, [sp, #128]
  405778:	b	405050 <__fxstatat@plt+0x3100>
  40577c:	cmp	w26, #0x6
  405780:	b.ne	405f54 <__fxstatat@plt+0x4004>  // b.any
  405784:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  405788:	mov	w10, #0x1                   	// #1
  40578c:	add	x0, x26, #0x700
  405790:	mov	w11, w10
  405794:	mov	w5, w10
  405798:	mov	w7, #0x0                   	// #0
  40579c:	mov	x12, #0x1                   	// #1
  4057a0:	mov	x19, #0x0                   	// #0
  4057a4:	mov	w26, #0x5                   	// #5
  4057a8:	str	x0, [sp, #112]
  4057ac:	str	wzr, [sp, #120]
  4057b0:	str	xzr, [sp, #128]
  4057b4:	b	405050 <__fxstatat@plt+0x3100>
  4057b8:	mov	x2, x19
  4057bc:	cmp	x23, x19
  4057c0:	b.ls	405608 <__fxstatat@plt+0x36b8>  // b.plast
  4057c4:	mov	w1, w24
  4057c8:	mov	w24, w1
  4057cc:	mov	w1, #0x5c                  	// #92
  4057d0:	strb	w1, [x28, x2]
  4057d4:	b	405608 <__fxstatat@plt+0x36b8>
  4057d8:	cbnz	w11, 405ea4 <__fxstatat@plt+0x3f54>
  4057dc:	add	x20, x20, #0x1
  4057e0:	mov	w1, w24
  4057e4:	mov	w21, #0x0                   	// #0
  4057e8:	mov	w4, #0x5c                  	// #92
  4057ec:	b	405314 <__fxstatat@plt+0x33c4>
  4057f0:	cbnz	w11, 405ea4 <__fxstatat@plt+0x3f54>
  4057f4:	mov	w21, #0x0                   	// #0
  4057f8:	mov	w1, #0x0                   	// #0
  4057fc:	mov	w4, #0x3f                  	// #63
  405800:	cbnz	w5, 4051fc <__fxstatat@plt+0x32ac>
  405804:	b	405304 <__fxstatat@plt+0x33b4>
  405808:	str	xzr, [sp, #232]
  40580c:	cmn	x25, #0x1
  405810:	b.ne	405850 <__fxstatat@plt+0x3900>  // b.any
  405814:	mov	x0, x27
  405818:	str	w4, [sp, #136]
  40581c:	str	w5, [sp, #144]
  405820:	str	x12, [sp, #152]
  405824:	str	w11, [sp, #160]
  405828:	str	w10, [sp, #172]
  40582c:	str	x6, [sp, #176]
  405830:	bl	401aa0 <strlen@plt>
  405834:	ldr	w4, [sp, #136]
  405838:	mov	x25, x0
  40583c:	ldr	w5, [sp, #144]
  405840:	ldr	w11, [sp, #160]
  405844:	ldr	w10, [sp, #172]
  405848:	ldr	x12, [sp, #152]
  40584c:	ldr	x6, [sp, #176]
  405850:	mov	x8, #0x0                   	// #0
  405854:	str	x19, [sp, #184]
  405858:	mov	w19, w21
  40585c:	mov	x21, x8
  405860:	str	w11, [sp, #136]
  405864:	str	x12, [sp, #144]
  405868:	str	w24, [sp, #152]
  40586c:	str	w10, [sp, #160]
  405870:	stp	w4, w5, [sp, #172]
  405874:	str	x6, [sp, #216]
  405878:	add	x24, x20, x21
  40587c:	add	x3, sp, #0xe8
  405880:	sub	x2, x25, x24
  405884:	add	x1, x27, x24
  405888:	add	x0, sp, #0xe4
  40588c:	bl	408818 <__fxstatat@plt+0x68c8>
  405890:	mov	x13, #0x2b                  	// #43
  405894:	mov	x3, x0
  405898:	movk	x13, #0x2, lsl #32
  40589c:	cbz	x0, 4058e4 <__fxstatat@plt+0x3994>
  4058a0:	cmn	x0, #0x1
  4058a4:	b.eq	405ddc <__fxstatat@plt+0x3e8c>  // b.none
  4058a8:	cmn	x0, #0x2
  4058ac:	mov	x7, #0x1                   	// #1
  4058b0:	b.eq	405e08 <__fxstatat@plt+0x3eb8>  // b.none
  4058b4:	ldr	w0, [sp, #136]
  4058b8:	cmp	w0, #0x0
  4058bc:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  4058c0:	b.eq	405a48 <__fxstatat@plt+0x3af8>  // b.none
  4058c4:	ldr	w0, [sp, #228]
  4058c8:	add	x21, x21, x3
  4058cc:	bl	401ee0 <iswprint@plt>
  4058d0:	cmp	w0, #0x0
  4058d4:	csel	w19, w19, wzr, ne  // ne = any
  4058d8:	add	x0, sp, #0xe8
  4058dc:	bl	401d20 <mbsinit@plt>
  4058e0:	cbz	w0, 405878 <__fxstatat@plt+0x3928>
  4058e4:	eor	w2, w19, #0x1
  4058e8:	mov	x8, x21
  4058ec:	ldr	w11, [sp, #136]
  4058f0:	mov	w21, w19
  4058f4:	ldr	w24, [sp, #152]
  4058f8:	and	w2, w22, w2
  4058fc:	ldr	w10, [sp, #160]
  405900:	ldp	w4, w5, [sp, #172]
  405904:	ldr	x12, [sp, #144]
  405908:	ldr	x19, [sp, #184]
  40590c:	ldr	x6, [sp, #216]
  405910:	cmp	x8, #0x1
  405914:	b.ls	4053b4 <__fxstatat@plt+0x3464>  // b.plast
  405918:	add	x8, x8, x20
  40591c:	mov	w14, #0x0                   	// #0
  405920:	mov	w3, #0x27                  	// #39
  405924:	mov	w7, #0x5c                  	// #92
  405928:	mov	w9, #0x24                  	// #36
  40592c:	cbz	w2, 4059ec <__fxstatat@plt+0x3a9c>
  405930:	cmp	w26, #0x2
  405934:	cset	w0, eq  // eq = none
  405938:	cbnz	w11, 405c30 <__fxstatat@plt+0x3ce0>
  40593c:	eor	w1, w24, #0x1
  405940:	ands	w0, w0, w1
  405944:	b.eq	40597c <__fxstatat@plt+0x3a2c>  // b.none
  405948:	cmp	x23, x19
  40594c:	b.ls	405954 <__fxstatat@plt+0x3a04>  // b.plast
  405950:	strb	w3, [x28, x19]
  405954:	add	x1, x19, #0x1
  405958:	cmp	x23, x1
  40595c:	b.ls	405964 <__fxstatat@plt+0x3a14>  // b.plast
  405960:	strb	w9, [x28, x1]
  405964:	add	x1, x19, #0x2
  405968:	cmp	x23, x1
  40596c:	b.ls	405974 <__fxstatat@plt+0x3a24>  // b.plast
  405970:	strb	w3, [x28, x1]
  405974:	add	x19, x19, #0x3
  405978:	mov	w24, w0
  40597c:	cmp	x23, x19
  405980:	b.ls	405988 <__fxstatat@plt+0x3a38>  // b.plast
  405984:	strb	w7, [x28, x19]
  405988:	add	x0, x19, #0x1
  40598c:	cmp	x23, x0
  405990:	b.ls	4059a0 <__fxstatat@plt+0x3a50>  // b.plast
  405994:	lsr	w1, w4, #6
  405998:	add	w1, w1, #0x30
  40599c:	strb	w1, [x28, x0]
  4059a0:	add	x0, x19, #0x2
  4059a4:	cmp	x23, x0
  4059a8:	b.ls	4059b8 <__fxstatat@plt+0x3a68>  // b.plast
  4059ac:	ubfx	x1, x4, #3, #3
  4059b0:	add	w1, w1, #0x30
  4059b4:	strb	w1, [x28, x0]
  4059b8:	and	w4, w4, #0x7
  4059bc:	add	x20, x20, #0x1
  4059c0:	add	w4, w4, #0x30
  4059c4:	cmp	x20, x8
  4059c8:	add	x19, x19, #0x3
  4059cc:	b.cs	40526c <__fxstatat@plt+0x331c>  // b.hs, b.nlast
  4059d0:	mov	w14, w2
  4059d4:	cmp	x23, x19
  4059d8:	b.ls	4059e0 <__fxstatat@plt+0x3a90>  // b.plast
  4059dc:	strb	w4, [x28, x19]
  4059e0:	ldrb	w4, [x27, x20]
  4059e4:	add	x19, x19, #0x1
  4059e8:	cbnz	w2, 405930 <__fxstatat@plt+0x39e0>
  4059ec:	eor	w0, w14, #0x1
  4059f0:	and	w0, w24, w0
  4059f4:	and	w0, w0, #0xff
  4059f8:	cbz	w5, 405a0c <__fxstatat@plt+0x3abc>
  4059fc:	cmp	x23, x19
  405a00:	b.ls	405a08 <__fxstatat@plt+0x3ab8>  // b.plast
  405a04:	strb	w7, [x28, x19]
  405a08:	add	x19, x19, #0x1
  405a0c:	add	x20, x20, #0x1
  405a10:	cmp	x20, x8
  405a14:	b.cs	405c28 <__fxstatat@plt+0x3cd8>  // b.hs, b.nlast
  405a18:	cbz	w0, 405c98 <__fxstatat@plt+0x3d48>
  405a1c:	cmp	x23, x19
  405a20:	b.ls	405a28 <__fxstatat@plt+0x3ad8>  // b.plast
  405a24:	strb	w3, [x28, x19]
  405a28:	add	x0, x19, #0x1
  405a2c:	cmp	x23, x0
  405a30:	b.ls	405a38 <__fxstatat@plt+0x3ae8>  // b.plast
  405a34:	strb	w3, [x28, x0]
  405a38:	add	x19, x19, #0x2
  405a3c:	mov	w5, #0x0                   	// #0
  405a40:	mov	w24, #0x0                   	// #0
  405a44:	b	4059d4 <__fxstatat@plt+0x3a84>
  405a48:	cmp	x3, #0x1
  405a4c:	b.eq	4058c4 <__fxstatat@plt+0x3974>  // b.none
  405a50:	add	x2, x24, #0x1
  405a54:	add	x0, x27, x3
  405a58:	add	x2, x27, x2
  405a5c:	add	x9, x0, x24
  405a60:	b	405a70 <__fxstatat@plt+0x3b20>
  405a64:	add	x2, x2, #0x1
  405a68:	cmp	x9, x2
  405a6c:	b.eq	4058c4 <__fxstatat@plt+0x3974>  // b.none
  405a70:	ldrb	w0, [x2]
  405a74:	sub	w0, w0, #0x5b
  405a78:	and	w0, w0, #0xff
  405a7c:	cmp	w0, #0x21
  405a80:	b.hi	405a64 <__fxstatat@plt+0x3b14>  // b.pmore
  405a84:	lsl	x0, x7, x0
  405a88:	tst	x0, x13
  405a8c:	b.eq	405a64 <__fxstatat@plt+0x3b14>  // b.none
  405a90:	b	40542c <__fxstatat@plt+0x34dc>
  405a94:	mov	w10, w26
  405a98:	mov	w11, w26
  405a9c:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  405aa0:	add	x0, x26, #0x728
  405aa4:	str	x0, [sp, #112]
  405aa8:	str	wzr, [sp, #120]
  405aac:	mov	w7, #0x0                   	// #0
  405ab0:	mov	w5, #0x0                   	// #0
  405ab4:	mov	x12, #0x1                   	// #1
  405ab8:	mov	x19, #0x0                   	// #0
  405abc:	mov	w26, #0x2                   	// #2
  405ac0:	str	xzr, [sp, #128]
  405ac4:	b	405050 <__fxstatat@plt+0x3100>
  405ac8:	mov	w10, #0x1                   	// #1
  405acc:	mov	w7, #0x0                   	// #0
  405ad0:	mov	w5, w10
  405ad4:	mov	w11, #0x0                   	// #0
  405ad8:	mov	x12, #0x0                   	// #0
  405adc:	mov	x19, #0x0                   	// #0
  405ae0:	str	xzr, [sp, #112]
  405ae4:	str	wzr, [sp, #120]
  405ae8:	str	xzr, [sp, #128]
  405aec:	b	405050 <__fxstatat@plt+0x3100>
  405af0:	add	x19, x19, #0x4
  405af4:	mov	w24, w1
  405af8:	mov	w21, #0x0                   	// #0
  405afc:	mov	w4, #0x30                  	// #48
  405b00:	cbnz	w5, 4051fc <__fxstatat@plt+0x32ac>
  405b04:	b	405304 <__fxstatat@plt+0x33b4>
  405b08:	add	x20, x20, #0x1
  405b0c:	mov	w1, w24
  405b10:	mov	w21, #0x0                   	// #0
  405b14:	b	405314 <__fxstatat@plt+0x33c4>
  405b18:	mov	w0, w5
  405b1c:	mov	w5, #0x0                   	// #0
  405b20:	b	4051d8 <__fxstatat@plt+0x3288>
  405b24:	mov	w0, #0x0                   	// #0
  405b28:	cbnz	x20, 405c0c <__fxstatat@plt+0x3cbc>
  405b2c:	mov	w21, w5
  405b30:	mov	w1, #0x0                   	// #0
  405b34:	mov	w5, w0
  405b38:	b	4053c0 <__fxstatat@plt+0x3470>
  405b3c:	mov	w1, w26
  405b40:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405b44:	add	x0, x0, #0x730
  405b48:	str	w11, [sp, #112]
  405b4c:	str	x6, [sp, #120]
  405b50:	bl	404dd8 <__fxstatat@plt+0x2e88>
  405b54:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  405b58:	str	x0, [sp, #208]
  405b5c:	add	x0, x1, #0x728
  405b60:	mov	w1, w26
  405b64:	bl	404dd8 <__fxstatat@plt+0x2e88>
  405b68:	str	x0, [sp, #240]
  405b6c:	ldr	w11, [sp, #112]
  405b70:	ldr	x6, [sp, #120]
  405b74:	b	404fc8 <__fxstatat@plt+0x3078>
  405b78:	mov	w4, w0
  405b7c:	mov	w21, #0x0                   	// #0
  405b80:	b	405574 <__fxstatat@plt+0x3624>
  405b84:	cmp	x23, x19
  405b88:	b.ls	405b90 <__fxstatat@plt+0x3c40>  // b.plast
  405b8c:	strb	w4, [x28, x19]
  405b90:	add	x1, x2, #0x2
  405b94:	cmp	x23, x1
  405b98:	b.ls	405ba4 <__fxstatat@plt+0x3c54>  // b.plast
  405b9c:	mov	w3, #0x30                  	// #48
  405ba0:	strb	w3, [x28, x1]
  405ba4:	add	x19, x2, #0x3
  405ba8:	mov	w4, #0x30                  	// #48
  405bac:	b	405638 <__fxstatat@plt+0x36e8>
  405bb0:	mov	w0, #0x76                  	// #118
  405bb4:	cbz	w22, 4054c0 <__fxstatat@plt+0x3570>
  405bb8:	b	405b78 <__fxstatat@plt+0x3c28>
  405bbc:	mov	w0, #0x72                  	// #114
  405bc0:	b	405538 <__fxstatat@plt+0x35e8>
  405bc4:	mov	w0, #0x61                  	// #97
  405bc8:	cbz	w22, 4054c0 <__fxstatat@plt+0x3570>
  405bcc:	b	405b78 <__fxstatat@plt+0x3c28>
  405bd0:	mov	w0, #0x6e                  	// #110
  405bd4:	b	405538 <__fxstatat@plt+0x35e8>
  405bd8:	mov	w0, #0x0                   	// #0
  405bdc:	mov	w21, w5
  405be0:	mov	w1, #0x0                   	// #0
  405be4:	mov	w5, w0
  405be8:	mov	w4, #0x20                  	// #32
  405bec:	b	4053c0 <__fxstatat@plt+0x3470>
  405bf0:	mov	w5, #0x0                   	// #0
  405bf4:	mov	w0, #0x74                  	// #116
  405bf8:	b	405538 <__fxstatat@plt+0x35e8>
  405bfc:	mov	w5, #0x0                   	// #0
  405c00:	mov	w0, #0x76                  	// #118
  405c04:	cbz	w22, 4054c0 <__fxstatat@plt+0x3570>
  405c08:	b	405b78 <__fxstatat@plt+0x3c28>
  405c0c:	mov	w5, w0
  405c10:	mov	w21, #0x0                   	// #0
  405c14:	mov	w1, #0x0                   	// #0
  405c18:	b	4051e8 <__fxstatat@plt+0x3298>
  405c1c:	mov	w2, w22
  405c20:	mov	w21, #0x0                   	// #0
  405c24:	b	405918 <__fxstatat@plt+0x39c8>
  405c28:	mov	w1, w0
  405c2c:	b	405314 <__fxstatat@plt+0x33c4>
  405c30:	mov	w5, w0
  405c34:	b	405434 <__fxstatat@plt+0x34e4>
  405c38:	mov	w5, #0x1                   	// #1
  405c3c:	cbz	w20, 405c64 <__fxstatat@plt+0x3d14>
  405c40:	mov	w10, #0x1                   	// #1
  405c44:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  405c48:	mov	w11, w10
  405c4c:	add	x0, x26, #0x728
  405c50:	str	x0, [sp, #112]
  405c54:	str	wzr, [sp, #120]
  405c58:	b	405aac <__fxstatat@plt+0x3b5c>
  405c5c:	cbnz	w20, 405f04 <__fxstatat@plt+0x3fb4>
  405c60:	mov	w5, #0x0                   	// #0
  405c64:	cbnz	x23, 405f3c <__fxstatat@plt+0x3fec>
  405c68:	adrp	x26, 40b000 <__fxstatat@plt+0x90b0>
  405c6c:	mov	x12, #0x1                   	// #1
  405c70:	add	x0, x26, #0x728
  405c74:	mov	x19, x12
  405c78:	mov	w10, #0x1                   	// #1
  405c7c:	mov	w7, #0x0                   	// #0
  405c80:	mov	w11, #0x0                   	// #0
  405c84:	mov	w26, #0x2                   	// #2
  405c88:	str	x0, [sp, #112]
  405c8c:	str	wzr, [sp, #120]
  405c90:	str	xzr, [sp, #128]
  405c94:	b	405050 <__fxstatat@plt+0x3100>
  405c98:	mov	w5, #0x0                   	// #0
  405c9c:	b	4059d4 <__fxstatat@plt+0x3a84>
  405ca0:	mov	w10, #0x1                   	// #1
  405ca4:	mov	x12, #0x1                   	// #1
  405ca8:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405cac:	mov	w5, w10
  405cb0:	add	x0, x0, #0x700
  405cb4:	mov	x19, x12
  405cb8:	mov	w7, #0x0                   	// #0
  405cbc:	mov	w11, #0x0                   	// #0
  405cc0:	str	x0, [sp, #112]
  405cc4:	str	wzr, [sp, #120]
  405cc8:	str	xzr, [sp, #128]
  405ccc:	b	405050 <__fxstatat@plt+0x3100>
  405cd0:	mov	w1, w21
  405cd4:	mov	w4, #0x30                  	// #48
  405cd8:	mov	w21, #0x0                   	// #0
  405cdc:	cbnz	w5, 4051fc <__fxstatat@plt+0x32ac>
  405ce0:	b	405304 <__fxstatat@plt+0x33b4>
  405ce4:	ldrb	w3, [x27, x7]
  405ce8:	cmp	w3, #0x3e
  405cec:	b.hi	405ef0 <__fxstatat@plt+0x3fa0>  // b.pmore
  405cf0:	mov	x0, #0x1                   	// #1
  405cf4:	mov	x2, #0xa38200000000        	// #179778741075968
  405cf8:	movk	x2, #0x7000, lsl #48
  405cfc:	lsl	x0, x0, x3
  405d00:	mov	w1, #0x0                   	// #0
  405d04:	tst	x0, x2
  405d08:	mov	w21, #0x0                   	// #0
  405d0c:	b.eq	4053c0 <__fxstatat@plt+0x3470>  // b.none
  405d10:	cbnz	w11, 405440 <__fxstatat@plt+0x34f0>
  405d14:	cmp	x23, x19
  405d18:	b.ls	405d20 <__fxstatat@plt+0x3dd0>  // b.plast
  405d1c:	strb	w4, [x28, x19]
  405d20:	add	x0, x19, #0x1
  405d24:	cmp	x23, x0
  405d28:	b.ls	405d34 <__fxstatat@plt+0x3de4>  // b.plast
  405d2c:	mov	w1, #0x22                  	// #34
  405d30:	strb	w1, [x28, x0]
  405d34:	add	x0, x19, #0x2
  405d38:	cmp	x23, x0
  405d3c:	b.ls	405d48 <__fxstatat@plt+0x3df8>  // b.plast
  405d40:	mov	w1, #0x22                  	// #34
  405d44:	strb	w1, [x28, x0]
  405d48:	add	x0, x19, #0x3
  405d4c:	cmp	x23, x0
  405d50:	b.ls	405d5c <__fxstatat@plt+0x3e0c>  // b.plast
  405d54:	mov	w1, #0x3f                  	// #63
  405d58:	strb	w1, [x28, x0]
  405d5c:	add	x19, x19, #0x4
  405d60:	mov	w4, w3
  405d64:	mov	x20, x7
  405d68:	mov	w0, #0x0                   	// #0
  405d6c:	mov	w21, #0x0                   	// #0
  405d70:	b	405638 <__fxstatat@plt+0x36e8>
  405d74:	mov	w10, #0x1                   	// #1
  405d78:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405d7c:	mov	w11, w10
  405d80:	add	x0, x0, #0x700
  405d84:	mov	w5, w10
  405d88:	mov	w7, #0x0                   	// #0
  405d8c:	mov	x12, #0x1                   	// #1
  405d90:	mov	x19, #0x0                   	// #0
  405d94:	str	x0, [sp, #112]
  405d98:	str	wzr, [sp, #120]
  405d9c:	str	xzr, [sp, #128]
  405da0:	b	405050 <__fxstatat@plt+0x3100>
  405da4:	mov	w0, w5
  405da8:	b	405b28 <__fxstatat@plt+0x3bd8>
  405dac:	mov	w0, w5
  405db0:	b	405bdc <__fxstatat@plt+0x3c8c>
  405db4:	ldr	x1, [sp, #208]
  405db8:	ldrb	w0, [x1]
  405dbc:	cbz	w0, 404fd0 <__fxstatat@plt+0x3080>
  405dc0:	cmp	x23, x19
  405dc4:	b.ls	405dcc <__fxstatat@plt+0x3e7c>  // b.plast
  405dc8:	strb	w0, [x28, x19]
  405dcc:	add	x19, x19, #0x1
  405dd0:	ldrb	w0, [x1, x19]
  405dd4:	cbnz	w0, 405dc0 <__fxstatat@plt+0x3e70>
  405dd8:	b	404fd0 <__fxstatat@plt+0x3080>
  405ddc:	mov	x8, x21
  405de0:	ldr	w11, [sp, #136]
  405de4:	ldr	w24, [sp, #152]
  405de8:	mov	w2, w22
  405dec:	ldr	w10, [sp, #160]
  405df0:	mov	w21, #0x0                   	// #0
  405df4:	ldp	w4, w5, [sp, #172]
  405df8:	ldr	x12, [sp, #144]
  405dfc:	ldr	x19, [sp, #184]
  405e00:	ldr	x6, [sp, #216]
  405e04:	b	405910 <__fxstatat@plt+0x39c0>
  405e08:	mov	x9, x24
  405e0c:	cmp	x24, x25
  405e10:	ldr	w11, [sp, #136]
  405e14:	mov	x8, x21
  405e18:	ldr	w24, [sp, #152]
  405e1c:	ldr	w10, [sp, #160]
  405e20:	ldp	w4, w5, [sp, #172]
  405e24:	ldr	x12, [sp, #144]
  405e28:	ldr	x19, [sp, #184]
  405e2c:	ldr	x6, [sp, #216]
  405e30:	b.cc	405e48 <__fxstatat@plt+0x3ef8>  // b.lo, b.ul, b.last
  405e34:	b	405e50 <__fxstatat@plt+0x3f00>
  405e38:	add	x8, x8, #0x1
  405e3c:	add	x9, x20, x8
  405e40:	cmp	x25, x9
  405e44:	b.ls	405e50 <__fxstatat@plt+0x3f00>  // b.plast
  405e48:	ldrb	w0, [x27, x9]
  405e4c:	cbnz	w0, 405e38 <__fxstatat@plt+0x3ee8>
  405e50:	mov	w2, w22
  405e54:	mov	w21, #0x0                   	// #0
  405e58:	b	405910 <__fxstatat@plt+0x39c0>
  405e5c:	mov	w0, w11
  405e60:	ldr	x1, [sp, #112]
  405e64:	cmp	x1, #0x0
  405e68:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405e6c:	b.eq	405e94 <__fxstatat@plt+0x3f44>  // b.none
  405e70:	ldrb	w0, [x1]
  405e74:	cbz	w0, 405e94 <__fxstatat@plt+0x3f44>
  405e78:	sub	x26, x1, x19
  405e7c:	cmp	x23, x19
  405e80:	b.ls	405e88 <__fxstatat@plt+0x3f38>  // b.plast
  405e84:	strb	w0, [x28, x19]
  405e88:	add	x19, x19, #0x1
  405e8c:	ldrb	w0, [x26, x19]
  405e90:	cbnz	w0, 405e7c <__fxstatat@plt+0x3f2c>
  405e94:	cmp	x23, x19
  405e98:	b.ls	405474 <__fxstatat@plt+0x3524>  // b.plast
  405e9c:	strb	wzr, [x28, x19]
  405ea0:	b	405474 <__fxstatat@plt+0x3524>
  405ea4:	mov	w5, w22
  405ea8:	b	405434 <__fxstatat@plt+0x34e4>
  405eac:	cmp	w26, #0x2
  405eb0:	cset	w5, eq  // eq = none
  405eb4:	b	405434 <__fxstatat@plt+0x34e4>
  405eb8:	ldr	w5, [sp, #200]
  405ebc:	mov	x3, x25
  405ec0:	ldr	x1, [sp, #128]
  405ec4:	mov	x2, x27
  405ec8:	ldr	x7, [sp, #208]
  405ecc:	mov	w4, #0x5                   	// #5
  405ed0:	ldr	x0, [sp, #240]
  405ed4:	str	x0, [sp]
  405ed8:	mov	x0, x28
  405edc:	bl	404f40 <__fxstatat@plt+0x2ff0>
  405ee0:	mov	x19, x0
  405ee4:	b	405474 <__fxstatat@plt+0x3524>
  405ee8:	ldr	w0, [sp, #120]
  405eec:	b	405e60 <__fxstatat@plt+0x3f10>
  405ef0:	mov	w1, #0x0                   	// #0
  405ef4:	mov	w21, #0x0                   	// #0
  405ef8:	b	4053c0 <__fxstatat@plt+0x3470>
  405efc:	mov	w26, #0x2                   	// #2
  405f00:	b	405434 <__fxstatat@plt+0x34e4>
  405f04:	mov	w10, #0x1                   	// #1
  405f08:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  405f0c:	mov	w11, w10
  405f10:	add	x0, x0, #0x728
  405f14:	mov	w7, #0x0                   	// #0
  405f18:	mov	w5, #0x0                   	// #0
  405f1c:	mov	x12, #0x1                   	// #1
  405f20:	mov	x19, #0x0                   	// #0
  405f24:	str	x0, [sp, #112]
  405f28:	str	wzr, [sp, #120]
  405f2c:	str	xzr, [sp, #128]
  405f30:	b	405050 <__fxstatat@plt+0x3100>
  405f34:	ldr	x23, [sp, #128]
  405f38:	b	4052e0 <__fxstatat@plt+0x3390>
  405f3c:	mov	w7, #0x0                   	// #0
  405f40:	mov	w0, #0x0                   	// #0
  405f44:	mov	w10, #0x1                   	// #1
  405f48:	mov	x1, #0x0                   	// #0
  405f4c:	str	x23, [sp, #128]
  405f50:	b	4051a0 <__fxstatat@plt+0x3250>
  405f54:	bl	401d10 <abort@plt>
  405f58:	sub	sp, sp, #0x80
  405f5c:	stp	x29, x30, [sp, #16]
  405f60:	add	x29, sp, #0x10
  405f64:	stp	x19, x20, [sp, #32]
  405f68:	mov	w19, w0
  405f6c:	mov	x20, x3
  405f70:	stp	x21, x22, [sp, #48]
  405f74:	stp	x23, x24, [sp, #64]
  405f78:	mov	x23, x1
  405f7c:	mov	x24, x2
  405f80:	stp	x25, x26, [sp, #80]
  405f84:	stp	x27, x28, [sp, #96]
  405f88:	bl	401f00 <__errno_location@plt>
  405f8c:	mov	x22, x0
  405f90:	ldr	w0, [x0]
  405f94:	adrp	x27, 41e000 <__fxstatat@plt+0x1c0b0>
  405f98:	str	w0, [sp, #116]
  405f9c:	ldr	x21, [x27, #680]
  405fa0:	tbnz	w19, #31, 4060f8 <__fxstatat@plt+0x41a8>
  405fa4:	add	x26, x27, #0x2a8
  405fa8:	ldr	w0, [x26, #8]
  405fac:	cmp	w0, w19
  405fb0:	b.gt	406000 <__fxstatat@plt+0x40b0>
  405fb4:	mov	w0, #0x7fffffff            	// #2147483647
  405fb8:	cmp	w19, w0
  405fbc:	b.eq	4060f4 <__fxstatat@plt+0x41a4>  // b.none
  405fc0:	add	w28, w19, #0x1
  405fc4:	add	x0, x26, #0x10
  405fc8:	cmp	x21, x0
  405fcc:	sbfiz	x1, x28, #4, #32
  405fd0:	b.eq	4060d8 <__fxstatat@plt+0x4188>  // b.none
  405fd4:	mov	x0, x21
  405fd8:	bl	407b20 <__fxstatat@plt+0x5bd0>
  405fdc:	mov	x21, x0
  405fe0:	str	x0, [x27, #680]
  405fe4:	ldr	w0, [x26, #8]
  405fe8:	mov	w1, #0x0                   	// #0
  405fec:	sub	w2, w28, w0
  405ff0:	add	x0, x21, w0, sxtw #4
  405ff4:	sbfiz	x2, x2, #4, #32
  405ff8:	bl	401c60 <memset@plt>
  405ffc:	str	w28, [x26, #8]
  406000:	sbfiz	x19, x19, #4, #32
  406004:	add	x26, x20, #0x8
  406008:	add	x0, x21, x19
  40600c:	str	x0, [sp, #120]
  406010:	ldp	w4, w5, [x20]
  406014:	mov	x6, x26
  406018:	ldr	x7, [x20, #40]
  40601c:	orr	w25, w5, #0x1
  406020:	ldr	x27, [x21, x19]
  406024:	mov	x3, x24
  406028:	ldr	x28, [x0, #8]
  40602c:	mov	x1, x27
  406030:	ldr	x0, [x20, #48]
  406034:	str	x0, [sp]
  406038:	mov	x2, x23
  40603c:	mov	w5, w25
  406040:	mov	x0, x28
  406044:	bl	404f40 <__fxstatat@plt+0x2ff0>
  406048:	cmp	x27, x0
  40604c:	b.hi	4060ac <__fxstatat@plt+0x415c>  // b.pmore
  406050:	add	x27, x0, #0x1
  406054:	str	x27, [x21, x19]
  406058:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  40605c:	add	x0, x0, #0x358
  406060:	cmp	x28, x0
  406064:	b.eq	406070 <__fxstatat@plt+0x4120>  // b.none
  406068:	mov	x0, x28
  40606c:	bl	401dc0 <free@plt>
  406070:	mov	x0, x27
  406074:	bl	407ac0 <__fxstatat@plt+0x5b70>
  406078:	ldr	x1, [sp, #120]
  40607c:	mov	x28, x0
  406080:	ldr	w4, [x20]
  406084:	mov	x6, x26
  406088:	ldr	x7, [x20, #40]
  40608c:	str	x0, [x1, #8]
  406090:	ldr	x1, [x20, #48]
  406094:	str	x1, [sp]
  406098:	mov	w5, w25
  40609c:	mov	x3, x24
  4060a0:	mov	x2, x23
  4060a4:	mov	x1, x27
  4060a8:	bl	404f40 <__fxstatat@plt+0x2ff0>
  4060ac:	ldr	w0, [sp, #116]
  4060b0:	ldp	x29, x30, [sp, #16]
  4060b4:	ldp	x19, x20, [sp, #32]
  4060b8:	ldp	x23, x24, [sp, #64]
  4060bc:	ldp	x25, x26, [sp, #80]
  4060c0:	str	w0, [x22]
  4060c4:	mov	x0, x28
  4060c8:	ldp	x21, x22, [sp, #48]
  4060cc:	ldp	x27, x28, [sp, #96]
  4060d0:	add	sp, sp, #0x80
  4060d4:	ret
  4060d8:	mov	x0, #0x0                   	// #0
  4060dc:	bl	407b20 <__fxstatat@plt+0x5bd0>
  4060e0:	mov	x21, x0
  4060e4:	str	x0, [x27, #680]
  4060e8:	ldp	x0, x1, [x26, #16]
  4060ec:	stp	x0, x1, [x21]
  4060f0:	b	405fe4 <__fxstatat@plt+0x4094>
  4060f4:	bl	407d18 <__fxstatat@plt+0x5dc8>
  4060f8:	bl	401d10 <abort@plt>
  4060fc:	nop
  406100:	stp	x29, x30, [sp, #-48]!
  406104:	mov	x29, sp
  406108:	stp	x19, x20, [sp, #16]
  40610c:	mov	x20, x0
  406110:	str	x21, [sp, #32]
  406114:	bl	401f00 <__errno_location@plt>
  406118:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  40611c:	mov	x19, x0
  406120:	add	x2, x2, #0x358
  406124:	cmp	x20, #0x0
  406128:	add	x2, x2, #0x100
  40612c:	mov	x1, #0x38                  	// #56
  406130:	ldr	w21, [x19]
  406134:	csel	x0, x2, x20, eq  // eq = none
  406138:	bl	407cb8 <__fxstatat@plt+0x5d68>
  40613c:	str	w21, [x19]
  406140:	ldp	x19, x20, [sp, #16]
  406144:	ldr	x21, [sp, #32]
  406148:	ldp	x29, x30, [sp], #48
  40614c:	ret
  406150:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  406154:	add	x1, x1, #0x358
  406158:	cmp	x0, #0x0
  40615c:	add	x1, x1, #0x100
  406160:	csel	x0, x1, x0, eq  // eq = none
  406164:	ldr	w0, [x0]
  406168:	ret
  40616c:	nop
  406170:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  406174:	add	x2, x2, #0x358
  406178:	cmp	x0, #0x0
  40617c:	add	x2, x2, #0x100
  406180:	csel	x0, x2, x0, eq  // eq = none
  406184:	str	w1, [x0]
  406188:	ret
  40618c:	nop
  406190:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  406194:	add	x3, x3, #0x358
  406198:	cmp	x0, #0x0
  40619c:	add	x3, x3, #0x100
  4061a0:	csel	x0, x3, x0, eq  // eq = none
  4061a4:	ubfx	x4, x1, #5, #3
  4061a8:	add	x3, x0, #0x8
  4061ac:	and	w1, w1, #0x1f
  4061b0:	ldr	w5, [x3, x4, lsl #2]
  4061b4:	lsr	w0, w5, w1
  4061b8:	eor	w2, w0, w2
  4061bc:	and	w2, w2, #0x1
  4061c0:	and	w0, w0, #0x1
  4061c4:	lsl	w2, w2, w1
  4061c8:	eor	w2, w2, w5
  4061cc:	str	w2, [x3, x4, lsl #2]
  4061d0:	ret
  4061d4:	nop
  4061d8:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4061dc:	add	x3, x3, #0x358
  4061e0:	cmp	x0, #0x0
  4061e4:	add	x3, x3, #0x100
  4061e8:	csel	x2, x3, x0, eq  // eq = none
  4061ec:	ldr	w0, [x2, #4]
  4061f0:	str	w1, [x2, #4]
  4061f4:	ret
  4061f8:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4061fc:	add	x3, x3, #0x358
  406200:	cmp	x0, #0x0
  406204:	add	x3, x3, #0x100
  406208:	csel	x0, x3, x0, eq  // eq = none
  40620c:	mov	w3, #0xa                   	// #10
  406210:	cmp	x1, #0x0
  406214:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406218:	str	w3, [x0]
  40621c:	b.eq	406228 <__fxstatat@plt+0x42d8>  // b.none
  406220:	stp	x1, x2, [x0, #40]
  406224:	ret
  406228:	stp	x29, x30, [sp, #-16]!
  40622c:	mov	x29, sp
  406230:	bl	401d10 <abort@plt>
  406234:	nop
  406238:	sub	sp, sp, #0x50
  40623c:	adrp	x5, 41e000 <__fxstatat@plt+0x1c0b0>
  406240:	stp	x29, x30, [sp, #16]
  406244:	add	x29, sp, #0x10
  406248:	stp	x19, x20, [sp, #32]
  40624c:	mov	x19, x4
  406250:	add	x4, x5, #0x358
  406254:	cmp	x19, #0x0
  406258:	add	x4, x4, #0x100
  40625c:	csel	x19, x4, x19, eq  // eq = none
  406260:	mov	x20, x3
  406264:	stp	x21, x22, [sp, #48]
  406268:	mov	x21, x0
  40626c:	mov	x22, x1
  406270:	str	x23, [sp, #64]
  406274:	mov	x23, x2
  406278:	bl	401f00 <__errno_location@plt>
  40627c:	ldp	x7, x8, [x19, #40]
  406280:	mov	x3, x20
  406284:	mov	x20, x0
  406288:	mov	x0, x21
  40628c:	ldp	w4, w5, [x19]
  406290:	mov	x2, x23
  406294:	ldr	w21, [x20]
  406298:	mov	x1, x22
  40629c:	str	x8, [sp]
  4062a0:	add	x6, x19, #0x8
  4062a4:	bl	404f40 <__fxstatat@plt+0x2ff0>
  4062a8:	ldp	x29, x30, [sp, #16]
  4062ac:	ldr	x23, [sp, #64]
  4062b0:	str	w21, [x20]
  4062b4:	ldp	x19, x20, [sp, #32]
  4062b8:	ldp	x21, x22, [sp, #48]
  4062bc:	add	sp, sp, #0x50
  4062c0:	ret
  4062c4:	nop
  4062c8:	sub	sp, sp, #0x70
  4062cc:	adrp	x4, 41e000 <__fxstatat@plt+0x1c0b0>
  4062d0:	add	x4, x4, #0x358
  4062d4:	cmp	x3, #0x0
  4062d8:	add	x4, x4, #0x100
  4062dc:	stp	x29, x30, [sp, #16]
  4062e0:	add	x29, sp, #0x10
  4062e4:	stp	x19, x20, [sp, #32]
  4062e8:	csel	x19, x4, x3, eq  // eq = none
  4062ec:	mov	x20, x2
  4062f0:	stp	x21, x22, [sp, #48]
  4062f4:	mov	x22, x0
  4062f8:	stp	x23, x24, [sp, #64]
  4062fc:	mov	x23, x1
  406300:	stp	x25, x26, [sp, #80]
  406304:	stp	x27, x28, [sp, #96]
  406308:	bl	401f00 <__errno_location@plt>
  40630c:	ldr	w28, [x0]
  406310:	ldp	w4, w5, [x19]
  406314:	mov	x21, x0
  406318:	ldp	x7, x0, [x19, #40]
  40631c:	cmp	x20, #0x0
  406320:	cset	w24, eq  // eq = none
  406324:	add	x27, x19, #0x8
  406328:	orr	w24, w24, w5
  40632c:	mov	x6, x27
  406330:	mov	x3, x23
  406334:	mov	x2, x22
  406338:	mov	w5, w24
  40633c:	str	x0, [sp]
  406340:	mov	x1, #0x0                   	// #0
  406344:	mov	x0, #0x0                   	// #0
  406348:	bl	404f40 <__fxstatat@plt+0x2ff0>
  40634c:	add	x26, x0, #0x1
  406350:	mov	x25, x0
  406354:	mov	x0, x26
  406358:	bl	407ac0 <__fxstatat@plt+0x5b70>
  40635c:	ldp	x7, x1, [x19, #40]
  406360:	mov	w5, w24
  406364:	ldr	w4, [x19]
  406368:	mov	x6, x27
  40636c:	str	x1, [sp]
  406370:	mov	x3, x23
  406374:	mov	x2, x22
  406378:	mov	x19, x0
  40637c:	mov	x1, x26
  406380:	bl	404f40 <__fxstatat@plt+0x2ff0>
  406384:	str	w28, [x21]
  406388:	cbz	x20, 406390 <__fxstatat@plt+0x4440>
  40638c:	str	x25, [x20]
  406390:	mov	x0, x19
  406394:	ldp	x29, x30, [sp, #16]
  406398:	ldp	x19, x20, [sp, #32]
  40639c:	ldp	x21, x22, [sp, #48]
  4063a0:	ldp	x23, x24, [sp, #64]
  4063a4:	ldp	x25, x26, [sp, #80]
  4063a8:	ldp	x27, x28, [sp, #96]
  4063ac:	add	sp, sp, #0x70
  4063b0:	ret
  4063b4:	nop
  4063b8:	mov	x3, x2
  4063bc:	mov	x2, #0x0                   	// #0
  4063c0:	b	4062c8 <__fxstatat@plt+0x4378>
  4063c4:	nop
  4063c8:	stp	x29, x30, [sp, #-64]!
  4063cc:	mov	x29, sp
  4063d0:	stp	x21, x22, [sp, #32]
  4063d4:	str	x23, [sp, #48]
  4063d8:	adrp	x23, 41e000 <__fxstatat@plt+0x1c0b0>
  4063dc:	add	x22, x23, #0x2a8
  4063e0:	stp	x19, x20, [sp, #16]
  4063e4:	ldr	x21, [x23, #680]
  4063e8:	ldr	w20, [x22, #8]
  4063ec:	cmp	w20, #0x1
  4063f0:	b.le	406418 <__fxstatat@plt+0x44c8>
  4063f4:	sub	w0, w20, #0x2
  4063f8:	add	x20, x21, #0x28
  4063fc:	add	x19, x21, #0x18
  406400:	add	x20, x20, w0, uxtw #4
  406404:	nop
  406408:	ldr	x0, [x19], #16
  40640c:	bl	401dc0 <free@plt>
  406410:	cmp	x19, x20
  406414:	b.ne	406408 <__fxstatat@plt+0x44b8>  // b.any
  406418:	ldr	x0, [x21, #8]
  40641c:	adrp	x19, 41e000 <__fxstatat@plt+0x1c0b0>
  406420:	add	x19, x19, #0x358
  406424:	cmp	x0, x19
  406428:	b.eq	406438 <__fxstatat@plt+0x44e8>  // b.none
  40642c:	bl	401dc0 <free@plt>
  406430:	mov	x0, #0x100                 	// #256
  406434:	stp	x0, x19, [x22, #16]
  406438:	add	x19, x22, #0x10
  40643c:	cmp	x21, x19
  406440:	b.eq	406450 <__fxstatat@plt+0x4500>  // b.none
  406444:	mov	x0, x21
  406448:	bl	401dc0 <free@plt>
  40644c:	str	x19, [x23, #680]
  406450:	mov	w0, #0x1                   	// #1
  406454:	str	w0, [x22, #8]
  406458:	ldp	x19, x20, [sp, #16]
  40645c:	ldp	x21, x22, [sp, #32]
  406460:	ldr	x23, [sp, #48]
  406464:	ldp	x29, x30, [sp], #64
  406468:	ret
  40646c:	nop
  406470:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  406474:	add	x3, x3, #0x358
  406478:	add	x3, x3, #0x100
  40647c:	mov	x2, #0xffffffffffffffff    	// #-1
  406480:	b	405f58 <__fxstatat@plt+0x4008>
  406484:	nop
  406488:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  40648c:	add	x3, x3, #0x358
  406490:	add	x3, x3, #0x100
  406494:	b	405f58 <__fxstatat@plt+0x4008>
  406498:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  40649c:	add	x3, x3, #0x358
  4064a0:	mov	x1, x0
  4064a4:	add	x3, x3, #0x100
  4064a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4064ac:	mov	w0, #0x0                   	// #0
  4064b0:	b	405f58 <__fxstatat@plt+0x4008>
  4064b4:	nop
  4064b8:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4064bc:	add	x3, x3, #0x358
  4064c0:	mov	x2, x1
  4064c4:	add	x3, x3, #0x100
  4064c8:	mov	x1, x0
  4064cc:	mov	w0, #0x0                   	// #0
  4064d0:	b	405f58 <__fxstatat@plt+0x4008>
  4064d4:	nop
  4064d8:	stp	x29, x30, [sp, #-96]!
  4064dc:	add	x8, sp, #0x28
  4064e0:	mov	x29, sp
  4064e4:	stp	x19, x20, [sp, #16]
  4064e8:	mov	x20, x2
  4064ec:	mov	w19, w0
  4064f0:	mov	w0, w1
  4064f4:	bl	404da8 <__fxstatat@plt+0x2e58>
  4064f8:	add	x3, sp, #0x28
  4064fc:	mov	x1, x20
  406500:	mov	w0, w19
  406504:	mov	x2, #0xffffffffffffffff    	// #-1
  406508:	bl	405f58 <__fxstatat@plt+0x4008>
  40650c:	ldp	x19, x20, [sp, #16]
  406510:	ldp	x29, x30, [sp], #96
  406514:	ret
  406518:	stp	x29, x30, [sp, #-112]!
  40651c:	add	x8, sp, #0x38
  406520:	mov	x29, sp
  406524:	stp	x19, x20, [sp, #16]
  406528:	mov	x20, x2
  40652c:	mov	w19, w0
  406530:	mov	w0, w1
  406534:	str	x21, [sp, #32]
  406538:	mov	x21, x3
  40653c:	bl	404da8 <__fxstatat@plt+0x2e58>
  406540:	add	x3, sp, #0x38
  406544:	mov	x2, x21
  406548:	mov	x1, x20
  40654c:	mov	w0, w19
  406550:	bl	405f58 <__fxstatat@plt+0x4008>
  406554:	ldp	x19, x20, [sp, #16]
  406558:	ldr	x21, [sp, #32]
  40655c:	ldp	x29, x30, [sp], #112
  406560:	ret
  406564:	nop
  406568:	mov	x2, x1
  40656c:	mov	w1, w0
  406570:	mov	w0, #0x0                   	// #0
  406574:	b	4064d8 <__fxstatat@plt+0x4588>
  406578:	mov	x4, x1
  40657c:	mov	x3, x2
  406580:	mov	w1, w0
  406584:	mov	x2, x4
  406588:	mov	w0, #0x0                   	// #0
  40658c:	b	406518 <__fxstatat@plt+0x45c8>
  406590:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  406594:	add	x3, x3, #0x358
  406598:	stp	x29, x30, [sp, #-80]!
  40659c:	add	x5, x3, #0x100
  4065a0:	ubfx	x7, x2, #5, #3
  4065a4:	mov	x29, sp
  4065a8:	ldp	x8, x9, [x3, #256]
  4065ac:	stp	x8, x9, [sp, #24]
  4065b0:	add	x6, sp, #0x20
  4065b4:	and	w8, w2, #0x1f
  4065b8:	add	x4, sp, #0x18
  4065bc:	ldp	x2, x3, [x3, #272]
  4065c0:	stp	x2, x3, [sp, #40]
  4065c4:	ldp	x2, x3, [x5, #32]
  4065c8:	stp	x2, x3, [sp, #56]
  4065cc:	mov	x2, x1
  4065d0:	mov	x3, x4
  4065d4:	ldr	x1, [x5, #48]
  4065d8:	str	x1, [sp, #72]
  4065dc:	mov	x1, x0
  4065e0:	mov	w0, #0x0                   	// #0
  4065e4:	ldr	w5, [x6, x7, lsl #2]
  4065e8:	lsr	w4, w5, w8
  4065ec:	mvn	w4, w4
  4065f0:	and	w4, w4, #0x1
  4065f4:	lsl	w4, w4, w8
  4065f8:	eor	w4, w4, w5
  4065fc:	str	w4, [x6, x7, lsl #2]
  406600:	bl	405f58 <__fxstatat@plt+0x4008>
  406604:	ldp	x29, x30, [sp], #80
  406608:	ret
  40660c:	nop
  406610:	mov	w2, w1
  406614:	mov	x1, #0xffffffffffffffff    	// #-1
  406618:	b	406590 <__fxstatat@plt+0x4640>
  40661c:	nop
  406620:	mov	w2, #0x3a                  	// #58
  406624:	mov	x1, #0xffffffffffffffff    	// #-1
  406628:	b	406590 <__fxstatat@plt+0x4640>
  40662c:	nop
  406630:	mov	w2, #0x3a                  	// #58
  406634:	b	406590 <__fxstatat@plt+0x4640>
  406638:	stp	x29, x30, [sp, #-160]!
  40663c:	mov	x29, sp
  406640:	add	x8, sp, #0x20
  406644:	stp	x19, x20, [sp, #16]
  406648:	mov	x20, x2
  40664c:	mov	w19, w0
  406650:	mov	w0, w1
  406654:	bl	404da8 <__fxstatat@plt+0x2e58>
  406658:	ldp	x0, x1, [sp, #32]
  40665c:	stp	x0, x1, [sp, #104]
  406660:	add	x3, sp, #0x68
  406664:	ldr	w2, [sp, #116]
  406668:	mov	x1, x20
  40666c:	ldp	x6, x7, [sp, #48]
  406670:	mvn	w4, w2
  406674:	ldp	x8, x9, [sp, #64]
  406678:	and	w4, w4, #0x4000000
  40667c:	ldr	x5, [sp, #80]
  406680:	eor	w4, w4, w2
  406684:	mov	w0, w19
  406688:	mov	x2, #0xffffffffffffffff    	// #-1
  40668c:	str	w4, [sp, #116]
  406690:	stp	x6, x7, [sp, #120]
  406694:	stp	x8, x9, [sp, #136]
  406698:	str	x5, [sp, #152]
  40669c:	bl	405f58 <__fxstatat@plt+0x4008>
  4066a0:	ldp	x19, x20, [sp, #16]
  4066a4:	ldp	x29, x30, [sp], #160
  4066a8:	ret
  4066ac:	nop
  4066b0:	adrp	x5, 41e000 <__fxstatat@plt+0x1c0b0>
  4066b4:	add	x5, x5, #0x358
  4066b8:	stp	x29, x30, [sp, #-80]!
  4066bc:	mov	x6, x1
  4066c0:	mov	w1, #0xa                   	// #10
  4066c4:	mov	x29, sp
  4066c8:	ldp	x8, x9, [x5, #256]
  4066cc:	stp	x8, x9, [sp, #24]
  4066d0:	cmp	x6, #0x0
  4066d4:	str	w1, [sp, #24]
  4066d8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4066dc:	ldp	x10, x11, [x5, #272]
  4066e0:	stp	x10, x11, [sp, #40]
  4066e4:	ldp	x8, x9, [x5, #288]
  4066e8:	stp	x8, x9, [sp, #56]
  4066ec:	ldr	x1, [x5, #304]
  4066f0:	str	x1, [sp, #72]
  4066f4:	b.eq	406718 <__fxstatat@plt+0x47c8>  // b.none
  4066f8:	mov	x5, x2
  4066fc:	mov	x1, x3
  406700:	mov	x2, x4
  406704:	add	x3, sp, #0x18
  406708:	stp	x6, x5, [sp, #64]
  40670c:	bl	405f58 <__fxstatat@plt+0x4008>
  406710:	ldp	x29, x30, [sp], #80
  406714:	ret
  406718:	bl	401d10 <abort@plt>
  40671c:	nop
  406720:	mov	x4, #0xffffffffffffffff    	// #-1
  406724:	b	4066b0 <__fxstatat@plt+0x4760>
  406728:	mov	x4, x1
  40672c:	mov	x3, x2
  406730:	mov	x1, x0
  406734:	mov	x2, x4
  406738:	mov	w0, #0x0                   	// #0
  40673c:	mov	x4, #0xffffffffffffffff    	// #-1
  406740:	b	4066b0 <__fxstatat@plt+0x4760>
  406744:	nop
  406748:	mov	x4, x1
  40674c:	mov	x5, x2
  406750:	mov	x1, x0
  406754:	mov	x2, x4
  406758:	mov	w0, #0x0                   	// #0
  40675c:	mov	x4, x3
  406760:	mov	x3, x5
  406764:	b	4066b0 <__fxstatat@plt+0x4760>
  406768:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  40676c:	add	x3, x3, #0x2a8
  406770:	add	x3, x3, #0x20
  406774:	b	405f58 <__fxstatat@plt+0x4008>
  406778:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  40677c:	add	x3, x3, #0x2a8
  406780:	mov	x2, x1
  406784:	add	x3, x3, #0x20
  406788:	mov	x1, x0
  40678c:	mov	w0, #0x0                   	// #0
  406790:	b	405f58 <__fxstatat@plt+0x4008>
  406794:	nop
  406798:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  40679c:	add	x3, x3, #0x2a8
  4067a0:	add	x3, x3, #0x20
  4067a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4067a8:	b	405f58 <__fxstatat@plt+0x4008>
  4067ac:	nop
  4067b0:	adrp	x3, 41e000 <__fxstatat@plt+0x1c0b0>
  4067b4:	add	x3, x3, #0x2a8
  4067b8:	mov	x1, x0
  4067bc:	add	x3, x3, #0x20
  4067c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4067c4:	mov	w0, #0x0                   	// #0
  4067c8:	b	405f58 <__fxstatat@plt+0x4008>
  4067cc:	nop
  4067d0:	stp	x29, x30, [sp, #-32]!
  4067d4:	mov	x29, sp
  4067d8:	str	x19, [sp, #16]
  4067dc:	mov	x19, x0
  4067e0:	mov	x0, #0x18                  	// #24
  4067e4:	bl	407ac0 <__fxstatat@plt+0x5b70>
  4067e8:	stp	x19, xzr, [x0]
  4067ec:	str	xzr, [x0, #16]
  4067f0:	ldr	x19, [sp, #16]
  4067f4:	ldp	x29, x30, [sp], #32
  4067f8:	ret
  4067fc:	nop
  406800:	stp	x29, x30, [sp, #-32]!
  406804:	mov	x29, sp
  406808:	bl	406a50 <__fxstatat@plt+0x4b00>
  40680c:	cbz	x0, 406834 <__fxstatat@plt+0x48e4>
  406810:	str	x19, [sp, #16]
  406814:	mov	x19, x0
  406818:	mov	x0, #0x18                  	// #24
  40681c:	bl	407ac0 <__fxstatat@plt+0x5b70>
  406820:	stp	x19, xzr, [x0]
  406824:	str	xzr, [x0, #16]
  406828:	ldr	x19, [sp, #16]
  40682c:	ldp	x29, x30, [sp], #32
  406830:	ret
  406834:	mov	x0, #0x0                   	// #0
  406838:	ldp	x29, x30, [sp], #32
  40683c:	ret
  406840:	ldr	x0, [x0]
  406844:	ret
  406848:	stp	x29, x30, [sp, #-80]!
  40684c:	mov	x29, sp
  406850:	stp	x19, x20, [sp, #16]
  406854:	stp	x21, x22, [sp, #32]
  406858:	mov	x21, x1
  40685c:	add	x22, x1, #0x1
  406860:	stp	x23, x24, [sp, #48]
  406864:	mov	x23, x0
  406868:	ldp	x24, x20, [x0]
  40686c:	ldr	x19, [x0, #16]
  406870:	b	4068a4 <__fxstatat@plt+0x4954>
  406874:	cmp	x19, x21
  406878:	b.eq	406900 <__fxstatat@plt+0x49b0>  // b.none
  40687c:	udiv	x3, x20, x22
  406880:	sub	x1, x19, x21
  406884:	udiv	x2, x1, x22
  406888:	msub	x4, x3, x22, x20
  40688c:	msub	x1, x2, x22, x1
  406890:	sub	x19, x19, x1
  406894:	cmp	x20, x19
  406898:	b.ls	40691c <__fxstatat@plt+0x49cc>  // b.plast
  40689c:	sub	x19, x1, #0x1
  4068a0:	mov	x20, x4
  4068a4:	cmp	x19, x21
  4068a8:	b.cs	406874 <__fxstatat@plt+0x4924>  // b.hs, b.nlast
  4068ac:	mov	x3, x19
  4068b0:	mov	x2, #0x0                   	// #0
  4068b4:	nop
  4068b8:	lsl	x3, x3, #8
  4068bc:	add	x2, x2, #0x1
  4068c0:	add	x3, x3, #0xff
  4068c4:	cmp	x21, x3
  4068c8:	b.hi	4068b8 <__fxstatat@plt+0x4968>  // b.pmore
  4068cc:	add	x1, sp, #0x48
  4068d0:	mov	x0, x24
  4068d4:	bl	406d08 <__fxstatat@plt+0x4db8>
  4068d8:	add	x1, sp, #0x48
  4068dc:	nop
  4068e0:	ldrb	w2, [x1], #1
  4068e4:	lsl	x19, x19, #8
  4068e8:	add	x19, x19, #0xff
  4068ec:	cmp	x21, x19
  4068f0:	add	x20, x2, x20, lsl #8
  4068f4:	b.hi	4068e0 <__fxstatat@plt+0x4990>  // b.pmore
  4068f8:	cmp	x19, x21
  4068fc:	b.ne	40687c <__fxstatat@plt+0x492c>  // b.any
  406900:	stp	xzr, xzr, [x23, #8]
  406904:	mov	x0, x20
  406908:	ldp	x19, x20, [sp, #16]
  40690c:	ldp	x21, x22, [sp, #32]
  406910:	ldp	x23, x24, [sp, #48]
  406914:	ldp	x29, x30, [sp], #80
  406918:	ret
  40691c:	stp	x3, x2, [x23, #8]
  406920:	mov	x20, x4
  406924:	mov	x0, x20
  406928:	ldp	x19, x20, [sp, #16]
  40692c:	ldp	x21, x22, [sp, #32]
  406930:	ldp	x23, x24, [sp, #48]
  406934:	ldp	x29, x30, [sp], #80
  406938:	ret
  40693c:	nop
  406940:	stp	x29, x30, [sp, #-32]!
  406944:	mov	x2, #0xffffffffffffffff    	// #-1
  406948:	mov	x1, #0x18                  	// #24
  40694c:	mov	x29, sp
  406950:	str	x19, [sp, #16]
  406954:	mov	x19, x0
  406958:	bl	401e70 <__explicit_bzero_chk@plt>
  40695c:	mov	x0, x19
  406960:	ldr	x19, [sp, #16]
  406964:	ldp	x29, x30, [sp], #32
  406968:	b	401dc0 <free@plt>
  40696c:	nop
  406970:	stp	x29, x30, [sp, #-48]!
  406974:	mov	x29, sp
  406978:	stp	x19, x20, [sp, #16]
  40697c:	mov	x19, x0
  406980:	ldr	x0, [x0]
  406984:	stp	x21, x22, [sp, #32]
  406988:	bl	406e78 <__fxstatat@plt+0x4f28>
  40698c:	mov	w21, w0
  406990:	bl	401f00 <__errno_location@plt>
  406994:	mov	x20, x0
  406998:	mov	x2, #0xffffffffffffffff    	// #-1
  40699c:	mov	x1, #0x18                  	// #24
  4069a0:	mov	x0, x19
  4069a4:	ldr	w22, [x20]
  4069a8:	bl	401e70 <__explicit_bzero_chk@plt>
  4069ac:	mov	x0, x19
  4069b0:	bl	401dc0 <free@plt>
  4069b4:	str	w22, [x20]
  4069b8:	mov	w0, w21
  4069bc:	ldp	x19, x20, [sp, #16]
  4069c0:	ldp	x21, x22, [sp, #32]
  4069c4:	ldp	x29, x30, [sp], #48
  4069c8:	ret
  4069cc:	nop
  4069d0:	stp	x29, x30, [sp, #-48]!
  4069d4:	mov	x29, sp
  4069d8:	stp	x19, x20, [sp, #16]
  4069dc:	stp	x21, x22, [sp, #32]
  4069e0:	cbz	x0, 406a30 <__fxstatat@plt+0x4ae0>
  4069e4:	mov	x19, x0
  4069e8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  4069ec:	ldr	w22, [x0, #672]
  4069f0:	bl	401f00 <__errno_location@plt>
  4069f4:	ldr	w21, [x0]
  4069f8:	cbnz	w21, 406a34 <__fxstatat@plt+0x4ae4>
  4069fc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  406a00:	mov	w2, #0x5                   	// #5
  406a04:	add	x1, x1, #0xb28
  406a08:	mov	x0, #0x0                   	// #0
  406a0c:	bl	401ea0 <dcgettext@plt>
  406a10:	mov	x20, x0
  406a14:	mov	x0, x19
  406a18:	bl	4067b0 <__fxstatat@plt+0x4860>
  406a1c:	mov	x2, x20
  406a20:	mov	x3, x0
  406a24:	mov	w1, w21
  406a28:	mov	w0, w22
  406a2c:	bl	401ad0 <error@plt>
  406a30:	bl	401d10 <abort@plt>
  406a34:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  406a38:	mov	w2, #0x5                   	// #5
  406a3c:	add	x1, x1, #0xb38
  406a40:	mov	x0, #0x0                   	// #0
  406a44:	bl	401ea0 <dcgettext@plt>
  406a48:	mov	x20, x0
  406a4c:	b	406a14 <__fxstatat@plt+0x4ac4>
  406a50:	stp	x29, x30, [sp, #-96]!
  406a54:	mov	x29, sp
  406a58:	stp	x19, x20, [sp, #16]
  406a5c:	cbz	x1, 406b58 <__fxstatat@plt+0x4c08>
  406a60:	stp	x21, x22, [sp, #32]
  406a64:	mov	x20, x1
  406a68:	mov	x21, x0
  406a6c:	cbz	x0, 406ad0 <__fxstatat@plt+0x4b80>
  406a70:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  406a74:	add	x1, x1, #0xb58
  406a78:	bl	408908 <__fxstatat@plt+0x69b8>
  406a7c:	mov	x22, x0
  406a80:	cbz	x0, 406c5c <__fxstatat@plt+0x4d0c>
  406a84:	mov	x0, #0x1038                	// #4152
  406a88:	bl	407ac0 <__fxstatat@plt+0x5b70>
  406a8c:	mov	x19, x0
  406a90:	cmp	x20, #0x1, lsl #12
  406a94:	adrp	x2, 406000 <__fxstatat@plt+0x40b0>
  406a98:	add	x2, x2, #0x9d0
  406a9c:	mov	x0, x22
  406aa0:	add	x1, x19, #0x18
  406aa4:	stp	x22, x2, [x19]
  406aa8:	mov	x3, #0x1000                	// #4096
  406aac:	mov	w2, #0x0                   	// #0
  406ab0:	str	x21, [x19, #16]
  406ab4:	csel	x3, x20, x3, ls  // ls = plast
  406ab8:	bl	401b10 <setvbuf@plt>
  406abc:	ldp	x21, x22, [sp, #32]
  406ac0:	mov	x0, x19
  406ac4:	ldp	x19, x20, [sp, #16]
  406ac8:	ldp	x29, x30, [sp], #96
  406acc:	ret
  406ad0:	mov	x0, #0x1038                	// #4152
  406ad4:	stp	x23, x24, [sp, #48]
  406ad8:	bl	407ac0 <__fxstatat@plt+0x5b70>
  406adc:	mov	x19, x0
  406ae0:	adrp	x2, 406000 <__fxstatat@plt+0x40b0>
  406ae4:	add	x2, x2, #0x9d0
  406ae8:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  406aec:	mov	w1, #0x0                   	// #0
  406af0:	add	x0, x0, #0xb48
  406af4:	stp	xzr, x2, [x19]
  406af8:	add	x22, x19, #0x20
  406afc:	stp	xzr, xzr, [x19, #16]
  406b00:	bl	401bf0 <open@plt>
  406b04:	mov	w21, w0
  406b08:	tbnz	w0, #31, 406b84 <__fxstatat@plt+0x4c34>
  406b0c:	cmp	x20, #0x800
  406b10:	mov	x1, x22
  406b14:	mov	x23, #0x800                 	// #2048
  406b18:	csel	x2, x20, x23, ls  // ls = plast
  406b1c:	mov	x3, #0x1018                	// #4120
  406b20:	bl	401e40 <__read_chk@plt>
  406b24:	mov	x20, x0
  406b28:	mov	w0, w21
  406b2c:	bl	401cd0 <close@plt>
  406b30:	cmp	x20, #0x7ff
  406b34:	b.le	406c68 <__fxstatat@plt+0x4d18>
  406b38:	mov	x0, x22
  406b3c:	bl	4070f0 <__fxstatat@plt+0x51a0>
  406b40:	mov	x0, x19
  406b44:	ldp	x19, x20, [sp, #16]
  406b48:	ldp	x21, x22, [sp, #32]
  406b4c:	ldp	x23, x24, [sp, #48]
  406b50:	ldp	x29, x30, [sp], #96
  406b54:	ret
  406b58:	mov	x0, #0x1038                	// #4152
  406b5c:	bl	407ac0 <__fxstatat@plt+0x5b70>
  406b60:	adrp	x1, 406000 <__fxstatat@plt+0x40b0>
  406b64:	add	x1, x1, #0x9d0
  406b68:	stp	xzr, x1, [x0]
  406b6c:	mov	x19, x0
  406b70:	str	xzr, [x0, #16]
  406b74:	mov	x0, x19
  406b78:	ldp	x19, x20, [sp, #16]
  406b7c:	ldp	x29, x30, [sp], #96
  406b80:	ret
  406b84:	add	x21, sp, #0x50
  406b88:	mov	x1, #0x0                   	// #0
  406b8c:	mov	x0, x21
  406b90:	stp	x25, x26, [sp, #64]
  406b94:	bl	401c80 <gettimeofday@plt>
  406b98:	ldp	x0, x1, [sp, #80]
  406b9c:	stp	x0, x1, [x19, #32]
  406ba0:	mov	x25, #0x14                  	// #20
  406ba4:	bl	401b90 <getpid@plt>
  406ba8:	mov	w3, w0
  406bac:	mov	x1, x21
  406bb0:	add	x0, x19, #0x30
  406bb4:	mov	x2, #0x4                   	// #4
  406bb8:	str	w3, [sp, #80]
  406bbc:	bl	401a70 <memcpy@plt>
  406bc0:	mov	x20, #0x800                 	// #2048
  406bc4:	sub	x23, x20, x25
  406bc8:	cmp	x23, #0x4
  406bcc:	mov	x26, #0x4                   	// #4
  406bd0:	csel	x23, x23, x26, ls  // ls = plast
  406bd4:	add	x24, x23, x25
  406bd8:	bl	401c10 <getppid@plt>
  406bdc:	mov	w3, w0
  406be0:	mov	x2, x23
  406be4:	add	x0, x22, x25
  406be8:	mov	x1, x21
  406bec:	str	w3, [sp, #80]
  406bf0:	bl	401a70 <memcpy@plt>
  406bf4:	cmp	x24, #0x7ff
  406bf8:	b.hi	406cec <__fxstatat@plt+0x4d9c>  // b.pmore
  406bfc:	sub	x23, x20, x24
  406c00:	cmp	x23, x26
  406c04:	csel	x23, x23, x26, ls  // ls = plast
  406c08:	add	x25, x24, x23
  406c0c:	bl	401af0 <getuid@plt>
  406c10:	mov	w3, w0
  406c14:	mov	x2, x23
  406c18:	add	x0, x22, x24
  406c1c:	mov	x1, x21
  406c20:	str	w3, [sp, #80]
  406c24:	bl	401a70 <memcpy@plt>
  406c28:	cmp	x25, #0x7ff
  406c2c:	b.hi	406cec <__fxstatat@plt+0x4d9c>  // b.pmore
  406c30:	bl	401e00 <getgid@plt>
  406c34:	mov	w3, w0
  406c38:	sub	x2, x20, x25
  406c3c:	add	x0, x22, x25
  406c40:	cmp	x2, x26
  406c44:	mov	x1, x21
  406c48:	csel	x2, x2, x26, ls  // ls = plast
  406c4c:	str	w3, [sp, #80]
  406c50:	bl	401a70 <memcpy@plt>
  406c54:	ldp	x25, x26, [sp, #64]
  406c58:	b	406b38 <__fxstatat@plt+0x4be8>
  406c5c:	mov	x19, #0x0                   	// #0
  406c60:	ldp	x21, x22, [sp, #32]
  406c64:	b	406ac0 <__fxstatat@plt+0x4b70>
  406c68:	cmp	x20, #0x0
  406c6c:	mov	x1, #0x10                  	// #16
  406c70:	csel	x20, x20, xzr, ge  // ge = tcont
  406c74:	add	x21, sp, #0x50
  406c78:	sub	x24, x23, x20
  406c7c:	mov	x0, x21
  406c80:	cmp	x24, x1
  406c84:	stp	x25, x26, [sp, #64]
  406c88:	csel	x24, x24, x1, ls  // ls = plast
  406c8c:	add	x25, x22, x20
  406c90:	mov	x1, #0x0                   	// #0
  406c94:	bl	401c80 <gettimeofday@plt>
  406c98:	add	x20, x24, x20
  406c9c:	mov	x2, x24
  406ca0:	mov	x1, x21
  406ca4:	mov	x0, x25
  406ca8:	bl	401a70 <memcpy@plt>
  406cac:	cmp	x20, #0x7ff
  406cb0:	b.hi	406cec <__fxstatat@plt+0x4d9c>  // b.pmore
  406cb4:	sub	x23, x23, x20
  406cb8:	mov	x0, #0x4                   	// #4
  406cbc:	cmp	x23, x0
  406cc0:	csel	x23, x23, x0, ls  // ls = plast
  406cc4:	add	x25, x20, x23
  406cc8:	bl	401b90 <getpid@plt>
  406ccc:	mov	w3, w0
  406cd0:	mov	x2, x23
  406cd4:	add	x0, x22, x20
  406cd8:	mov	x1, x21
  406cdc:	str	w3, [sp, #80]
  406ce0:	bl	401a70 <memcpy@plt>
  406ce4:	cmp	x25, #0x7ff
  406ce8:	b.ls	406bc0 <__fxstatat@plt+0x4c70>  // b.plast
  406cec:	ldp	x25, x26, [sp, #64]
  406cf0:	b	406b38 <__fxstatat@plt+0x4be8>
  406cf4:	nop
  406cf8:	str	x1, [x0, #8]
  406cfc:	ret
  406d00:	str	x1, [x0, #16]
  406d04:	ret
  406d08:	stp	x29, x30, [sp, #-80]!
  406d0c:	mov	x29, sp
  406d10:	stp	x23, x24, [sp, #48]
  406d14:	ldr	x23, [x0]
  406d18:	stp	x19, x20, [sp, #16]
  406d1c:	mov	x20, x1
  406d20:	stp	x21, x22, [sp, #32]
  406d24:	mov	x19, x2
  406d28:	mov	x21, x0
  406d2c:	cbz	x23, 406d94 <__fxstatat@plt+0x4e44>
  406d30:	bl	401f00 <__errno_location@plt>
  406d34:	mov	x22, x0
  406d38:	b	406d5c <__fxstatat@plt+0x4e0c>
  406d3c:	ldp	x0, x2, [x21]
  406d40:	ldr	w3, [x0]
  406d44:	ldr	x0, [x21, #16]
  406d48:	tst	x3, #0x20
  406d4c:	csel	w1, w1, wzr, ne  // ne = any
  406d50:	str	w1, [x22]
  406d54:	blr	x2
  406d58:	ldr	x23, [x21]
  406d5c:	mov	x2, x19
  406d60:	mov	x0, x20
  406d64:	mov	x1, #0x1                   	// #1
  406d68:	mov	x3, x23
  406d6c:	bl	401d40 <fread_unlocked@plt>
  406d70:	ldr	w1, [x22]
  406d74:	add	x20, x20, x0
  406d78:	subs	x19, x19, x0
  406d7c:	b.ne	406d3c <__fxstatat@plt+0x4dec>  // b.any
  406d80:	ldp	x19, x20, [sp, #16]
  406d84:	ldp	x21, x22, [sp, #32]
  406d88:	ldp	x23, x24, [sp, #48]
  406d8c:	ldp	x29, x30, [sp], #80
  406d90:	ret
  406d94:	ldr	x22, [x0, #24]
  406d98:	str	x25, [sp, #64]
  406d9c:	add	x23, x0, #0x838
  406da0:	add	x24, x0, #0x20
  406da4:	cmp	x2, x22
  406da8:	mov	x25, #0x800                 	// #2048
  406dac:	b.ls	406e6c <__fxstatat@plt+0x4f1c>  // b.plast
  406db0:	mov	x0, x20
  406db4:	sub	x1, x25, x22
  406db8:	add	x20, x20, x22
  406dbc:	add	x1, x23, x1
  406dc0:	mov	x2, x22
  406dc4:	bl	401a70 <memcpy@plt>
  406dc8:	mov	x1, x23
  406dcc:	mov	x0, x24
  406dd0:	sub	x19, x19, x22
  406dd4:	tst	x20, #0x7
  406dd8:	b.eq	406e14 <__fxstatat@plt+0x4ec4>  // b.none
  406ddc:	bl	406ec8 <__fxstatat@plt+0x4f78>
  406de0:	mov	x22, #0x800                 	// #2048
  406de4:	cmp	x19, x22
  406de8:	b.hi	406db0 <__fxstatat@plt+0x4e60>  // b.pmore
  406dec:	nop
  406df0:	mov	x22, #0x800                 	// #2048
  406df4:	mov	x2, x19
  406df8:	mov	x1, x23
  406dfc:	mov	x0, x20
  406e00:	sub	x19, x22, x19
  406e04:	bl	401a70 <memcpy@plt>
  406e08:	ldr	x25, [sp, #64]
  406e0c:	str	x19, [x21, #24]
  406e10:	b	406d80 <__fxstatat@plt+0x4e30>
  406e14:	mov	x22, x19
  406e18:	and	x19, x19, #0x7ff
  406e1c:	add	x25, x20, x22
  406e20:	b	406e34 <__fxstatat@plt+0x4ee4>
  406e24:	mov	x1, x20
  406e28:	bl	406ec8 <__fxstatat@plt+0x4f78>
  406e2c:	subs	x22, x22, #0x800
  406e30:	b.eq	406e50 <__fxstatat@plt+0x4f00>  // b.none
  406e34:	mov	x0, x24
  406e38:	cmp	x22, x19
  406e3c:	sub	x20, x25, x22
  406e40:	b.ne	406e24 <__fxstatat@plt+0x4ed4>  // b.any
  406e44:	mov	x1, x23
  406e48:	bl	406ec8 <__fxstatat@plt+0x4f78>
  406e4c:	b	406df0 <__fxstatat@plt+0x4ea0>
  406e50:	ldr	x25, [sp, #64]
  406e54:	str	xzr, [x21, #24]
  406e58:	ldp	x19, x20, [sp, #16]
  406e5c:	ldp	x21, x22, [sp, #32]
  406e60:	ldp	x23, x24, [sp, #48]
  406e64:	ldp	x29, x30, [sp], #80
  406e68:	ret
  406e6c:	sub	x23, x23, x22
  406e70:	add	x23, x23, x25
  406e74:	b	406df4 <__fxstatat@plt+0x4ea4>
  406e78:	stp	x29, x30, [sp, #-32]!
  406e7c:	mov	x2, #0xffffffffffffffff    	// #-1
  406e80:	mov	x1, #0x1038                	// #4152
  406e84:	mov	x29, sp
  406e88:	stp	x19, x20, [sp, #16]
  406e8c:	mov	x19, x0
  406e90:	ldr	x20, [x0]
  406e94:	bl	401e70 <__explicit_bzero_chk@plt>
  406e98:	mov	x0, x19
  406e9c:	bl	401dc0 <free@plt>
  406ea0:	cbz	x20, 406eb4 <__fxstatat@plt+0x4f64>
  406ea4:	mov	x0, x20
  406ea8:	ldp	x19, x20, [sp, #16]
  406eac:	ldp	x29, x30, [sp], #32
  406eb0:	b	408450 <__fxstatat@plt+0x6500>
  406eb4:	mov	w0, #0x0                   	// #0
  406eb8:	ldp	x19, x20, [sp, #16]
  406ebc:	ldp	x29, x30, [sp], #32
  406ec0:	ret
  406ec4:	nop
  406ec8:	ldr	x8, [x0, #2064]
  406ecc:	add	x6, x0, #0x400
  406ed0:	ldr	x4, [x0, #2056]
  406ed4:	add	x8, x8, #0x1
  406ed8:	ldr	x2, [x0, #2048]
  406edc:	mov	x5, x1
  406ee0:	mov	x3, x0
  406ee4:	add	x7, x4, x8
  406ee8:	str	x8, [x0, #2064]
  406eec:	nop
  406ef0:	ldr	x8, [x3]
  406ef4:	eor	x9, x2, x2, lsl #21
  406ef8:	ldr	x2, [x3, #1024]
  406efc:	and	x4, x8, #0x7f8
  406f00:	add	x3, x3, #0x20
  406f04:	add	x5, x5, #0x20
  406f08:	sub	x2, x2, #0x1
  406f0c:	ldr	x4, [x0, x4]
  406f10:	sub	x2, x2, x9
  406f14:	add	x4, x2, x4
  406f18:	eor	x2, x2, x2, lsr #5
  406f1c:	add	x4, x4, x7
  406f20:	stur	x4, [x3, #-32]
  406f24:	lsr	x4, x4, #8
  406f28:	and	x4, x4, #0x7f8
  406f2c:	ldr	x4, [x0, x4]
  406f30:	add	x8, x8, x4
  406f34:	stur	x8, [x5, #-32]
  406f38:	ldur	x7, [x3, #-24]
  406f3c:	ldr	x9, [x3, #1000]
  406f40:	and	x4, x7, #0x7f8
  406f44:	add	x2, x2, x9
  406f48:	ldr	x9, [x0, x4]
  406f4c:	eor	x4, x2, x2, lsl #12
  406f50:	add	x2, x2, x9
  406f54:	add	x2, x2, x8
  406f58:	stur	x2, [x3, #-24]
  406f5c:	lsr	x2, x2, #8
  406f60:	and	x2, x2, #0x7f8
  406f64:	ldr	x2, [x0, x2]
  406f68:	add	x7, x7, x2
  406f6c:	stur	x7, [x5, #-24]
  406f70:	ldur	x8, [x3, #-16]
  406f74:	ldr	x9, [x3, #1008]
  406f78:	and	x2, x8, #0x7f8
  406f7c:	add	x4, x4, x9
  406f80:	ldr	x2, [x0, x2]
  406f84:	eor	x9, x4, x4, lsr #33
  406f88:	add	x4, x4, x2
  406f8c:	add	x4, x4, x7
  406f90:	stur	x4, [x3, #-16]
  406f94:	lsr	x4, x4, #8
  406f98:	and	x4, x4, #0x7f8
  406f9c:	ldr	x4, [x0, x4]
  406fa0:	add	x8, x8, x4
  406fa4:	stur	x8, [x5, #-16]
  406fa8:	ldur	x7, [x3, #-8]
  406fac:	ldr	x2, [x3, #1016]
  406fb0:	and	x4, x7, #0x7f8
  406fb4:	add	x2, x9, x2
  406fb8:	ldr	x4, [x0, x4]
  406fbc:	add	x4, x2, x4
  406fc0:	add	x4, x4, x8
  406fc4:	stur	x4, [x3, #-8]
  406fc8:	cmp	x3, x6
  406fcc:	lsr	x4, x4, #8
  406fd0:	and	x4, x4, #0x7f8
  406fd4:	ldr	x4, [x0, x4]
  406fd8:	add	x7, x7, x4
  406fdc:	stur	x7, [x5, #-8]
  406fe0:	b.ne	406ef0 <__fxstatat@plt+0x4fa0>  // b.any
  406fe4:	add	x6, x1, #0x400
  406fe8:	mov	x5, x0
  406fec:	add	x1, x1, #0x800
  406ff0:	ldr	x8, [x5, #1024]
  406ff4:	eor	x2, x2, x2, lsl #21
  406ff8:	ldr	x3, [x5]
  406ffc:	and	x4, x8, #0x7f8
  407000:	add	x6, x6, #0x20
  407004:	add	x5, x5, #0x20
  407008:	sub	x3, x3, #0x1
  40700c:	ldr	x4, [x0, x4]
  407010:	sub	x2, x3, x2
  407014:	add	x4, x2, x4
  407018:	eor	x2, x2, x2, lsr #5
  40701c:	add	x4, x4, x7
  407020:	str	x4, [x5, #992]
  407024:	lsr	x4, x4, #8
  407028:	and	x4, x4, #0x7f8
  40702c:	ldr	x7, [x0, x4]
  407030:	add	x7, x8, x7
  407034:	stur	x7, [x6, #-32]
  407038:	ldr	x4, [x5, #1000]
  40703c:	ldur	x8, [x5, #-24]
  407040:	and	x3, x4, #0x7f8
  407044:	add	x2, x2, x8
  407048:	ldr	x8, [x0, x3]
  40704c:	eor	x3, x2, x2, lsl #12
  407050:	add	x2, x2, x8
  407054:	add	x2, x2, x7
  407058:	str	x2, [x5, #1000]
  40705c:	lsr	x2, x2, #8
  407060:	and	x2, x2, #0x7f8
  407064:	ldr	x2, [x0, x2]
  407068:	add	x4, x4, x2
  40706c:	stur	x4, [x6, #-24]
  407070:	ldr	x7, [x5, #1008]
  407074:	ldur	x8, [x5, #-16]
  407078:	and	x2, x7, #0x7f8
  40707c:	add	x3, x3, x8
  407080:	ldr	x2, [x0, x2]
  407084:	eor	x8, x3, x3, lsr #33
  407088:	add	x3, x3, x2
  40708c:	add	x3, x3, x4
  407090:	str	x3, [x5, #1008]
  407094:	lsr	x3, x3, #8
  407098:	and	x3, x3, #0x7f8
  40709c:	ldr	x3, [x0, x3]
  4070a0:	add	x7, x7, x3
  4070a4:	stur	x7, [x6, #-16]
  4070a8:	ldr	x4, [x5, #1016]
  4070ac:	ldur	x2, [x5, #-8]
  4070b0:	and	x3, x4, #0x7f8
  4070b4:	add	x2, x8, x2
  4070b8:	ldr	x3, [x0, x3]
  4070bc:	add	x3, x2, x3
  4070c0:	add	x3, x3, x7
  4070c4:	str	x3, [x5, #1016]
  4070c8:	lsr	x3, x3, #8
  4070cc:	and	x3, x3, #0x7f8
  4070d0:	ldr	x7, [x0, x3]
  4070d4:	add	x7, x4, x7
  4070d8:	stur	x7, [x6, #-8]
  4070dc:	cmp	x6, x1
  4070e0:	b.ne	406ff0 <__fxstatat@plt+0x50a0>  // b.any
  4070e4:	str	x2, [x0, #2048]
  4070e8:	str	x7, [x0, #2056]
  4070ec:	ret
  4070f0:	mov	x3, #0xc0ab                	// #49323
  4070f4:	mov	x14, #0x89ed                	// #35309
  4070f8:	mov	x1, #0x9315                	// #37653
  4070fc:	mov	x2, #0xe0ce                	// #57550
  407100:	mov	x7, #0x5524                	// #21796
  407104:	mov	x6, #0x12a0                	// #4768
  407108:	mov	x10, #0xc862                	// #51298
  40710c:	mov	x9, #0x4b7c                	// #19324
  407110:	movk	x3, #0x6c44, lsl #16
  407114:	movk	x14, #0xcbfc, lsl #16
  407118:	movk	x1, #0xa5a0, lsl #16
  40711c:	movk	x2, #0x8355, lsl #16
  407120:	movk	x7, #0x4a59, lsl #16
  407124:	movk	x6, #0x3d47, lsl #16
  407128:	movk	x10, #0xc73a, lsl #16
  40712c:	movk	x9, #0xa288, lsl #16
  407130:	movk	x3, #0x704f, lsl #32
  407134:	movk	x14, #0x5bf2, lsl #32
  407138:	movk	x1, #0x4a0f, lsl #32
  40713c:	movk	x2, #0x53db, lsl #32
  407140:	movk	x7, #0x2e82, lsl #32
  407144:	movk	x6, #0xa505, lsl #32
  407148:	movk	x10, #0xb322, lsl #32
  40714c:	movk	x9, #0x4677, lsl #32
  407150:	mov	x5, x0
  407154:	add	x8, x0, #0x800
  407158:	mov	x4, x0
  40715c:	movk	x3, #0x98f5, lsl #48
  407160:	movk	x14, #0xae98, lsl #48
  407164:	movk	x1, #0x48fe, lsl #48
  407168:	movk	x2, #0x82f0, lsl #48
  40716c:	movk	x7, #0xb29b, lsl #48
  407170:	movk	x6, #0x8c0e, lsl #48
  407174:	movk	x10, #0xb9f8, lsl #48
  407178:	movk	x9, #0x647c, lsl #48
  40717c:	nop
  407180:	ldr	x12, [x4, #32]
  407184:	ldr	x13, [x4]
  407188:	add	x2, x2, x12
  40718c:	ldr	x11, [x4, #56]
  407190:	sub	x13, x13, x2
  407194:	add	x9, x13, x9
  407198:	ldp	x12, x13, [x4, #8]
  40719c:	add	x3, x3, x11
  4071a0:	ldr	x11, [x4, #40]
  4071a4:	add	x1, x1, x11
  4071a8:	ldr	x11, [x4, #48]
  4071ac:	eor	x1, x1, x3, lsr #9
  4071b0:	sub	x12, x12, x1
  4071b4:	add	x3, x3, x9
  4071b8:	add	x10, x12, x10
  4071bc:	add	x11, x14, x11
  4071c0:	ldr	x12, [x4, #24]
  4071c4:	eor	x11, x11, x9, lsl #9
  4071c8:	eor	x3, x3, x10, lsr #23
  4071cc:	sub	x13, x13, x11
  4071d0:	add	x6, x13, x6
  4071d4:	sub	x12, x12, x3
  4071d8:	add	x7, x12, x7
  4071dc:	add	x9, x9, x10
  4071e0:	eor	x9, x9, x6, lsl #15
  4071e4:	add	x10, x10, x6
  4071e8:	eor	x10, x10, x7, lsr #14
  4071ec:	sub	x2, x2, x9
  4071f0:	sub	x1, x1, x10
  4071f4:	add	x6, x6, x7
  4071f8:	eor	x6, x6, x2, lsl #20
  4071fc:	add	x7, x7, x2
  407200:	eor	x7, x7, x1, lsr #17
  407204:	sub	x11, x11, x6
  407208:	sub	x3, x3, x7
  40720c:	add	x2, x2, x1
  407210:	eor	x2, x2, x11, lsl #14
  407214:	add	x1, x1, x11
  407218:	add	x14, x11, x3
  40721c:	stp	x9, x10, [x4]
  407220:	stp	x6, x7, [x4, #16]
  407224:	stp	x2, x1, [x4, #32]
  407228:	stp	x14, x3, [x4, #48]
  40722c:	add	x4, x4, #0x40
  407230:	cmp	x8, x4
  407234:	b.ne	407180 <__fxstatat@plt+0x5230>  // b.any
  407238:	ldp	x12, x13, [x5]
  40723c:	ldr	x11, [x5, #32]
  407240:	ldr	x4, [x5, #56]
  407244:	add	x2, x2, x11
  407248:	sub	x12, x12, x2
  40724c:	add	x3, x3, x4
  407250:	add	x9, x12, x9
  407254:	ldr	x4, [x5, #40]
  407258:	ldp	x12, x11, [x5, #16]
  40725c:	add	x1, x1, x4
  407260:	ldr	x4, [x5, #48]
  407264:	eor	x1, x1, x3, lsr #9
  407268:	sub	x13, x13, x1
  40726c:	add	x3, x3, x9
  407270:	add	x10, x13, x10
  407274:	add	x4, x14, x4
  407278:	eor	x4, x4, x9, lsl #9
  40727c:	add	x9, x9, x10
  407280:	eor	x3, x3, x10, lsr #23
  407284:	sub	x12, x12, x4
  407288:	add	x6, x12, x6
  40728c:	sub	x11, x11, x3
  407290:	add	x7, x11, x7
  407294:	add	x10, x10, x6
  407298:	eor	x9, x9, x6, lsl #15
  40729c:	add	x6, x6, x7
  4072a0:	eor	x10, x10, x7, lsr #14
  4072a4:	sub	x2, x2, x9
  4072a8:	sub	x1, x1, x10
  4072ac:	add	x7, x7, x2
  4072b0:	eor	x6, x6, x2, lsl #20
  4072b4:	add	x2, x2, x1
  4072b8:	eor	x7, x7, x1, lsr #17
  4072bc:	sub	x4, x4, x6
  4072c0:	sub	x3, x3, x7
  4072c4:	add	x1, x1, x4
  4072c8:	eor	x2, x2, x4, lsl #14
  4072cc:	add	x14, x4, x3
  4072d0:	stp	x9, x10, [x5]
  4072d4:	stp	x6, x7, [x5, #16]
  4072d8:	stp	x2, x1, [x5, #32]
  4072dc:	stp	x14, x3, [x5, #48]
  4072e0:	add	x5, x5, #0x40
  4072e4:	cmp	x8, x5
  4072e8:	b.ne	407238 <__fxstatat@plt+0x52e8>  // b.any
  4072ec:	str	xzr, [x0, #2048]
  4072f0:	str	xzr, [x0, #2056]
  4072f4:	str	xzr, [x0, #2064]
  4072f8:	ret
  4072fc:	nop
  407300:	stp	x29, x30, [sp, #-336]!
  407304:	mov	x29, sp
  407308:	stp	x19, x20, [sp, #16]
  40730c:	mov	x20, x3
  407310:	stp	x21, x22, [sp, #32]
  407314:	mov	x21, x1
  407318:	stp	x23, x24, [sp, #48]
  40731c:	mov	w24, w2
  407320:	stp	x25, x26, [sp, #64]
  407324:	mov	w25, w0
  407328:	mov	w26, w4
  40732c:	bl	401de0 <renameat2@plt>
  407330:	mov	w19, w0
  407334:	tbz	w0, #31, 407374 <__fxstatat@plt+0x5424>
  407338:	bl	401f00 <__errno_location@plt>
  40733c:	mov	x22, x0
  407340:	ldr	w0, [x0]
  407344:	sub	w1, w0, #0x16
  407348:	tst	w1, #0xffffffef
  40734c:	cset	w23, ne  // ne = any
  407350:	cmp	w0, #0x5f
  407354:	csel	w23, w23, wzr, ne  // ne = any
  407358:	cbnz	w23, 407374 <__fxstatat@plt+0x5424>
  40735c:	cbz	w26, 4073c8 <__fxstatat@plt+0x5478>
  407360:	tst	w26, #0xfffffffe
  407364:	b.eq	407390 <__fxstatat@plt+0x5440>  // b.none
  407368:	mov	w0, #0x5f                  	// #95
  40736c:	mov	w19, #0xffffffff            	// #-1
  407370:	str	w0, [x22]
  407374:	mov	w0, w19
  407378:	ldp	x19, x20, [sp, #16]
  40737c:	ldp	x21, x22, [sp, #32]
  407380:	ldp	x23, x24, [sp, #48]
  407384:	ldp	x25, x26, [sp, #64]
  407388:	ldp	x29, x30, [sp], #336
  40738c:	ret
  407390:	add	x3, sp, #0xd0
  407394:	mov	x2, x20
  407398:	mov	w1, w24
  40739c:	mov	w4, #0x100                 	// #256
  4073a0:	mov	w0, #0x0                   	// #0
  4073a4:	bl	401f50 <__fxstatat@plt>
  4073a8:	cbz	w0, 4074b8 <__fxstatat@plt+0x5568>
  4073ac:	ldr	w0, [x22]
  4073b0:	cmp	w0, #0x4b
  4073b4:	b.eq	4074b8 <__fxstatat@plt+0x5568>  // b.none
  4073b8:	cmp	w0, #0x2
  4073bc:	b.ne	4074b0 <__fxstatat@plt+0x5560>  // b.any
  4073c0:	mov	w23, #0x1                   	// #1
  4073c4:	nop
  4073c8:	mov	x0, x21
  4073cc:	bl	401aa0 <strlen@plt>
  4073d0:	mov	x19, x0
  4073d4:	mov	x0, x20
  4073d8:	bl	401aa0 <strlen@plt>
  4073dc:	cmp	x19, #0x0
  4073e0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4073e4:	b.eq	40747c <__fxstatat@plt+0x552c>  // b.none
  4073e8:	add	x19, x21, x19
  4073ec:	add	x0, x20, x0
  4073f0:	mov	w1, #0x2f                  	// #47
  4073f4:	ldurb	w2, [x19, #-1]
  4073f8:	ldurb	w0, [x0, #-1]
  4073fc:	cmp	w2, w1
  407400:	ccmp	w0, w1, #0x4, ne  // ne = any
  407404:	b.ne	40747c <__fxstatat@plt+0x552c>  // b.any
  407408:	add	x3, sp, #0x50
  40740c:	mov	x2, x21
  407410:	mov	w1, w25
  407414:	mov	w4, #0x100                 	// #256
  407418:	mov	w0, #0x0                   	// #0
  40741c:	bl	401f50 <__fxstatat@plt>
  407420:	cbnz	w0, 4074b0 <__fxstatat@plt+0x5560>
  407424:	cbz	w23, 407448 <__fxstatat@plt+0x54f8>
  407428:	ldr	w0, [sp, #96]
  40742c:	and	w0, w0, #0xf000
  407430:	cmp	w0, #0x4, lsl #12
  407434:	b.eq	40747c <__fxstatat@plt+0x552c>  // b.none
  407438:	mov	w0, #0x2                   	// #2
  40743c:	mov	w19, #0xffffffff            	// #-1
  407440:	str	w0, [x22]
  407444:	b	407374 <__fxstatat@plt+0x5424>
  407448:	add	x3, sp, #0xd0
  40744c:	mov	x2, x20
  407450:	mov	w1, w24
  407454:	mov	w4, #0x100                 	// #256
  407458:	bl	401f50 <__fxstatat@plt>
  40745c:	cbz	w0, 4074c8 <__fxstatat@plt+0x5578>
  407460:	ldr	w0, [x22]
  407464:	cmp	w0, #0x2
  407468:	b.ne	4074b0 <__fxstatat@plt+0x5560>  // b.any
  40746c:	ldr	w0, [sp, #96]
  407470:	and	w0, w0, #0xf000
  407474:	cmp	w0, #0x4, lsl #12
  407478:	b.ne	4074b0 <__fxstatat@plt+0x5560>  // b.any
  40747c:	mov	x3, x20
  407480:	mov	w2, w24
  407484:	mov	x1, x21
  407488:	mov	w0, w25
  40748c:	bl	401e10 <renameat@plt>
  407490:	mov	w19, w0
  407494:	mov	w0, w19
  407498:	ldp	x19, x20, [sp, #16]
  40749c:	ldp	x21, x22, [sp, #32]
  4074a0:	ldp	x23, x24, [sp, #48]
  4074a4:	ldp	x25, x26, [sp, #64]
  4074a8:	ldp	x29, x30, [sp], #336
  4074ac:	ret
  4074b0:	mov	w19, #0xffffffff            	// #-1
  4074b4:	b	407374 <__fxstatat@plt+0x5424>
  4074b8:	mov	w0, #0x11                  	// #17
  4074bc:	mov	w19, #0xffffffff            	// #-1
  4074c0:	str	w0, [x22]
  4074c4:	b	407374 <__fxstatat@plt+0x5424>
  4074c8:	ldr	w0, [sp, #224]
  4074cc:	and	w0, w0, #0xf000
  4074d0:	cmp	w0, #0x4, lsl #12
  4074d4:	b.eq	4074e8 <__fxstatat@plt+0x5598>  // b.none
  4074d8:	mov	w0, #0x14                  	// #20
  4074dc:	mov	w19, #0xffffffff            	// #-1
  4074e0:	str	w0, [x22]
  4074e4:	b	407374 <__fxstatat@plt+0x5424>
  4074e8:	ldr	w0, [sp, #96]
  4074ec:	and	w0, w0, #0xf000
  4074f0:	cmp	w0, #0x4, lsl #12
  4074f4:	b.eq	40747c <__fxstatat@plt+0x552c>  // b.none
  4074f8:	mov	w0, #0x15                  	// #21
  4074fc:	mov	w19, #0xffffffff            	// #-1
  407500:	str	w0, [x22]
  407504:	b	407374 <__fxstatat@plt+0x5424>
  407508:	stp	x29, x30, [sp, #-48]!
  40750c:	cmp	w0, #0x2
  407510:	mov	x29, sp
  407514:	stp	x19, x20, [sp, #16]
  407518:	mov	w19, w0
  40751c:	b.ls	407530 <__fxstatat@plt+0x55e0>  // b.plast
  407520:	mov	w0, w19
  407524:	ldp	x19, x20, [sp, #16]
  407528:	ldp	x29, x30, [sp], #48
  40752c:	ret
  407530:	str	x21, [sp, #32]
  407534:	bl	408a70 <__fxstatat@plt+0x6b20>
  407538:	mov	w21, w0
  40753c:	bl	401f00 <__errno_location@plt>
  407540:	mov	x20, x0
  407544:	mov	w0, w19
  407548:	mov	w19, w21
  40754c:	ldr	w21, [x20]
  407550:	bl	401cd0 <close@plt>
  407554:	str	w21, [x20]
  407558:	mov	w0, w19
  40755c:	ldp	x19, x20, [sp, #16]
  407560:	ldr	x21, [sp, #32]
  407564:	ldp	x29, x30, [sp], #48
  407568:	ret
  40756c:	nop
  407570:	sub	sp, sp, #0x50
  407574:	stp	x29, x30, [sp, #32]
  407578:	add	x29, sp, #0x20
  40757c:	stp	x19, x20, [sp, #48]
  407580:	mov	x19, x5
  407584:	mov	x20, x4
  407588:	str	x21, [sp, #64]
  40758c:	mov	x5, x3
  407590:	mov	x21, x0
  407594:	cbz	x1, 407770 <__fxstatat@plt+0x5820>
  407598:	mov	x4, x2
  40759c:	mov	x3, x1
  4075a0:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4075a4:	mov	w1, #0x1                   	// #1
  4075a8:	add	x2, x2, #0xb60
  4075ac:	bl	401d80 <__fprintf_chk@plt>
  4075b0:	mov	w2, #0x5                   	// #5
  4075b4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4075b8:	mov	x0, #0x0                   	// #0
  4075bc:	add	x1, x1, #0xb78
  4075c0:	bl	401ea0 <dcgettext@plt>
  4075c4:	mov	x3, x0
  4075c8:	mov	w4, #0x7e3                 	// #2019
  4075cc:	mov	w1, #0x1                   	// #1
  4075d0:	mov	x0, x21
  4075d4:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  4075d8:	add	x2, x2, #0xe70
  4075dc:	bl	401d80 <__fprintf_chk@plt>
  4075e0:	mov	w2, #0x5                   	// #5
  4075e4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4075e8:	mov	x0, #0x0                   	// #0
  4075ec:	add	x1, x1, #0xb80
  4075f0:	bl	401ea0 <dcgettext@plt>
  4075f4:	mov	x1, x21
  4075f8:	bl	401eb0 <fputs_unlocked@plt>
  4075fc:	cmp	x19, #0x5
  407600:	b.eq	40778c <__fxstatat@plt+0x583c>  // b.none
  407604:	b.hi	407658 <__fxstatat@plt+0x5708>  // b.pmore
  407608:	cmp	x19, #0x2
  40760c:	b.eq	4077cc <__fxstatat@plt+0x587c>  // b.none
  407610:	b.ls	4076cc <__fxstatat@plt+0x577c>  // b.plast
  407614:	cmp	x19, #0x3
  407618:	b.eq	40784c <__fxstatat@plt+0x58fc>  // b.none
  40761c:	mov	w2, #0x5                   	// #5
  407620:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407624:	mov	x0, #0x0                   	// #0
  407628:	add	x1, x1, #0xc98
  40762c:	bl	401ea0 <dcgettext@plt>
  407630:	mov	x2, x0
  407634:	ldp	x3, x4, [x20]
  407638:	mov	x0, x21
  40763c:	ldp	x5, x6, [x20, #16]
  407640:	mov	w1, #0x1                   	// #1
  407644:	ldp	x29, x30, [sp, #32]
  407648:	ldp	x19, x20, [sp, #48]
  40764c:	ldr	x21, [sp, #64]
  407650:	add	sp, sp, #0x50
  407654:	b	401d80 <__fprintf_chk@plt>
  407658:	cmp	x19, #0x8
  40765c:	b.eq	407888 <__fxstatat@plt+0x5938>  // b.none
  407660:	b.ls	407710 <__fxstatat@plt+0x57c0>  // b.plast
  407664:	cmp	x19, #0x9
  407668:	b.ne	40783c <__fxstatat@plt+0x58ec>  // b.any
  40766c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407670:	add	x1, x1, #0xd68
  407674:	mov	w2, #0x5                   	// #5
  407678:	mov	x0, #0x0                   	// #0
  40767c:	bl	401ea0 <dcgettext@plt>
  407680:	ldp	x7, x8, [x20, #32]
  407684:	mov	x2, x0
  407688:	ldp	x3, x4, [x20]
  40768c:	mov	x0, x21
  407690:	ldp	x5, x6, [x20, #16]
  407694:	str	x8, [sp]
  407698:	mov	w1, #0x1                   	// #1
  40769c:	ldr	x8, [x20, #48]
  4076a0:	str	x8, [sp, #8]
  4076a4:	ldr	x8, [x20, #56]
  4076a8:	str	x8, [sp, #16]
  4076ac:	ldr	x8, [x20, #64]
  4076b0:	str	x8, [sp, #24]
  4076b4:	bl	401d80 <__fprintf_chk@plt>
  4076b8:	ldp	x29, x30, [sp, #32]
  4076bc:	ldp	x19, x20, [sp, #48]
  4076c0:	ldr	x21, [sp, #64]
  4076c4:	add	sp, sp, #0x50
  4076c8:	ret
  4076cc:	cbz	x19, 40775c <__fxstatat@plt+0x580c>
  4076d0:	cmp	x19, #0x1
  4076d4:	b.ne	40783c <__fxstatat@plt+0x58ec>  // b.any
  4076d8:	mov	w2, #0x5                   	// #5
  4076dc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4076e0:	mov	x0, #0x0                   	// #0
  4076e4:	add	x1, x1, #0xc50
  4076e8:	bl	401ea0 <dcgettext@plt>
  4076ec:	mov	x2, x0
  4076f0:	mov	w1, w19
  4076f4:	mov	x0, x21
  4076f8:	ldr	x3, [x20]
  4076fc:	ldp	x29, x30, [sp, #32]
  407700:	ldp	x19, x20, [sp, #48]
  407704:	ldr	x21, [sp, #64]
  407708:	add	sp, sp, #0x50
  40770c:	b	401d80 <__fprintf_chk@plt>
  407710:	cmp	x19, #0x6
  407714:	b.eq	407804 <__fxstatat@plt+0x58b4>  // b.none
  407718:	cmp	x19, #0x7
  40771c:	b.ne	40783c <__fxstatat@plt+0x58ec>  // b.any
  407720:	mov	w2, #0x5                   	// #5
  407724:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407728:	mov	x0, #0x0                   	// #0
  40772c:	add	x1, x1, #0xd08
  407730:	bl	401ea0 <dcgettext@plt>
  407734:	mov	x2, x0
  407738:	ldp	x7, x8, [x20, #32]
  40773c:	mov	x0, x21
  407740:	ldp	x3, x4, [x20]
  407744:	mov	w1, #0x1                   	// #1
  407748:	ldp	x5, x6, [x20, #16]
  40774c:	str	x8, [sp]
  407750:	ldr	x8, [x20, #48]
  407754:	str	x8, [sp, #8]
  407758:	bl	401d80 <__fprintf_chk@plt>
  40775c:	ldp	x29, x30, [sp, #32]
  407760:	ldp	x19, x20, [sp, #48]
  407764:	ldr	x21, [sp, #64]
  407768:	add	sp, sp, #0x50
  40776c:	ret
  407770:	mov	x4, x3
  407774:	mov	w1, #0x1                   	// #1
  407778:	mov	x3, x2
  40777c:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407780:	add	x2, x2, #0xb70
  407784:	bl	401d80 <__fprintf_chk@plt>
  407788:	b	4075b0 <__fxstatat@plt+0x5660>
  40778c:	mov	w2, w19
  407790:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407794:	mov	x0, #0x0                   	// #0
  407798:	add	x1, x1, #0xcb8
  40779c:	bl	401ea0 <dcgettext@plt>
  4077a0:	mov	x2, x0
  4077a4:	ldp	x3, x4, [x20]
  4077a8:	mov	x0, x21
  4077ac:	ldp	x5, x6, [x20, #16]
  4077b0:	mov	w1, #0x1                   	// #1
  4077b4:	ldp	x29, x30, [sp, #32]
  4077b8:	ldr	x7, [x20, #32]
  4077bc:	ldp	x19, x20, [sp, #48]
  4077c0:	ldr	x21, [sp, #64]
  4077c4:	add	sp, sp, #0x50
  4077c8:	b	401d80 <__fprintf_chk@plt>
  4077cc:	mov	w2, #0x5                   	// #5
  4077d0:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4077d4:	mov	x0, #0x0                   	// #0
  4077d8:	add	x1, x1, #0xc60
  4077dc:	bl	401ea0 <dcgettext@plt>
  4077e0:	mov	x2, x0
  4077e4:	ldp	x3, x4, [x20]
  4077e8:	mov	x0, x21
  4077ec:	ldp	x29, x30, [sp, #32]
  4077f0:	mov	w1, #0x1                   	// #1
  4077f4:	ldp	x19, x20, [sp, #48]
  4077f8:	ldr	x21, [sp, #64]
  4077fc:	add	sp, sp, #0x50
  407800:	b	401d80 <__fprintf_chk@plt>
  407804:	mov	w2, #0x5                   	// #5
  407808:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  40780c:	mov	x0, #0x0                   	// #0
  407810:	add	x1, x1, #0xce0
  407814:	bl	401ea0 <dcgettext@plt>
  407818:	mov	x2, x0
  40781c:	ldp	x3, x4, [x20]
  407820:	mov	x0, x21
  407824:	ldp	x5, x6, [x20, #16]
  407828:	mov	w1, #0x1                   	// #1
  40782c:	ldp	x7, x8, [x20, #32]
  407830:	str	x8, [sp]
  407834:	bl	401d80 <__fprintf_chk@plt>
  407838:	b	40775c <__fxstatat@plt+0x580c>
  40783c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407840:	mov	w2, #0x5                   	// #5
  407844:	add	x1, x1, #0xda0
  407848:	b	407678 <__fxstatat@plt+0x5728>
  40784c:	mov	w2, #0x5                   	// #5
  407850:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407854:	mov	x0, #0x0                   	// #0
  407858:	add	x1, x1, #0xc78
  40785c:	bl	401ea0 <dcgettext@plt>
  407860:	mov	x2, x0
  407864:	ldp	x3, x4, [x20]
  407868:	mov	x0, x21
  40786c:	ldr	x5, [x20, #16]
  407870:	mov	w1, #0x1                   	// #1
  407874:	ldp	x29, x30, [sp, #32]
  407878:	ldp	x19, x20, [sp, #48]
  40787c:	ldr	x21, [sp, #64]
  407880:	add	sp, sp, #0x50
  407884:	b	401d80 <__fprintf_chk@plt>
  407888:	mov	w2, #0x5                   	// #5
  40788c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407890:	mov	x0, #0x0                   	// #0
  407894:	add	x1, x1, #0xd38
  407898:	bl	401ea0 <dcgettext@plt>
  40789c:	mov	x2, x0
  4078a0:	ldp	x7, x8, [x20, #32]
  4078a4:	mov	x0, x21
  4078a8:	ldp	x3, x4, [x20]
  4078ac:	mov	w1, #0x1                   	// #1
  4078b0:	ldp	x5, x6, [x20, #16]
  4078b4:	str	x8, [sp]
  4078b8:	ldr	x8, [x20, #48]
  4078bc:	str	x8, [sp, #8]
  4078c0:	ldr	x8, [x20, #56]
  4078c4:	str	x8, [sp, #16]
  4078c8:	bl	401d80 <__fprintf_chk@plt>
  4078cc:	b	40775c <__fxstatat@plt+0x580c>
  4078d0:	ldr	x5, [x4]
  4078d4:	cbz	x5, 4078f0 <__fxstatat@plt+0x59a0>
  4078d8:	mov	x5, #0x0                   	// #0
  4078dc:	nop
  4078e0:	add	x5, x5, #0x1
  4078e4:	ldr	x6, [x4, x5, lsl #3]
  4078e8:	cbnz	x6, 4078e0 <__fxstatat@plt+0x5990>
  4078ec:	b	407570 <__fxstatat@plt+0x5620>
  4078f0:	mov	x5, #0x0                   	// #0
  4078f4:	b	407570 <__fxstatat@plt+0x5620>
  4078f8:	stp	x29, x30, [sp, #-96]!
  4078fc:	mov	x5, #0x0                   	// #0
  407900:	mov	x29, sp
  407904:	add	x8, sp, #0x10
  407908:	ldr	w7, [x4, #24]
  40790c:	ldp	x6, x11, [x4]
  407910:	b	407938 <__fxstatat@plt+0x59e8>
  407914:	mov	x4, x6
  407918:	add	x8, x8, #0x8
  40791c:	and	x6, x10, #0xfffffffffffffff8
  407920:	ldr	x4, [x4]
  407924:	stur	x4, [x8, #-8]
  407928:	cbz	x4, 407968 <__fxstatat@plt+0x5a18>
  40792c:	add	x5, x5, #0x1
  407930:	cmp	x5, #0xa
  407934:	b.eq	407968 <__fxstatat@plt+0x5a18>  // b.none
  407938:	add	x10, x6, #0xf
  40793c:	add	w9, w7, #0x8
  407940:	tbz	w7, #31, 407914 <__fxstatat@plt+0x59c4>
  407944:	add	x4, x11, w7, sxtw
  407948:	add	x10, x6, #0xf
  40794c:	mov	w7, w9
  407950:	cmp	w9, #0x0
  407954:	b.gt	407914 <__fxstatat@plt+0x59c4>
  407958:	ldr	x4, [x4]
  40795c:	str	x4, [x8]
  407960:	add	x8, x8, #0x8
  407964:	cbnz	x4, 40792c <__fxstatat@plt+0x59dc>
  407968:	add	x4, sp, #0x10
  40796c:	bl	407570 <__fxstatat@plt+0x5620>
  407970:	ldp	x29, x30, [sp], #96
  407974:	ret
  407978:	stp	x29, x30, [sp, #-288]!
  40797c:	mov	w12, #0xffffffe0            	// #-32
  407980:	mov	w13, #0xffffff80            	// #-128
  407984:	mov	x29, sp
  407988:	add	x14, sp, #0x100
  40798c:	add	x11, sp, #0x120
  407990:	add	x9, sp, #0x30
  407994:	mov	w8, w12
  407998:	mov	x10, #0x0                   	// #0
  40799c:	stp	x11, x11, [sp, #16]
  4079a0:	str	x14, [sp, #32]
  4079a4:	stp	w12, w13, [sp, #40]
  4079a8:	str	q0, [sp, #128]
  4079ac:	str	q1, [sp, #144]
  4079b0:	str	q2, [sp, #160]
  4079b4:	str	q3, [sp, #176]
  4079b8:	str	q4, [sp, #192]
  4079bc:	str	q5, [sp, #208]
  4079c0:	str	q6, [sp, #224]
  4079c4:	str	q7, [sp, #240]
  4079c8:	stp	x4, x5, [sp, #256]
  4079cc:	stp	x6, x7, [sp, #272]
  4079d0:	b	4079f8 <__fxstatat@plt+0x5aa8>
  4079d4:	mov	x4, x11
  4079d8:	add	x9, x9, #0x8
  4079dc:	add	x11, x11, #0x8
  4079e0:	ldr	x4, [x4]
  4079e4:	stur	x4, [x9, #-8]
  4079e8:	cbz	x4, 407a24 <__fxstatat@plt+0x5ad4>
  4079ec:	add	x10, x10, #0x1
  4079f0:	cmp	x10, #0xa
  4079f4:	b.eq	407a24 <__fxstatat@plt+0x5ad4>  // b.none
  4079f8:	add	w5, w8, #0x8
  4079fc:	tbz	w8, #31, 4079d4 <__fxstatat@plt+0x5a84>
  407a00:	add	x4, sp, #0x120
  407a04:	cmp	w5, #0x0
  407a08:	add	x4, x4, w8, sxtw
  407a0c:	mov	w8, w5
  407a10:	b.gt	4079d4 <__fxstatat@plt+0x5a84>
  407a14:	ldr	x4, [x4]
  407a18:	str	x4, [x9]
  407a1c:	add	x9, x9, #0x8
  407a20:	cbnz	x4, 4079ec <__fxstatat@plt+0x5a9c>
  407a24:	add	x4, sp, #0x30
  407a28:	mov	x5, x10
  407a2c:	bl	407570 <__fxstatat@plt+0x5620>
  407a30:	ldp	x29, x30, [sp], #288
  407a34:	ret
  407a38:	stp	x29, x30, [sp, #-16]!
  407a3c:	mov	w2, #0x5                   	// #5
  407a40:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407a44:	mov	x29, sp
  407a48:	add	x1, x1, #0xde0
  407a4c:	mov	x0, #0x0                   	// #0
  407a50:	bl	401ea0 <dcgettext@plt>
  407a54:	mov	x1, x0
  407a58:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407a5c:	mov	w0, #0x1                   	// #1
  407a60:	add	x2, x2, #0xdf8
  407a64:	bl	401c50 <__printf_chk@plt>
  407a68:	mov	w2, #0x5                   	// #5
  407a6c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407a70:	mov	x0, #0x0                   	// #0
  407a74:	add	x1, x1, #0xe10
  407a78:	bl	401ea0 <dcgettext@plt>
  407a7c:	mov	x1, x0
  407a80:	adrp	x3, 40a000 <__fxstatat@plt+0x80b0>
  407a84:	add	x3, x3, #0xf10
  407a88:	adrp	x2, 40a000 <__fxstatat@plt+0x80b0>
  407a8c:	mov	w0, #0x1                   	// #1
  407a90:	add	x2, x2, #0xf38
  407a94:	bl	401c50 <__printf_chk@plt>
  407a98:	mov	w2, #0x5                   	// #5
  407a9c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407aa0:	mov	x0, #0x0                   	// #0
  407aa4:	add	x1, x1, #0xe28
  407aa8:	bl	401ea0 <dcgettext@plt>
  407aac:	ldp	x29, x30, [sp], #16
  407ab0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c0b0>
  407ab4:	ldr	x1, [x1, #800]
  407ab8:	b	401eb0 <fputs_unlocked@plt>
  407abc:	nop
  407ac0:	stp	x29, x30, [sp, #-32]!
  407ac4:	mov	x29, sp
  407ac8:	str	x19, [sp, #16]
  407acc:	mov	x19, x0
  407ad0:	bl	401bd0 <malloc@plt>
  407ad4:	cmp	x0, #0x0
  407ad8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407adc:	b.ne	407aec <__fxstatat@plt+0x5b9c>  // b.any
  407ae0:	ldr	x19, [sp, #16]
  407ae4:	ldp	x29, x30, [sp], #32
  407ae8:	ret
  407aec:	bl	407d18 <__fxstatat@plt+0x5dc8>
  407af0:	umulh	x2, x0, x1
  407af4:	mul	x0, x0, x1
  407af8:	cmp	x2, #0x0
  407afc:	cset	x1, ne  // ne = any
  407b00:	tbnz	x0, #63, 407b0c <__fxstatat@plt+0x5bbc>
  407b04:	cbnz	x1, 407b0c <__fxstatat@plt+0x5bbc>
  407b08:	b	407ac0 <__fxstatat@plt+0x5b70>
  407b0c:	stp	x29, x30, [sp, #-16]!
  407b10:	mov	x29, sp
  407b14:	bl	407d18 <__fxstatat@plt+0x5dc8>
  407b18:	b	407ac0 <__fxstatat@plt+0x5b70>
  407b1c:	nop
  407b20:	stp	x29, x30, [sp, #-32]!
  407b24:	cmp	x1, #0x0
  407b28:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407b2c:	mov	x29, sp
  407b30:	b.ne	407b58 <__fxstatat@plt+0x5c08>  // b.any
  407b34:	str	x19, [sp, #16]
  407b38:	mov	x19, x1
  407b3c:	bl	401cb0 <realloc@plt>
  407b40:	cmp	x0, #0x0
  407b44:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407b48:	b.ne	407b68 <__fxstatat@plt+0x5c18>  // b.any
  407b4c:	ldr	x19, [sp, #16]
  407b50:	ldp	x29, x30, [sp], #32
  407b54:	ret
  407b58:	bl	401dc0 <free@plt>
  407b5c:	mov	x0, #0x0                   	// #0
  407b60:	ldp	x29, x30, [sp], #32
  407b64:	ret
  407b68:	bl	407d18 <__fxstatat@plt+0x5dc8>
  407b6c:	nop
  407b70:	umulh	x3, x1, x2
  407b74:	mul	x1, x1, x2
  407b78:	cmp	x3, #0x0
  407b7c:	cset	x2, ne  // ne = any
  407b80:	tbnz	x1, #63, 407b8c <__fxstatat@plt+0x5c3c>
  407b84:	cbnz	x2, 407b8c <__fxstatat@plt+0x5c3c>
  407b88:	b	407b20 <__fxstatat@plt+0x5bd0>
  407b8c:	stp	x29, x30, [sp, #-16]!
  407b90:	mov	x29, sp
  407b94:	bl	407d18 <__fxstatat@plt+0x5dc8>
  407b98:	mov	x4, x1
  407b9c:	ldr	x3, [x1]
  407ba0:	cbz	x0, 407bcc <__fxstatat@plt+0x5c7c>
  407ba4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  407ba8:	movk	x1, #0x5554
  407bac:	udiv	x1, x1, x2
  407bb0:	cmp	x1, x3
  407bb4:	b.ls	407be8 <__fxstatat@plt+0x5c98>  // b.plast
  407bb8:	add	x1, x3, #0x1
  407bbc:	add	x3, x1, x3, lsr #1
  407bc0:	mul	x1, x3, x2
  407bc4:	str	x3, [x4]
  407bc8:	b	407b20 <__fxstatat@plt+0x5bd0>
  407bcc:	cbz	x3, 407bf4 <__fxstatat@plt+0x5ca4>
  407bd0:	umulh	x5, x3, x2
  407bd4:	mul	x1, x3, x2
  407bd8:	cmp	x5, #0x0
  407bdc:	cset	x2, ne  // ne = any
  407be0:	tbnz	x1, #63, 407be8 <__fxstatat@plt+0x5c98>
  407be4:	cbz	x2, 407bc4 <__fxstatat@plt+0x5c74>
  407be8:	stp	x29, x30, [sp, #-16]!
  407bec:	mov	x29, sp
  407bf0:	bl	407d18 <__fxstatat@plt+0x5dc8>
  407bf4:	mov	x3, #0x80                  	// #128
  407bf8:	cmp	x2, x3
  407bfc:	udiv	x3, x3, x2
  407c00:	cinc	x3, x3, hi  // hi = pmore
  407c04:	b	407bd0 <__fxstatat@plt+0x5c80>
  407c08:	mov	x2, x1
  407c0c:	ldr	x1, [x1]
  407c10:	cbz	x0, 407c34 <__fxstatat@plt+0x5ce4>
  407c14:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  407c18:	movk	x3, #0x5553
  407c1c:	cmp	x1, x3
  407c20:	b.hi	407c4c <__fxstatat@plt+0x5cfc>  // b.pmore
  407c24:	add	x3, x1, #0x1
  407c28:	add	x1, x3, x1, lsr #1
  407c2c:	str	x1, [x2]
  407c30:	b	407b20 <__fxstatat@plt+0x5bd0>
  407c34:	cmp	x1, #0x0
  407c38:	cbnz	x1, 407c48 <__fxstatat@plt+0x5cf8>
  407c3c:	mov	x1, #0x80                  	// #128
  407c40:	str	x1, [x2]
  407c44:	b	407b20 <__fxstatat@plt+0x5bd0>
  407c48:	b.ge	407c2c <__fxstatat@plt+0x5cdc>  // b.tcont
  407c4c:	stp	x29, x30, [sp, #-16]!
  407c50:	mov	x29, sp
  407c54:	bl	407d18 <__fxstatat@plt+0x5dc8>
  407c58:	stp	x29, x30, [sp, #-32]!
  407c5c:	mov	x29, sp
  407c60:	str	x19, [sp, #16]
  407c64:	mov	x19, x0
  407c68:	bl	407ac0 <__fxstatat@plt+0x5b70>
  407c6c:	mov	x2, x19
  407c70:	mov	w1, #0x0                   	// #0
  407c74:	ldr	x19, [sp, #16]
  407c78:	ldp	x29, x30, [sp], #32
  407c7c:	b	401c60 <memset@plt>
  407c80:	umulh	x4, x0, x1
  407c84:	stp	x29, x30, [sp, #-16]!
  407c88:	mul	x2, x0, x1
  407c8c:	cmp	x4, #0x0
  407c90:	mov	x29, sp
  407c94:	cset	x3, ne  // ne = any
  407c98:	tbnz	x2, #63, 407cb0 <__fxstatat@plt+0x5d60>
  407c9c:	cbnz	x3, 407cb0 <__fxstatat@plt+0x5d60>
  407ca0:	bl	401ca0 <calloc@plt>
  407ca4:	cbz	x0, 407cb0 <__fxstatat@plt+0x5d60>
  407ca8:	ldp	x29, x30, [sp], #16
  407cac:	ret
  407cb0:	bl	407d18 <__fxstatat@plt+0x5dc8>
  407cb4:	nop
  407cb8:	stp	x29, x30, [sp, #-32]!
  407cbc:	mov	x29, sp
  407cc0:	stp	x19, x20, [sp, #16]
  407cc4:	mov	x19, x1
  407cc8:	mov	x20, x0
  407ccc:	mov	x0, x1
  407cd0:	bl	407ac0 <__fxstatat@plt+0x5b70>
  407cd4:	mov	x2, x19
  407cd8:	mov	x1, x20
  407cdc:	ldp	x19, x20, [sp, #16]
  407ce0:	ldp	x29, x30, [sp], #32
  407ce4:	b	401a70 <memcpy@plt>
  407ce8:	stp	x29, x30, [sp, #-32]!
  407cec:	mov	x29, sp
  407cf0:	str	x19, [sp, #16]
  407cf4:	mov	x19, x0
  407cf8:	bl	401aa0 <strlen@plt>
  407cfc:	mov	x1, x0
  407d00:	mov	x0, x19
  407d04:	add	x1, x1, #0x1
  407d08:	ldr	x19, [sp, #16]
  407d0c:	ldp	x29, x30, [sp], #32
  407d10:	b	407cb8 <__fxstatat@plt+0x5d68>
  407d14:	nop
  407d18:	stp	x29, x30, [sp, #-32]!
  407d1c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c0b0>
  407d20:	mov	w2, #0x5                   	// #5
  407d24:	mov	x29, sp
  407d28:	str	x19, [sp, #16]
  407d2c:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  407d30:	ldr	w19, [x0, #672]
  407d34:	add	x1, x1, #0xea0
  407d38:	mov	x0, #0x0                   	// #0
  407d3c:	bl	401ea0 <dcgettext@plt>
  407d40:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407d44:	mov	x3, x0
  407d48:	add	x2, x2, #0x578
  407d4c:	mov	w0, w19
  407d50:	mov	w1, #0x0                   	// #0
  407d54:	bl	401ad0 <error@plt>
  407d58:	bl	401d10 <abort@plt>
  407d5c:	nop
  407d60:	stp	x29, x30, [sp, #-80]!
  407d64:	mov	x29, sp
  407d68:	stp	x19, x20, [sp, #16]
  407d6c:	mov	w19, w6
  407d70:	stp	x21, x22, [sp, #32]
  407d74:	mov	x22, x5
  407d78:	mov	x21, x0
  407d7c:	stp	x23, x24, [sp, #48]
  407d80:	mov	x24, x2
  407d84:	mov	x23, x3
  407d88:	mov	w2, w1
  407d8c:	add	x3, sp, #0x48
  407d90:	mov	x1, #0x0                   	// #0
  407d94:	bl	407ea8 <__fxstatat@plt+0x5f58>
  407d98:	cbnz	w0, 407dd0 <__fxstatat@plt+0x5e80>
  407d9c:	ldr	x20, [sp, #72]
  407da0:	cmp	x20, x24
  407da4:	ccmp	x20, x23, #0x2, cs  // cs = hs, nlast
  407da8:	b.ls	407e24 <__fxstatat@plt+0x5ed4>  // b.plast
  407dac:	bl	401f00 <__errno_location@plt>
  407db0:	mov	x1, #0x3fffffff            	// #1073741823
  407db4:	cmp	x20, x1
  407db8:	b.ls	407e3c <__fxstatat@plt+0x5eec>  // b.plast
  407dbc:	mov	w20, #0x4b                  	// #75
  407dc0:	str	w20, [x0]
  407dc4:	cbnz	w19, 407dfc <__fxstatat@plt+0x5eac>
  407dc8:	mov	w19, #0x1                   	// #1
  407dcc:	b	407dfc <__fxstatat@plt+0x5eac>
  407dd0:	mov	w20, w0
  407dd4:	bl	401f00 <__errno_location@plt>
  407dd8:	cmp	w20, #0x1
  407ddc:	b.eq	407e50 <__fxstatat@plt+0x5f00>  // b.none
  407de0:	cmp	w20, #0x3
  407de4:	b.eq	407e68 <__fxstatat@plt+0x5f18>  // b.none
  407de8:	ldr	w20, [x0]
  407dec:	cmp	w19, #0x0
  407df0:	csinc	w19, w19, wzr, ne  // ne = any
  407df4:	cmp	w20, #0x16
  407df8:	csel	w20, w20, wzr, ne  // ne = any
  407dfc:	mov	x0, x21
  407e00:	bl	4067b0 <__fxstatat@plt+0x4860>
  407e04:	mov	w1, w20
  407e08:	mov	x4, x0
  407e0c:	mov	x3, x22
  407e10:	mov	w0, w19
  407e14:	adrp	x2, 40b000 <__fxstatat@plt+0x90b0>
  407e18:	add	x2, x2, #0x5d8
  407e1c:	bl	401ad0 <error@plt>
  407e20:	ldr	x20, [sp, #72]
  407e24:	mov	x0, x20
  407e28:	ldp	x19, x20, [sp, #16]
  407e2c:	ldp	x21, x22, [sp, #32]
  407e30:	ldp	x23, x24, [sp, #48]
  407e34:	ldp	x29, x30, [sp], #80
  407e38:	ret
  407e3c:	mov	w20, #0x22                  	// #34
  407e40:	str	w20, [x0]
  407e44:	cbnz	w19, 407dfc <__fxstatat@plt+0x5eac>
  407e48:	mov	w19, #0x1                   	// #1
  407e4c:	b	407dfc <__fxstatat@plt+0x5eac>
  407e50:	cmp	w19, #0x0
  407e54:	mov	w1, #0x4b                  	// #75
  407e58:	csel	w19, w19, w20, ne  // ne = any
  407e5c:	mov	w20, w1
  407e60:	str	w1, [x0]
  407e64:	b	407dfc <__fxstatat@plt+0x5eac>
  407e68:	str	wzr, [x0]
  407e6c:	mov	w20, #0x0                   	// #0
  407e70:	cbnz	w19, 407dfc <__fxstatat@plt+0x5eac>
  407e74:	mov	w20, w19
  407e78:	mov	w19, #0x1                   	// #1
  407e7c:	b	407dfc <__fxstatat@plt+0x5eac>
  407e80:	mov	x8, x2
  407e84:	mov	x6, x3
  407e88:	mov	x7, x4
  407e8c:	mov	x2, x1
  407e90:	mov	x4, x6
  407e94:	mov	x3, x8
  407e98:	mov	w6, w5
  407e9c:	mov	w1, #0xa                   	// #10
  407ea0:	mov	x5, x7
  407ea4:	b	407d60 <__fxstatat@plt+0x5e10>
  407ea8:	stp	x29, x30, [sp, #-112]!
  407eac:	cmp	w2, #0x24
  407eb0:	mov	x29, sp
  407eb4:	stp	x19, x20, [sp, #16]
  407eb8:	stp	x21, x22, [sp, #32]
  407ebc:	stp	x23, x24, [sp, #48]
  407ec0:	b.hi	4083d8 <__fxstatat@plt+0x6488>  // b.pmore
  407ec4:	cmp	x1, #0x0
  407ec8:	mov	x19, x0
  407ecc:	add	x0, sp, #0x68
  407ed0:	mov	x21, x3
  407ed4:	csel	x24, x0, x1, eq  // eq = none
  407ed8:	mov	w22, w2
  407edc:	mov	x23, x4
  407ee0:	stp	x27, x28, [sp, #80]
  407ee4:	bl	401f00 <__errno_location@plt>
  407ee8:	str	wzr, [x0]
  407eec:	mov	x20, x0
  407ef0:	bl	401da0 <__ctype_b_loc@plt>
  407ef4:	ldrb	w3, [x19]
  407ef8:	mov	x5, x19
  407efc:	ldr	x1, [x0]
  407f00:	b	407f08 <__fxstatat@plt+0x5fb8>
  407f04:	ldrb	w3, [x5, #1]!
  407f08:	ubfiz	x4, x3, #1, #8
  407f0c:	ldrh	w4, [x1, x4]
  407f10:	tbnz	w4, #13, 407f04 <__fxstatat@plt+0x5fb4>
  407f14:	cmp	w3, #0x2d
  407f18:	b.eq	407fa0 <__fxstatat@plt+0x6050>  // b.none
  407f1c:	mov	w2, w22
  407f20:	mov	x1, x24
  407f24:	mov	x0, x19
  407f28:	mov	w3, #0x0                   	// #0
  407f2c:	stp	x25, x26, [sp, #64]
  407f30:	bl	401c90 <__strtoul_internal@plt>
  407f34:	mov	x26, x0
  407f38:	ldr	x28, [x24]
  407f3c:	cmp	x28, x19
  407f40:	b.eq	407f90 <__fxstatat@plt+0x6040>  // b.none
  407f44:	ldr	w0, [x20]
  407f48:	cbz	w0, 407f88 <__fxstatat@plt+0x6038>
  407f4c:	cmp	w0, #0x22
  407f50:	mov	w27, #0x1                   	// #1
  407f54:	b.ne	407f9c <__fxstatat@plt+0x604c>  // b.any
  407f58:	cbz	x23, 407f64 <__fxstatat@plt+0x6014>
  407f5c:	ldrb	w25, [x28]
  407f60:	cbnz	w25, 40823c <__fxstatat@plt+0x62ec>
  407f64:	str	x26, [x21]
  407f68:	mov	w0, w27
  407f6c:	ldp	x19, x20, [sp, #16]
  407f70:	ldp	x21, x22, [sp, #32]
  407f74:	ldp	x23, x24, [sp, #48]
  407f78:	ldp	x25, x26, [sp, #64]
  407f7c:	ldp	x27, x28, [sp, #80]
  407f80:	ldp	x29, x30, [sp], #112
  407f84:	ret
  407f88:	mov	w27, #0x0                   	// #0
  407f8c:	b	407f58 <__fxstatat@plt+0x6008>
  407f90:	cbz	x23, 407f9c <__fxstatat@plt+0x604c>
  407f94:	ldrb	w25, [x19]
  407f98:	cbnz	w25, 407fc0 <__fxstatat@plt+0x6070>
  407f9c:	ldp	x25, x26, [sp, #64]
  407fa0:	mov	w27, #0x4                   	// #4
  407fa4:	mov	w0, w27
  407fa8:	ldp	x19, x20, [sp, #16]
  407fac:	ldp	x21, x22, [sp, #32]
  407fb0:	ldp	x23, x24, [sp, #48]
  407fb4:	ldp	x27, x28, [sp, #80]
  407fb8:	ldp	x29, x30, [sp], #112
  407fbc:	ret
  407fc0:	mov	w1, w25
  407fc4:	mov	x0, x23
  407fc8:	mov	w27, #0x0                   	// #0
  407fcc:	mov	x26, #0x1                   	// #1
  407fd0:	bl	401e20 <strchr@plt>
  407fd4:	cbz	x0, 407f9c <__fxstatat@plt+0x604c>
  407fd8:	sub	w2, w25, #0x45
  407fdc:	and	w2, w2, #0xff
  407fe0:	cmp	w2, #0x2f
  407fe4:	b.hi	40806c <__fxstatat@plt+0x611c>  // b.pmore
  407fe8:	mov	x3, #0x8945                	// #35141
  407fec:	mov	x19, #0x1                   	// #1
  407ff0:	movk	x3, #0x30, lsl #16
  407ff4:	lsl	x2, x19, x2
  407ff8:	movk	x3, #0x8144, lsl #32
  407ffc:	mov	w22, w19
  408000:	tst	x2, x3
  408004:	mov	x20, #0x400                 	// #1024
  408008:	b.ne	4081d0 <__fxstatat@plt+0x6280>  // b.any
  40800c:	cmp	w25, #0x5a
  408010:	b.eq	40839c <__fxstatat@plt+0x644c>  // b.none
  408014:	b.hi	408104 <__fxstatat@plt+0x61b4>  // b.pmore
  408018:	cmp	w25, #0x4d
  40801c:	b.eq	4081ac <__fxstatat@plt+0x625c>  // b.none
  408020:	b.hi	40809c <__fxstatat@plt+0x614c>  // b.pmore
  408024:	cmp	w25, #0x45
  408028:	b.eq	40834c <__fxstatat@plt+0x63fc>  // b.none
  40802c:	b.ls	408078 <__fxstatat@plt+0x6128>  // b.plast
  408030:	cmp	w25, #0x47
  408034:	b.eq	408120 <__fxstatat@plt+0x61d0>  // b.none
  408038:	cmp	w25, #0x4b
  40803c:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  408040:	sxtw	x19, w22
  408044:	umulh	x0, x26, x20
  408048:	cbnz	x0, 4081c4 <__fxstatat@plt+0x6274>
  40804c:	mul	x26, x26, x20
  408050:	add	x0, x28, x19
  408054:	str	x0, [x24]
  408058:	orr	w0, w27, #0x2
  40805c:	ldrb	w1, [x28, x19]
  408060:	cmp	w1, #0x0
  408064:	csel	w27, w0, w27, ne  // ne = any
  408068:	b	407f64 <__fxstatat@plt+0x6014>
  40806c:	mov	w22, #0x1                   	// #1
  408070:	mov	x20, #0x400                 	// #1024
  408074:	b	40800c <__fxstatat@plt+0x60bc>
  408078:	sxtw	x19, w22
  40807c:	cmp	w25, #0x42
  408080:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  408084:	lsr	x0, x26, #54
  408088:	lsl	x26, x26, #10
  40808c:	cmp	x0, #0x0
  408090:	csinc	w27, w27, wzr, eq  // eq = none
  408094:	csinv	x26, x26, xzr, eq  // eq = none
  408098:	b	408050 <__fxstatat@plt+0x6100>
  40809c:	cmp	w25, #0x54
  4080a0:	b.eq	408374 <__fxstatat@plt+0x6424>  // b.none
  4080a4:	sxtw	x19, w22
  4080a8:	cmp	w25, #0x59
  4080ac:	b.ne	4080d4 <__fxstatat@plt+0x6184>  // b.any
  4080b0:	mov	w0, #0x8                   	// #8
  4080b4:	mov	w2, #0x0                   	// #0
  4080b8:	umulh	x1, x26, x20
  4080bc:	cbnz	x1, 40841c <__fxstatat@plt+0x64cc>
  4080c0:	mul	x26, x26, x20
  4080c4:	subs	w0, w0, #0x1
  4080c8:	b.ne	4080b8 <__fxstatat@plt+0x6168>  // b.any
  4080cc:	orr	w27, w27, w2
  4080d0:	b	408050 <__fxstatat@plt+0x6100>
  4080d4:	sxtw	x19, w22
  4080d8:	cmp	w25, #0x50
  4080dc:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  4080e0:	mov	w0, #0x5                   	// #5
  4080e4:	mov	w2, #0x0                   	// #0
  4080e8:	umulh	x1, x26, x20
  4080ec:	cbnz	x1, 408410 <__fxstatat@plt+0x64c0>
  4080f0:	mul	x26, x26, x20
  4080f4:	subs	w0, w0, #0x1
  4080f8:	b.ne	4080e8 <__fxstatat@plt+0x6198>  // b.any
  4080fc:	orr	w27, w27, w2
  408100:	b	408050 <__fxstatat@plt+0x6100>
  408104:	cmp	w25, #0x6b
  408108:	b.eq	408040 <__fxstatat@plt+0x60f0>  // b.none
  40810c:	b.hi	408178 <__fxstatat@plt+0x6228>  // b.pmore
  408110:	cmp	w25, #0x63
  408114:	b.eq	408344 <__fxstatat@plt+0x63f4>  // b.none
  408118:	cmp	w25, #0x67
  40811c:	b.ne	408154 <__fxstatat@plt+0x6204>  // b.any
  408120:	sxtw	x19, w22
  408124:	umulh	x0, x26, x20
  408128:	cbnz	x0, 408400 <__fxstatat@plt+0x64b0>
  40812c:	mul	x26, x26, x20
  408130:	umulh	x0, x26, x20
  408134:	cbnz	x0, 408400 <__fxstatat@plt+0x64b0>
  408138:	mul	x26, x26, x20
  40813c:	umulh	x0, x26, x20
  408140:	cbnz	x0, 408400 <__fxstatat@plt+0x64b0>
  408144:	mov	w0, #0x0                   	// #0
  408148:	mul	x26, x26, x20
  40814c:	orr	w27, w27, w0
  408150:	b	408050 <__fxstatat@plt+0x6100>
  408154:	sxtw	x19, w22
  408158:	cmp	w25, #0x62
  40815c:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  408160:	lsr	x0, x26, #55
  408164:	lsl	x26, x26, #9
  408168:	cmp	x0, #0x0
  40816c:	csinc	w27, w27, wzr, eq  // eq = none
  408170:	csinv	x26, x26, xzr, eq  // eq = none
  408174:	b	408050 <__fxstatat@plt+0x6100>
  408178:	cmp	w25, #0x74
  40817c:	b.eq	408374 <__fxstatat@plt+0x6424>  // b.none
  408180:	cmp	w25, #0x77
  408184:	sxtw	x19, w22
  408188:	b.ne	4081a4 <__fxstatat@plt+0x6254>  // b.any
  40818c:	lsr	x0, x26, #63
  408190:	lsl	x26, x26, #1
  408194:	cmp	x0, #0x0
  408198:	csinc	w27, w27, wzr, eq  // eq = none
  40819c:	csinv	x26, x26, xzr, eq  // eq = none
  4081a0:	b	408050 <__fxstatat@plt+0x6100>
  4081a4:	cmp	w25, #0x6d
  4081a8:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  4081ac:	sxtw	x19, w22
  4081b0:	umulh	x0, x26, x20
  4081b4:	cbnz	x0, 4081c4 <__fxstatat@plt+0x6274>
  4081b8:	mul	x26, x26, x20
  4081bc:	umulh	x0, x26, x20
  4081c0:	cbz	x0, 40804c <__fxstatat@plt+0x60fc>
  4081c4:	mov	w27, #0x1                   	// #1
  4081c8:	mov	x26, #0xffffffffffffffff    	// #-1
  4081cc:	b	408050 <__fxstatat@plt+0x6100>
  4081d0:	mov	x0, x23
  4081d4:	mov	w1, #0x30                  	// #48
  4081d8:	bl	401e20 <strchr@plt>
  4081dc:	cbz	x0, 40800c <__fxstatat@plt+0x60bc>
  4081e0:	ldrb	w0, [x28, #1]
  4081e4:	cmp	w0, #0x44
  4081e8:	b.eq	408294 <__fxstatat@plt+0x6344>  // b.none
  4081ec:	cmp	w0, #0x69
  4081f0:	b.eq	408254 <__fxstatat@plt+0x6304>  // b.none
  4081f4:	cmp	w0, #0x42
  4081f8:	b.eq	408294 <__fxstatat@plt+0x6344>  // b.none
  4081fc:	cmp	w25, #0x5a
  408200:	b.eq	408268 <__fxstatat@plt+0x6318>  // b.none
  408204:	b.hi	4082bc <__fxstatat@plt+0x636c>  // b.pmore
  408208:	cmp	w25, #0x4d
  40820c:	b.eq	4082b4 <__fxstatat@plt+0x6364>  // b.none
  408210:	b.hi	4082e8 <__fxstatat@plt+0x6398>  // b.pmore
  408214:	cmp	w25, #0x45
  408218:	b.eq	4083c4 <__fxstatat@plt+0x6474>  // b.none
  40821c:	b.ls	408304 <__fxstatat@plt+0x63b4>  // b.plast
  408220:	cmp	w25, #0x47
  408224:	b.eq	4083a4 <__fxstatat@plt+0x6454>  // b.none
  408228:	cmp	w25, #0x4b
  40822c:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  408230:	mov	x19, #0x1                   	// #1
  408234:	mov	x20, #0x400                 	// #1024
  408238:	b	408044 <__fxstatat@plt+0x60f4>
  40823c:	mov	w1, w25
  408240:	mov	x0, x23
  408244:	bl	401e20 <strchr@plt>
  408248:	cbnz	x0, 407fd8 <__fxstatat@plt+0x6088>
  40824c:	orr	w27, w27, #0x2
  408250:	b	407f64 <__fxstatat@plt+0x6014>
  408254:	ldrb	w1, [x28, #2]
  408258:	mov	w0, #0x3                   	// #3
  40825c:	cmp	w1, #0x42
  408260:	csel	w22, w19, w0, ne  // ne = any
  408264:	b	40800c <__fxstatat@plt+0x60bc>
  408268:	mov	x20, #0x400                 	// #1024
  40826c:	mov	w0, #0x7                   	// #7
  408270:	mov	w2, #0x0                   	// #0
  408274:	nop
  408278:	umulh	x1, x26, x20
  40827c:	cbnz	x1, 408434 <__fxstatat@plt+0x64e4>
  408280:	mul	x26, x26, x20
  408284:	subs	w0, w0, #0x1
  408288:	b.ne	408278 <__fxstatat@plt+0x6328>  // b.any
  40828c:	orr	w27, w27, w2
  408290:	b	408050 <__fxstatat@plt+0x6100>
  408294:	mov	w22, #0x2                   	// #2
  408298:	mov	x20, #0x3e8                 	// #1000
  40829c:	b	40800c <__fxstatat@plt+0x60bc>
  4082a0:	cmp	w25, #0x6b
  4082a4:	b.eq	408230 <__fxstatat@plt+0x62e0>  // b.none
  4082a8:	cmp	w25, #0x6d
  4082ac:	mov	x19, #0x1                   	// #1
  4082b0:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  4082b4:	mov	x20, #0x400                 	// #1024
  4082b8:	b	4081b0 <__fxstatat@plt+0x6260>
  4082bc:	cmp	w25, #0x67
  4082c0:	b.eq	4083d0 <__fxstatat@plt+0x6480>  // b.none
  4082c4:	b.ls	408318 <__fxstatat@plt+0x63c8>  // b.plast
  4082c8:	cmp	w25, #0x74
  4082cc:	b.eq	4083b8 <__fxstatat@plt+0x6468>  // b.none
  4082d0:	b.ls	4082a0 <__fxstatat@plt+0x6350>  // b.plast
  4082d4:	cmp	w25, #0x77
  4082d8:	mov	x19, #0x1                   	// #1
  4082dc:	b.eq	40818c <__fxstatat@plt+0x623c>  // b.none
  4082e0:	orr	w27, w27, #0x2
  4082e4:	b	407f64 <__fxstatat@plt+0x6014>
  4082e8:	cmp	w25, #0x54
  4082ec:	b.eq	4083b8 <__fxstatat@plt+0x6468>  // b.none
  4082f0:	cmp	w25, #0x59
  4082f4:	b.ne	408330 <__fxstatat@plt+0x63e0>  // b.any
  4082f8:	mov	x19, #0x1                   	// #1
  4082fc:	mov	x20, #0x400                 	// #1024
  408300:	b	4080b0 <__fxstatat@plt+0x6160>
  408304:	cmp	w25, #0x42
  408308:	mov	x19, #0x1                   	// #1
  40830c:	b.eq	408084 <__fxstatat@plt+0x6134>  // b.none
  408310:	orr	w27, w27, #0x2
  408314:	b	407f64 <__fxstatat@plt+0x6014>
  408318:	cmp	w25, #0x62
  40831c:	b.eq	4083b0 <__fxstatat@plt+0x6460>  // b.none
  408320:	cmp	w25, #0x63
  408324:	mov	x19, #0x1                   	// #1
  408328:	b.eq	408050 <__fxstatat@plt+0x6100>  // b.none
  40832c:	b	40824c <__fxstatat@plt+0x62fc>
  408330:	cmp	w25, #0x50
  408334:	b.ne	40824c <__fxstatat@plt+0x62fc>  // b.any
  408338:	mov	x19, #0x1                   	// #1
  40833c:	mov	x20, #0x400                 	// #1024
  408340:	b	4080e0 <__fxstatat@plt+0x6190>
  408344:	sxtw	x19, w22
  408348:	b	408050 <__fxstatat@plt+0x6100>
  40834c:	sxtw	x19, w22
  408350:	mov	w0, #0x6                   	// #6
  408354:	mov	w2, #0x0                   	// #0
  408358:	umulh	x1, x26, x20
  40835c:	cbnz	x1, 408428 <__fxstatat@plt+0x64d8>
  408360:	mul	x26, x26, x20
  408364:	subs	w0, w0, #0x1
  408368:	b.ne	408358 <__fxstatat@plt+0x6408>  // b.any
  40836c:	orr	w27, w27, w2
  408370:	b	408050 <__fxstatat@plt+0x6100>
  408374:	sxtw	x19, w22
  408378:	mov	w0, #0x4                   	// #4
  40837c:	mov	w2, #0x0                   	// #0
  408380:	umulh	x1, x26, x20
  408384:	cbnz	x1, 408440 <__fxstatat@plt+0x64f0>
  408388:	mul	x26, x26, x20
  40838c:	subs	w0, w0, #0x1
  408390:	b.ne	408380 <__fxstatat@plt+0x6430>  // b.any
  408394:	orr	w27, w27, w2
  408398:	b	408050 <__fxstatat@plt+0x6100>
  40839c:	sxtw	x19, w22
  4083a0:	b	40826c <__fxstatat@plt+0x631c>
  4083a4:	mov	x19, #0x1                   	// #1
  4083a8:	mov	x20, #0x400                 	// #1024
  4083ac:	b	408124 <__fxstatat@plt+0x61d4>
  4083b0:	mov	x19, #0x1                   	// #1
  4083b4:	b	408160 <__fxstatat@plt+0x6210>
  4083b8:	mov	x19, #0x1                   	// #1
  4083bc:	mov	x20, #0x400                 	// #1024
  4083c0:	b	408378 <__fxstatat@plt+0x6428>
  4083c4:	mov	x19, #0x1                   	// #1
  4083c8:	mov	x20, #0x400                 	// #1024
  4083cc:	b	408350 <__fxstatat@plt+0x6400>
  4083d0:	mov	x20, #0x400                 	// #1024
  4083d4:	b	408124 <__fxstatat@plt+0x61d4>
  4083d8:	adrp	x3, 40b000 <__fxstatat@plt+0x90b0>
  4083dc:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4083e0:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  4083e4:	add	x3, x3, #0xef0
  4083e8:	add	x1, x1, #0xeb8
  4083ec:	add	x0, x0, #0xec8
  4083f0:	mov	w2, #0x54                  	// #84
  4083f4:	stp	x25, x26, [sp, #64]
  4083f8:	stp	x27, x28, [sp, #80]
  4083fc:	bl	401ef0 <__assert_fail@plt>
  408400:	mov	w0, #0x1                   	// #1
  408404:	mov	x26, #0xffffffffffffffff    	// #-1
  408408:	orr	w27, w27, w0
  40840c:	b	408050 <__fxstatat@plt+0x6100>
  408410:	mov	w2, #0x1                   	// #1
  408414:	mov	x26, #0xffffffffffffffff    	// #-1
  408418:	b	4080f4 <__fxstatat@plt+0x61a4>
  40841c:	mov	w2, #0x1                   	// #1
  408420:	mov	x26, #0xffffffffffffffff    	// #-1
  408424:	b	4080c4 <__fxstatat@plt+0x6174>
  408428:	mov	w2, #0x1                   	// #1
  40842c:	mov	x26, #0xffffffffffffffff    	// #-1
  408430:	b	408364 <__fxstatat@plt+0x6414>
  408434:	mov	w2, #0x1                   	// #1
  408438:	mov	x26, #0xffffffffffffffff    	// #-1
  40843c:	b	408284 <__fxstatat@plt+0x6334>
  408440:	mov	w2, #0x1                   	// #1
  408444:	mov	x26, #0xffffffffffffffff    	// #-1
  408448:	b	40838c <__fxstatat@plt+0x643c>
  40844c:	nop
  408450:	stp	x29, x30, [sp, #-32]!
  408454:	mov	x29, sp
  408458:	stp	x19, x20, [sp, #16]
  40845c:	mov	x19, x0
  408460:	bl	401b50 <fileno@plt>
  408464:	tbnz	w0, #31, 4084c0 <__fxstatat@plt+0x6570>
  408468:	mov	x0, x19
  40846c:	bl	401ec0 <__freading@plt>
  408470:	cbnz	w0, 4084a4 <__fxstatat@plt+0x6554>
  408474:	mov	x0, x19
  408478:	bl	408738 <__fxstatat@plt+0x67e8>
  40847c:	cbz	w0, 4084c0 <__fxstatat@plt+0x6570>
  408480:	bl	401f00 <__errno_location@plt>
  408484:	mov	x20, x0
  408488:	mov	x0, x19
  40848c:	ldr	w19, [x20]
  408490:	bl	401b70 <fclose@plt>
  408494:	cbnz	w19, 4084d0 <__fxstatat@plt+0x6580>
  408498:	ldp	x19, x20, [sp, #16]
  40849c:	ldp	x29, x30, [sp], #32
  4084a0:	ret
  4084a4:	mov	x0, x19
  4084a8:	bl	401b50 <fileno@plt>
  4084ac:	mov	w2, #0x1                   	// #1
  4084b0:	mov	x1, #0x0                   	// #0
  4084b4:	bl	401b20 <lseek@plt>
  4084b8:	cmn	x0, #0x1
  4084bc:	b.ne	408474 <__fxstatat@plt+0x6524>  // b.any
  4084c0:	mov	x0, x19
  4084c4:	ldp	x19, x20, [sp, #16]
  4084c8:	ldp	x29, x30, [sp], #32
  4084cc:	b	401b70 <fclose@plt>
  4084d0:	mov	w0, #0xffffffff            	// #-1
  4084d4:	str	w19, [x20]
  4084d8:	b	408498 <__fxstatat@plt+0x6548>
  4084dc:	nop
  4084e0:	stp	x29, x30, [sp, #-112]!
  4084e4:	mov	w6, #0xffffffe0            	// #-32
  4084e8:	mov	x29, sp
  4084ec:	add	x7, sp, #0x50
  4084f0:	stp	x19, x20, [sp, #16]
  4084f4:	str	x7, [sp, #64]
  4084f8:	stp	w6, wzr, [sp, #72]
  4084fc:	stp	x2, x3, [sp, #80]
  408500:	add	x2, sp, #0x70
  408504:	stp	x2, x2, [sp, #48]
  408508:	stp	x4, x5, [sp, #96]
  40850c:	cbz	w1, 4085cc <__fxstatat@plt+0x667c>
  408510:	mov	w20, w0
  408514:	mov	w3, w1
  408518:	cmp	w1, #0x406
  40851c:	b.eq	4085e8 <__fxstatat@plt+0x6698>  // b.none
  408520:	cmp	w1, #0xb
  408524:	b.gt	408570 <__fxstatat@plt+0x6620>
  408528:	cmp	w1, #0x0
  40852c:	b.le	40859c <__fxstatat@plt+0x664c>
  408530:	mov	x1, #0x1                   	// #1
  408534:	mov	x2, #0x514                 	// #1300
  408538:	lsl	x1, x1, x3
  40853c:	tst	x1, x2
  408540:	b.ne	408664 <__fxstatat@plt+0x6714>  // b.any
  408544:	mov	x2, #0xa0a                 	// #2570
  408548:	tst	x1, x2
  40854c:	b.eq	40859c <__fxstatat@plt+0x664c>  // b.none
  408550:	mov	w1, w3
  408554:	mov	w0, w20
  408558:	bl	401e50 <fcntl@plt>
  40855c:	mov	w19, w0
  408560:	mov	w0, w19
  408564:	ldp	x19, x20, [sp, #16]
  408568:	ldp	x29, x30, [sp], #112
  40856c:	ret
  408570:	sub	w0, w1, #0x400
  408574:	cmp	w0, #0xa
  408578:	b.hi	40859c <__fxstatat@plt+0x664c>  // b.pmore
  40857c:	mov	x1, #0x1                   	// #1
  408580:	mov	x2, #0x2c5                 	// #709
  408584:	lsl	x1, x1, x0
  408588:	tst	x1, x2
  40858c:	b.ne	408664 <__fxstatat@plt+0x6714>  // b.any
  408590:	mov	x2, #0x502                 	// #1282
  408594:	tst	x1, x2
  408598:	b.ne	408550 <__fxstatat@plt+0x6600>  // b.any
  40859c:	ldr	w0, [sp, #72]
  4085a0:	ldr	x1, [sp, #48]
  4085a4:	tbnz	w0, #31, 408710 <__fxstatat@plt+0x67c0>
  4085a8:	ldr	x2, [x1]
  4085ac:	mov	w0, w20
  4085b0:	mov	w1, w3
  4085b4:	bl	401e50 <fcntl@plt>
  4085b8:	mov	w19, w0
  4085bc:	mov	w0, w19
  4085c0:	ldp	x19, x20, [sp, #16]
  4085c4:	ldp	x29, x30, [sp], #112
  4085c8:	ret
  4085cc:	ldr	w2, [sp, #80]
  4085d0:	bl	401e50 <fcntl@plt>
  4085d4:	mov	w19, w0
  4085d8:	mov	w0, w19
  4085dc:	ldp	x19, x20, [sp, #16]
  4085e0:	ldp	x29, x30, [sp], #112
  4085e4:	ret
  4085e8:	stp	x21, x22, [sp, #32]
  4085ec:	adrp	x21, 41e000 <__fxstatat@plt+0x1c0b0>
  4085f0:	mov	w2, #0xffffffe8            	// #-24
  4085f4:	str	w2, [sp, #72]
  4085f8:	ldr	w2, [x21, #1168]
  4085fc:	ldr	w22, [sp, #80]
  408600:	tbnz	w2, #31, 408630 <__fxstatat@plt+0x66e0>
  408604:	mov	w2, w22
  408608:	bl	401e50 <fcntl@plt>
  40860c:	mov	w19, w0
  408610:	tbnz	w0, #31, 408694 <__fxstatat@plt+0x6744>
  408614:	mov	w0, #0x1                   	// #1
  408618:	str	w0, [x21, #1168]
  40861c:	mov	w0, w19
  408620:	ldp	x19, x20, [sp, #16]
  408624:	ldp	x21, x22, [sp, #32]
  408628:	ldp	x29, x30, [sp], #112
  40862c:	ret
  408630:	mov	w2, w22
  408634:	mov	w1, #0x0                   	// #0
  408638:	bl	401e50 <fcntl@plt>
  40863c:	mov	w19, w0
  408640:	tbnz	w0, #31, 408650 <__fxstatat@plt+0x6700>
  408644:	ldr	w0, [x21, #1168]
  408648:	cmn	w0, #0x1
  40864c:	b.eq	4086c4 <__fxstatat@plt+0x6774>  // b.none
  408650:	mov	w0, w19
  408654:	ldp	x19, x20, [sp, #16]
  408658:	ldp	x21, x22, [sp, #32]
  40865c:	ldp	x29, x30, [sp], #112
  408660:	ret
  408664:	ldr	w0, [sp, #72]
  408668:	ldr	x1, [sp, #48]
  40866c:	tbnz	w0, #31, 408724 <__fxstatat@plt+0x67d4>
  408670:	ldr	w2, [x1]
  408674:	mov	w0, w20
  408678:	mov	w1, w3
  40867c:	bl	401e50 <fcntl@plt>
  408680:	mov	w19, w0
  408684:	mov	w0, w19
  408688:	ldp	x19, x20, [sp, #16]
  40868c:	ldp	x29, x30, [sp], #112
  408690:	ret
  408694:	bl	401f00 <__errno_location@plt>
  408698:	ldr	w0, [x0]
  40869c:	cmp	w0, #0x16
  4086a0:	b.ne	408614 <__fxstatat@plt+0x66c4>  // b.any
  4086a4:	mov	w2, w22
  4086a8:	mov	w0, w20
  4086ac:	mov	w1, #0x0                   	// #0
  4086b0:	bl	401e50 <fcntl@plt>
  4086b4:	mov	w19, w0
  4086b8:	tbnz	w0, #31, 408650 <__fxstatat@plt+0x6700>
  4086bc:	mov	w0, #0xffffffff            	// #-1
  4086c0:	str	w0, [x21, #1168]
  4086c4:	mov	w0, w19
  4086c8:	mov	w1, #0x1                   	// #1
  4086cc:	bl	401e50 <fcntl@plt>
  4086d0:	tbnz	w0, #31, 4086ec <__fxstatat@plt+0x679c>
  4086d4:	orr	w2, w0, #0x1
  4086d8:	mov	w1, #0x2                   	// #2
  4086dc:	mov	w0, w19
  4086e0:	bl	401e50 <fcntl@plt>
  4086e4:	cmn	w0, #0x1
  4086e8:	b.ne	408650 <__fxstatat@plt+0x6700>  // b.any
  4086ec:	bl	401f00 <__errno_location@plt>
  4086f0:	mov	x20, x0
  4086f4:	mov	w0, w19
  4086f8:	mov	w19, #0xffffffff            	// #-1
  4086fc:	ldr	w21, [x20]
  408700:	bl	401cd0 <close@plt>
  408704:	str	w21, [x20]
  408708:	ldp	x21, x22, [sp, #32]
  40870c:	b	408560 <__fxstatat@plt+0x6610>
  408710:	cmn	w0, #0x7
  408714:	b.ge	4085a8 <__fxstatat@plt+0x6658>  // b.tcont
  408718:	ldr	x1, [sp, #56]
  40871c:	add	x1, x1, w0, sxtw
  408720:	b	4085a8 <__fxstatat@plt+0x6658>
  408724:	cmn	w0, #0x7
  408728:	b.ge	408670 <__fxstatat@plt+0x6720>  // b.tcont
  40872c:	ldr	x1, [sp, #56]
  408730:	add	x1, x1, w0, sxtw
  408734:	b	408670 <__fxstatat@plt+0x6720>
  408738:	stp	x29, x30, [sp, #-32]!
  40873c:	mov	x29, sp
  408740:	str	x19, [sp, #16]
  408744:	mov	x19, x0
  408748:	cbz	x0, 40875c <__fxstatat@plt+0x680c>
  40874c:	bl	401ec0 <__freading@plt>
  408750:	cbz	w0, 40875c <__fxstatat@plt+0x680c>
  408754:	ldr	w0, [x19]
  408758:	tbnz	w0, #8, 40876c <__fxstatat@plt+0x681c>
  40875c:	mov	x0, x19
  408760:	ldr	x19, [sp, #16]
  408764:	ldp	x29, x30, [sp], #32
  408768:	b	401e60 <fflush@plt>
  40876c:	mov	x0, x19
  408770:	mov	w2, #0x1                   	// #1
  408774:	mov	x1, #0x0                   	// #0
  408778:	bl	408790 <__fxstatat@plt+0x6840>
  40877c:	mov	x0, x19
  408780:	ldr	x19, [sp, #16]
  408784:	ldp	x29, x30, [sp], #32
  408788:	b	401e60 <fflush@plt>
  40878c:	nop
  408790:	stp	x29, x30, [sp, #-48]!
  408794:	mov	x29, sp
  408798:	ldp	x3, x4, [x0, #8]
  40879c:	str	x19, [sp, #16]
  4087a0:	mov	x19, x0
  4087a4:	cmp	x4, x3
  4087a8:	b.eq	4087bc <__fxstatat@plt+0x686c>  // b.none
  4087ac:	mov	x0, x19
  4087b0:	ldr	x19, [sp, #16]
  4087b4:	ldp	x29, x30, [sp], #48
  4087b8:	b	401db0 <fseeko@plt>
  4087bc:	ldp	x3, x4, [x0, #32]
  4087c0:	cmp	x4, x3
  4087c4:	b.ne	4087ac <__fxstatat@plt+0x685c>  // b.any
  4087c8:	ldr	x3, [x0, #72]
  4087cc:	cbnz	x3, 4087ac <__fxstatat@plt+0x685c>
  4087d0:	str	x1, [sp, #32]
  4087d4:	str	w2, [sp, #44]
  4087d8:	bl	401b50 <fileno@plt>
  4087dc:	ldr	w2, [sp, #44]
  4087e0:	ldr	x1, [sp, #32]
  4087e4:	bl	401b20 <lseek@plt>
  4087e8:	mov	x1, x0
  4087ec:	cmn	x0, #0x1
  4087f0:	b.eq	408808 <__fxstatat@plt+0x68b8>  // b.none
  4087f4:	ldr	w2, [x19]
  4087f8:	mov	w0, #0x0                   	// #0
  4087fc:	str	x1, [x19, #144]
  408800:	and	w1, w2, #0xffffffef
  408804:	str	w1, [x19]
  408808:	ldr	x19, [sp, #16]
  40880c:	ldp	x29, x30, [sp], #48
  408810:	ret
  408814:	nop
  408818:	stp	x29, x30, [sp, #-64]!
  40881c:	cmp	x0, #0x0
  408820:	add	x4, sp, #0x3c
  408824:	mov	x29, sp
  408828:	stp	x19, x20, [sp, #16]
  40882c:	csel	x19, x4, x0, eq  // eq = none
  408830:	mov	x20, x2
  408834:	mov	x0, x19
  408838:	str	x21, [sp, #32]
  40883c:	mov	x21, x1
  408840:	bl	401a60 <mbrtowc@plt>
  408844:	cmp	x20, #0x0
  408848:	mov	x20, x0
  40884c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  408850:	b.hi	408868 <__fxstatat@plt+0x6918>  // b.pmore
  408854:	mov	x0, x20
  408858:	ldp	x19, x20, [sp, #16]
  40885c:	ldr	x21, [sp, #32]
  408860:	ldp	x29, x30, [sp], #64
  408864:	ret
  408868:	mov	w0, #0x0                   	// #0
  40886c:	bl	4089d0 <__fxstatat@plt+0x6a80>
  408870:	tst	w0, #0xff
  408874:	b.ne	408854 <__fxstatat@plt+0x6904>  // b.any
  408878:	ldrb	w0, [x21]
  40887c:	mov	x20, #0x1                   	// #1
  408880:	str	w0, [x19]
  408884:	mov	x0, x20
  408888:	ldp	x19, x20, [sp, #16]
  40888c:	ldr	x21, [sp, #32]
  408890:	ldp	x29, x30, [sp], #64
  408894:	ret
  408898:	stp	x29, x30, [sp, #-32]!
  40889c:	mov	x29, sp
  4088a0:	stp	x19, x20, [sp, #16]
  4088a4:	mov	x19, x0
  4088a8:	bl	401b30 <__fpending@plt>
  4088ac:	mov	x20, x0
  4088b0:	mov	x0, x19
  4088b4:	ldr	w19, [x19]
  4088b8:	and	w19, w19, #0x20
  4088bc:	bl	408450 <__fxstatat@plt+0x6500>
  4088c0:	cbnz	w19, 4088e8 <__fxstatat@plt+0x6998>
  4088c4:	cbz	w0, 4088dc <__fxstatat@plt+0x698c>
  4088c8:	cbnz	x20, 408900 <__fxstatat@plt+0x69b0>
  4088cc:	bl	401f00 <__errno_location@plt>
  4088d0:	ldr	w0, [x0]
  4088d4:	cmp	w0, #0x9
  4088d8:	csetm	w0, ne  // ne = any
  4088dc:	ldp	x19, x20, [sp, #16]
  4088e0:	ldp	x29, x30, [sp], #32
  4088e4:	ret
  4088e8:	cbnz	w0, 408900 <__fxstatat@plt+0x69b0>
  4088ec:	bl	401f00 <__errno_location@plt>
  4088f0:	mov	x1, x0
  4088f4:	mov	w0, #0xffffffff            	// #-1
  4088f8:	str	wzr, [x1]
  4088fc:	b	4088dc <__fxstatat@plt+0x698c>
  408900:	mov	w0, #0xffffffff            	// #-1
  408904:	b	4088dc <__fxstatat@plt+0x698c>
  408908:	stp	x29, x30, [sp, #-48]!
  40890c:	mov	x29, sp
  408910:	stp	x19, x20, [sp, #16]
  408914:	mov	x20, x1
  408918:	bl	401bb0 <fopen@plt>
  40891c:	mov	x19, x0
  408920:	cbz	x0, 408930 <__fxstatat@plt+0x69e0>
  408924:	bl	401b50 <fileno@plt>
  408928:	cmp	w0, #0x2
  40892c:	b.ls	408940 <__fxstatat@plt+0x69f0>  // b.plast
  408930:	mov	x0, x19
  408934:	ldp	x19, x20, [sp, #16]
  408938:	ldp	x29, x30, [sp], #48
  40893c:	ret
  408940:	str	x21, [sp, #32]
  408944:	bl	408a70 <__fxstatat@plt+0x6b20>
  408948:	mov	w21, w0
  40894c:	tbnz	w0, #31, 4089a8 <__fxstatat@plt+0x6a58>
  408950:	mov	x0, x19
  408954:	bl	408450 <__fxstatat@plt+0x6500>
  408958:	cbnz	w0, 408984 <__fxstatat@plt+0x6a34>
  40895c:	mov	x1, x20
  408960:	mov	w0, w21
  408964:	bl	401c70 <fdopen@plt>
  408968:	mov	x19, x0
  40896c:	cbz	x0, 408984 <__fxstatat@plt+0x6a34>
  408970:	mov	x0, x19
  408974:	ldp	x19, x20, [sp, #16]
  408978:	ldr	x21, [sp, #32]
  40897c:	ldp	x29, x30, [sp], #48
  408980:	ret
  408984:	bl	401f00 <__errno_location@plt>
  408988:	mov	x20, x0
  40898c:	mov	w0, w21
  408990:	mov	x19, #0x0                   	// #0
  408994:	ldr	w21, [x20]
  408998:	bl	401cd0 <close@plt>
  40899c:	str	w21, [x20]
  4089a0:	ldr	x21, [sp, #32]
  4089a4:	b	408930 <__fxstatat@plt+0x69e0>
  4089a8:	bl	401f00 <__errno_location@plt>
  4089ac:	mov	x20, x0
  4089b0:	mov	x0, x19
  4089b4:	mov	x19, #0x0                   	// #0
  4089b8:	ldr	w21, [x20]
  4089bc:	bl	408450 <__fxstatat@plt+0x6500>
  4089c0:	str	w21, [x20]
  4089c4:	ldr	x21, [sp, #32]
  4089c8:	b	408930 <__fxstatat@plt+0x69e0>
  4089cc:	nop
  4089d0:	stp	x29, x30, [sp, #-16]!
  4089d4:	mov	x1, #0x0                   	// #0
  4089d8:	mov	x29, sp
  4089dc:	bl	401f40 <setlocale@plt>
  4089e0:	mov	w1, #0x1                   	// #1
  4089e4:	cbz	x0, 408a08 <__fxstatat@plt+0x6ab8>
  4089e8:	ldrb	w1, [x0]
  4089ec:	cmp	w1, #0x43
  4089f0:	b.eq	408a14 <__fxstatat@plt+0x6ac4>  // b.none
  4089f4:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  4089f8:	add	x1, x1, #0xf00
  4089fc:	bl	401d90 <strcmp@plt>
  408a00:	cmp	w0, #0x0
  408a04:	cset	w1, ne  // ne = any
  408a08:	mov	w0, w1
  408a0c:	ldp	x29, x30, [sp], #16
  408a10:	ret
  408a14:	ldrb	w2, [x0, #1]
  408a18:	mov	w1, #0x0                   	// #0
  408a1c:	cbnz	w2, 4089f4 <__fxstatat@plt+0x6aa4>
  408a20:	mov	w0, w1
  408a24:	ldp	x29, x30, [sp], #16
  408a28:	ret
  408a2c:	nop
  408a30:	stp	x29, x30, [sp, #-16]!
  408a34:	mov	w0, #0xe                   	// #14
  408a38:	mov	x29, sp
  408a3c:	bl	401ba0 <nl_langinfo@plt>
  408a40:	cbz	x0, 408a60 <__fxstatat@plt+0x6b10>
  408a44:	ldrb	w2, [x0]
  408a48:	adrp	x1, 40b000 <__fxstatat@plt+0x90b0>
  408a4c:	add	x1, x1, #0xf08
  408a50:	cmp	w2, #0x0
  408a54:	csel	x0, x1, x0, eq  // eq = none
  408a58:	ldp	x29, x30, [sp], #16
  408a5c:	ret
  408a60:	ldp	x29, x30, [sp], #16
  408a64:	adrp	x0, 40b000 <__fxstatat@plt+0x90b0>
  408a68:	add	x0, x0, #0xf08
  408a6c:	ret
  408a70:	mov	w2, #0x3                   	// #3
  408a74:	mov	w1, #0x0                   	// #0
  408a78:	b	4084e0 <__fxstatat@plt+0x6590>
  408a7c:	nop
  408a80:	stp	x29, x30, [sp, #-48]!
  408a84:	mov	x29, sp
  408a88:	str	q0, [sp, #16]
  408a8c:	str	q1, [sp, #32]
  408a90:	ldp	x2, x0, [sp, #16]
  408a94:	ldp	x5, x3, [sp, #32]
  408a98:	mrs	x10, fpcr
  408a9c:	lsr	x1, x0, #63
  408aa0:	ubfx	x6, x0, #0, #48
  408aa4:	and	w13, w1, #0xff
  408aa8:	mov	x14, x1
  408aac:	ubfx	x7, x0, #48, #15
  408ab0:	cbz	w7, 408ed0 <__fxstatat@plt+0x6f80>
  408ab4:	mov	w4, #0x7fff                	// #32767
  408ab8:	cmp	w7, w4
  408abc:	b.eq	408f18 <__fxstatat@plt+0x6fc8>  // b.none
  408ac0:	and	x7, x7, #0xffff
  408ac4:	extr	x6, x6, x2, #61
  408ac8:	mov	x15, #0xffffffffffffc001    	// #-16383
  408acc:	orr	x4, x6, #0x8000000000000
  408ad0:	add	x7, x7, x15
  408ad4:	lsl	x2, x2, #3
  408ad8:	mov	x1, #0x0                   	// #0
  408adc:	mov	x16, #0x0                   	// #0
  408ae0:	mov	w0, #0x0                   	// #0
  408ae4:	lsr	x8, x3, #63
  408ae8:	ubfx	x6, x3, #0, #48
  408aec:	and	w15, w8, #0xff
  408af0:	ubfx	x9, x3, #48, #15
  408af4:	cbz	w9, 408e8c <__fxstatat@plt+0x6f3c>
  408af8:	mov	w11, #0x7fff                	// #32767
  408afc:	cmp	w9, w11
  408b00:	b.eq	408bc4 <__fxstatat@plt+0x6c74>  // b.none
  408b04:	and	x9, x9, #0xffff
  408b08:	extr	x6, x6, x5, #61
  408b0c:	mov	x12, #0xffffffffffffc001    	// #-16383
  408b10:	orr	x6, x6, #0x8000000000000
  408b14:	add	x9, x9, x12
  408b18:	lsl	x5, x5, #3
  408b1c:	sub	x7, x7, x9
  408b20:	mov	x9, #0x0                   	// #0
  408b24:	eor	w11, w13, w15
  408b28:	cmp	x1, #0x9
  408b2c:	and	x3, x11, #0xff
  408b30:	mov	x12, x3
  408b34:	b.gt	408e64 <__fxstatat@plt+0x6f14>
  408b38:	cmp	x1, #0x7
  408b3c:	b.gt	409024 <__fxstatat@plt+0x70d4>
  408b40:	cmp	x1, #0x3
  408b44:	b.eq	408b60 <__fxstatat@plt+0x6c10>  // b.none
  408b48:	b.le	408e34 <__fxstatat@plt+0x6ee4>
  408b4c:	cmp	x1, #0x5
  408b50:	b.eq	408e74 <__fxstatat@plt+0x6f24>  // b.none
  408b54:	b.le	408c58 <__fxstatat@plt+0x6d08>
  408b58:	cmp	x1, #0x6
  408b5c:	b.eq	408c28 <__fxstatat@plt+0x6cd8>  // b.none
  408b60:	cmp	x9, #0x1
  408b64:	b.eq	408fa8 <__fxstatat@plt+0x7058>  // b.none
  408b68:	cbz	x9, 408b7c <__fxstatat@plt+0x6c2c>
  408b6c:	cmp	x9, #0x2
  408b70:	b.eq	4091ac <__fxstatat@plt+0x725c>  // b.none
  408b74:	cmp	x9, #0x3
  408b78:	b.eq	409194 <__fxstatat@plt+0x7244>  // b.none
  408b7c:	mov	x1, #0x3fff                	// #16383
  408b80:	mov	x12, x8
  408b84:	add	x3, x7, x1
  408b88:	cmp	x3, #0x0
  408b8c:	b.le	409068 <__fxstatat@plt+0x7118>
  408b90:	tst	x5, #0x7
  408b94:	b.ne	408fd8 <__fxstatat@plt+0x7088>  // b.any
  408b98:	and	w11, w12, #0x1
  408b9c:	tbz	x6, #52, 408ba8 <__fxstatat@plt+0x6c58>
  408ba0:	and	x6, x6, #0xffefffffffffffff
  408ba4:	add	x3, x7, #0x4, lsl #12
  408ba8:	mov	x1, #0x7ffe                	// #32766
  408bac:	cmp	x3, x1
  408bb0:	b.gt	409150 <__fxstatat@plt+0x7200>
  408bb4:	and	w1, w3, #0x7fff
  408bb8:	extr	x2, x6, x5, #3
  408bbc:	ubfx	x6, x6, #3, #48
  408bc0:	b	408c34 <__fxstatat@plt+0x6ce4>
  408bc4:	mov	x9, #0xffffffffffff8001    	// #-32767
  408bc8:	orr	x3, x6, x5
  408bcc:	add	x7, x7, x9
  408bd0:	cbz	x3, 408f4c <__fxstatat@plt+0x6ffc>
  408bd4:	tst	x6, #0x800000000000
  408bd8:	orr	x1, x1, #0x3
  408bdc:	csinc	w0, w0, wzr, ne  // ne = any
  408be0:	mov	x9, #0x3                   	// #3
  408be4:	eor	w11, w13, w15
  408be8:	cmp	x1, #0x9
  408bec:	and	x3, x11, #0xff
  408bf0:	mov	x12, x3
  408bf4:	b.le	408b38 <__fxstatat@plt+0x6be8>
  408bf8:	cmp	x1, #0xf
  408bfc:	b.ne	408e64 <__fxstatat@plt+0x6f14>  // b.any
  408c00:	tbz	x4, #47, 409010 <__fxstatat@plt+0x70c0>
  408c04:	tbnz	x6, #47, 409010 <__fxstatat@plt+0x70c0>
  408c08:	orr	x6, x6, #0x800000000000
  408c0c:	mov	w11, w15
  408c10:	and	x6, x6, #0xffffffffffff
  408c14:	mov	x2, x5
  408c18:	mov	w1, #0x7fff                	// #32767
  408c1c:	b	408c34 <__fxstatat@plt+0x6ce4>
  408c20:	cmp	x1, #0x2
  408c24:	b.ne	408c60 <__fxstatat@plt+0x6d10>  // b.any
  408c28:	mov	w1, #0x0                   	// #0
  408c2c:	mov	x6, #0x0                   	// #0
  408c30:	mov	x2, #0x0                   	// #0
  408c34:	mov	x5, #0x0                   	// #0
  408c38:	orr	w1, w1, w11, lsl #15
  408c3c:	bfxil	x5, x6, #0, #48
  408c40:	fmov	d0, x2
  408c44:	bfi	x5, x1, #48, #16
  408c48:	fmov	v0.d[1], x5
  408c4c:	cbnz	w0, 408e54 <__fxstatat@plt+0x6f04>
  408c50:	ldp	x29, x30, [sp], #48
  408c54:	ret
  408c58:	cmp	x1, #0x4
  408c5c:	b.eq	408c28 <__fxstatat@plt+0x6cd8>  // b.none
  408c60:	cmp	x4, x6
  408c64:	b.ls	408fbc <__fxstatat@plt+0x706c>  // b.plast
  408c68:	lsr	x3, x4, #1
  408c6c:	extr	x8, x4, x2, #1
  408c70:	lsl	x2, x2, #63
  408c74:	ubfx	x14, x6, #20, #32
  408c78:	extr	x9, x6, x5, #52
  408c7c:	lsl	x13, x5, #12
  408c80:	and	x15, x9, #0xffffffff
  408c84:	udiv	x5, x3, x14
  408c88:	msub	x3, x5, x14, x3
  408c8c:	mul	x1, x15, x5
  408c90:	extr	x3, x3, x8, #32
  408c94:	cmp	x1, x3
  408c98:	b.ls	408cac <__fxstatat@plt+0x6d5c>  // b.plast
  408c9c:	adds	x3, x9, x3
  408ca0:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  408ca4:	b.hi	40928c <__fxstatat@plt+0x733c>  // b.pmore
  408ca8:	sub	x5, x5, #0x1
  408cac:	sub	x3, x3, x1
  408cb0:	mov	x4, x8
  408cb4:	udiv	x1, x3, x14
  408cb8:	msub	x3, x1, x14, x3
  408cbc:	mul	x6, x15, x1
  408cc0:	bfi	x4, x3, #32, #32
  408cc4:	cmp	x6, x4
  408cc8:	b.ls	408cdc <__fxstatat@plt+0x6d8c>  // b.plast
  408ccc:	adds	x4, x9, x4
  408cd0:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  408cd4:	b.hi	409280 <__fxstatat@plt+0x7330>  // b.pmore
  408cd8:	sub	x1, x1, #0x1
  408cdc:	orr	x8, x1, x5, lsl #32
  408ce0:	and	x17, x13, #0xffffffff
  408ce4:	and	x1, x8, #0xffffffff
  408ce8:	lsr	x16, x13, #32
  408cec:	lsr	x5, x8, #32
  408cf0:	sub	x4, x4, x6
  408cf4:	mov	x18, #0x100000000           	// #4294967296
  408cf8:	mul	x3, x1, x17
  408cfc:	mul	x30, x5, x17
  408d00:	madd	x6, x16, x1, x30
  408d04:	and	x1, x3, #0xffffffff
  408d08:	mul	x5, x5, x16
  408d0c:	add	x3, x6, x3, lsr #32
  408d10:	add	x6, x5, x18
  408d14:	cmp	x30, x3
  408d18:	csel	x5, x6, x5, hi  // hi = pmore
  408d1c:	add	x1, x1, x3, lsl #32
  408d20:	add	x5, x5, x3, lsr #32
  408d24:	cmp	x4, x5
  408d28:	b.cc	409034 <__fxstatat@plt+0x70e4>  // b.lo, b.ul, b.last
  408d2c:	ccmp	x2, x1, #0x2, eq  // eq = none
  408d30:	mov	x6, x8
  408d34:	b.cc	409034 <__fxstatat@plt+0x70e4>  // b.lo, b.ul, b.last
  408d38:	subs	x8, x2, x1
  408d3c:	mov	x3, #0x3fff                	// #16383
  408d40:	cmp	x2, x1
  408d44:	add	x3, x7, x3
  408d48:	sbc	x4, x4, x5
  408d4c:	cmp	x9, x4
  408d50:	b.eq	409298 <__fxstatat@plt+0x7348>  // b.none
  408d54:	udiv	x5, x4, x14
  408d58:	msub	x4, x5, x14, x4
  408d5c:	mul	x2, x15, x5
  408d60:	extr	x1, x4, x8, #32
  408d64:	cmp	x2, x1
  408d68:	b.ls	408d7c <__fxstatat@plt+0x6e2c>  // b.plast
  408d6c:	adds	x1, x9, x1
  408d70:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  408d74:	b.hi	409350 <__fxstatat@plt+0x7400>  // b.pmore
  408d78:	sub	x5, x5, #0x1
  408d7c:	sub	x1, x1, x2
  408d80:	udiv	x2, x1, x14
  408d84:	msub	x1, x2, x14, x1
  408d88:	mul	x15, x15, x2
  408d8c:	bfi	x8, x1, #32, #32
  408d90:	mov	x1, x8
  408d94:	cmp	x15, x8
  408d98:	b.ls	408dac <__fxstatat@plt+0x6e5c>  // b.plast
  408d9c:	adds	x1, x9, x8
  408da0:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  408da4:	b.hi	40935c <__fxstatat@plt+0x740c>  // b.pmore
  408da8:	sub	x2, x2, #0x1
  408dac:	orr	x5, x2, x5, lsl #32
  408db0:	mov	x11, #0x100000000           	// #4294967296
  408db4:	and	x4, x5, #0xffffffff
  408db8:	sub	x1, x1, x15
  408dbc:	lsr	x14, x5, #32
  408dc0:	mul	x2, x17, x4
  408dc4:	mul	x17, x14, x17
  408dc8:	madd	x4, x16, x4, x17
  408dcc:	and	x8, x2, #0xffffffff
  408dd0:	mul	x16, x16, x14
  408dd4:	add	x2, x4, x2, lsr #32
  408dd8:	add	x4, x16, x11
  408ddc:	cmp	x17, x2
  408de0:	csel	x16, x4, x16, hi  // hi = pmore
  408de4:	add	x4, x8, x2, lsl #32
  408de8:	add	x16, x16, x2, lsr #32
  408dec:	cmp	x1, x16
  408df0:	b.cs	4091d0 <__fxstatat@plt+0x7280>  // b.hs, b.nlast
  408df4:	adds	x2, x9, x1
  408df8:	sub	x8, x5, #0x1
  408dfc:	mov	x1, x2
  408e00:	b.cs	408e14 <__fxstatat@plt+0x6ec4>  // b.hs, b.nlast
  408e04:	cmp	x2, x16
  408e08:	b.cc	4092d0 <__fxstatat@plt+0x7380>  // b.lo, b.ul, b.last
  408e0c:	ccmp	x13, x4, #0x2, eq  // eq = none
  408e10:	b.cc	4092d0 <__fxstatat@plt+0x7380>  // b.lo, b.ul, b.last
  408e14:	cmp	x13, x4
  408e18:	mov	x5, x8
  408e1c:	cset	w2, ne  // ne = any
  408e20:	cmp	w2, #0x0
  408e24:	orr	x2, x5, #0x1
  408e28:	ccmp	x1, x16, #0x0, eq  // eq = none
  408e2c:	csel	x5, x2, x5, ne  // ne = any
  408e30:	b	408b88 <__fxstatat@plt+0x6c38>
  408e34:	cmp	x1, #0x1
  408e38:	b.ne	408c20 <__fxstatat@plt+0x6cd0>  // b.any
  408e3c:	mov	x4, #0x0                   	// #0
  408e40:	fmov	d0, x4
  408e44:	lsl	x3, x3, #63
  408e48:	orr	w0, w0, #0x2
  408e4c:	orr	x5, x3, #0x7fff000000000000
  408e50:	fmov	v0.d[1], x5
  408e54:	str	q0, [sp, #16]
  408e58:	bl	409ff8 <__fxstatat@plt+0x80a8>
  408e5c:	ldr	q0, [sp, #16]
  408e60:	b	408c50 <__fxstatat@plt+0x6d00>
  408e64:	cmp	x1, #0xb
  408e68:	b.gt	408f38 <__fxstatat@plt+0x6fe8>
  408e6c:	cmp	x1, #0xa
  408e70:	b.ne	408b60 <__fxstatat@plt+0x6c10>  // b.any
  408e74:	mov	w11, #0x0                   	// #0
  408e78:	mov	x6, #0xffffffffffff        	// #281474976710655
  408e7c:	mov	x2, #0xffffffffffffffff    	// #-1
  408e80:	mov	w0, #0x1                   	// #1
  408e84:	mov	w1, #0x7fff                	// #32767
  408e88:	b	408c34 <__fxstatat@plt+0x6ce4>
  408e8c:	orr	x3, x6, x5
  408e90:	cbz	x3, 408f78 <__fxstatat@plt+0x7028>
  408e94:	cbz	x6, 40912c <__fxstatat@plt+0x71dc>
  408e98:	clz	x3, x6
  408e9c:	sub	x9, x3, #0xf
  408ea0:	add	w12, w9, #0x3
  408ea4:	mov	w11, #0x3d                  	// #61
  408ea8:	sub	w9, w11, w9
  408eac:	lsl	x6, x6, x12
  408eb0:	lsr	x9, x5, x9
  408eb4:	orr	x6, x9, x6
  408eb8:	lsl	x5, x5, x12
  408ebc:	add	x7, x3, x7
  408ec0:	mov	x11, #0x3fef                	// #16367
  408ec4:	mov	x9, #0x0                   	// #0
  408ec8:	add	x7, x7, x11
  408ecc:	b	408b24 <__fxstatat@plt+0x6bd4>
  408ed0:	orr	x4, x6, x2
  408ed4:	cbz	x4, 408f60 <__fxstatat@plt+0x7010>
  408ed8:	cbz	x6, 409108 <__fxstatat@plt+0x71b8>
  408edc:	clz	x0, x6
  408ee0:	sub	x4, x0, #0xf
  408ee4:	add	w7, w4, #0x3
  408ee8:	mov	w1, #0x3d                  	// #61
  408eec:	sub	w4, w1, w4
  408ef0:	lsl	x6, x6, x7
  408ef4:	lsr	x4, x2, x4
  408ef8:	orr	x4, x4, x6
  408efc:	lsl	x2, x2, x7
  408f00:	mov	x7, #0xffffffffffffc011    	// #-16367
  408f04:	mov	x1, #0x0                   	// #0
  408f08:	sub	x7, x7, x0
  408f0c:	mov	x16, #0x0                   	// #0
  408f10:	mov	w0, #0x0                   	// #0
  408f14:	b	408ae4 <__fxstatat@plt+0x6b94>
  408f18:	orr	x4, x6, x2
  408f1c:	cbnz	x4, 408f8c <__fxstatat@plt+0x703c>
  408f20:	mov	x2, #0x0                   	// #0
  408f24:	mov	x1, #0x8                   	// #8
  408f28:	mov	x7, #0x7fff                	// #32767
  408f2c:	mov	x16, #0x2                   	// #2
  408f30:	mov	w0, #0x0                   	// #0
  408f34:	b	408ae4 <__fxstatat@plt+0x6b94>
  408f38:	mov	x6, x4
  408f3c:	mov	x5, x2
  408f40:	mov	x8, x14
  408f44:	mov	x9, x16
  408f48:	b	408b60 <__fxstatat@plt+0x6c10>
  408f4c:	orr	x1, x1, #0x2
  408f50:	mov	x6, #0x0                   	// #0
  408f54:	mov	x5, #0x0                   	// #0
  408f58:	mov	x9, #0x2                   	// #2
  408f5c:	b	408be4 <__fxstatat@plt+0x6c94>
  408f60:	mov	x2, #0x0                   	// #0
  408f64:	mov	x1, #0x4                   	// #4
  408f68:	mov	x7, #0x0                   	// #0
  408f6c:	mov	x16, #0x1                   	// #1
  408f70:	mov	w0, #0x0                   	// #0
  408f74:	b	408ae4 <__fxstatat@plt+0x6b94>
  408f78:	orr	x1, x1, #0x1
  408f7c:	mov	x6, #0x0                   	// #0
  408f80:	mov	x5, #0x0                   	// #0
  408f84:	mov	x9, #0x1                   	// #1
  408f88:	b	408b24 <__fxstatat@plt+0x6bd4>
  408f8c:	lsr	x0, x6, #47
  408f90:	mov	x4, x6
  408f94:	eor	w0, w0, #0x1
  408f98:	mov	x1, #0xc                   	// #12
  408f9c:	mov	x7, #0x7fff                	// #32767
  408fa0:	mov	x16, #0x3                   	// #3
  408fa4:	b	408ae4 <__fxstatat@plt+0x6b94>
  408fa8:	mov	w11, w8
  408fac:	mov	w1, #0x0                   	// #0
  408fb0:	mov	x6, #0x0                   	// #0
  408fb4:	mov	x2, #0x0                   	// #0
  408fb8:	b	408c34 <__fxstatat@plt+0x6ce4>
  408fbc:	ccmp	x5, x2, #0x2, eq  // eq = none
  408fc0:	b.ls	408c68 <__fxstatat@plt+0x6d18>  // b.plast
  408fc4:	mov	x8, x2
  408fc8:	sub	x7, x7, #0x1
  408fcc:	mov	x3, x4
  408fd0:	mov	x2, #0x0                   	// #0
  408fd4:	b	408c74 <__fxstatat@plt+0x6d24>
  408fd8:	and	x1, x10, #0xc00000
  408fdc:	orr	w0, w0, #0x10
  408fe0:	cmp	x1, #0x400, lsl #12
  408fe4:	b.eq	409338 <__fxstatat@plt+0x73e8>  // b.none
  408fe8:	cmp	x1, #0x800, lsl #12
  408fec:	b.eq	40924c <__fxstatat@plt+0x72fc>  // b.none
  408ff0:	cbnz	x1, 408b98 <__fxstatat@plt+0x6c48>
  408ff4:	and	x1, x5, #0xf
  408ff8:	and	w11, w12, #0x1
  408ffc:	cmp	x1, #0x4
  409000:	b.eq	408b9c <__fxstatat@plt+0x6c4c>  // b.none
  409004:	adds	x5, x5, #0x4
  409008:	cinc	x6, x6, cs  // cs = hs, nlast
  40900c:	b	408b9c <__fxstatat@plt+0x6c4c>
  409010:	orr	x6, x4, #0x800000000000
  409014:	mov	w11, w13
  409018:	and	x6, x6, #0xffffffffffff
  40901c:	mov	w1, #0x7fff                	// #32767
  409020:	b	408c34 <__fxstatat@plt+0x6ce4>
  409024:	mov	w1, #0x7fff                	// #32767
  409028:	mov	x6, #0x0                   	// #0
  40902c:	mov	x2, #0x0                   	// #0
  409030:	b	408c34 <__fxstatat@plt+0x6ce4>
  409034:	adds	x3, x2, x13
  409038:	sub	x6, x8, #0x1
  40903c:	adc	x4, x4, x9
  409040:	cset	x18, cs  // cs = hs, nlast
  409044:	mov	x2, x3
  409048:	cmp	x9, x4
  40904c:	b.cs	4091c0 <__fxstatat@plt+0x7270>  // b.hs, b.nlast
  409050:	cmp	x5, x4
  409054:	b.ls	4091e8 <__fxstatat@plt+0x7298>  // b.plast
  409058:	adds	x2, x13, x3
  40905c:	sub	x6, x8, #0x2
  409060:	adc	x4, x4, x9
  409064:	b	408d38 <__fxstatat@plt+0x6de8>
  409068:	mov	x1, #0x1                   	// #1
  40906c:	sub	x1, x1, x3
  409070:	cmp	x1, #0x74
  409074:	and	w11, w12, #0x1
  409078:	b.le	409094 <__fxstatat@plt+0x7144>
  40907c:	orr	x2, x5, x6
  409080:	cbnz	x2, 4092b4 <__fxstatat@plt+0x7364>
  409084:	orr	w0, w0, #0x8
  409088:	mov	w1, #0x0                   	// #0
  40908c:	mov	x6, #0x0                   	// #0
  409090:	b	409178 <__fxstatat@plt+0x7228>
  409094:	cmp	x1, #0x3f
  409098:	b.le	4091f4 <__fxstatat@plt+0x72a4>
  40909c:	mov	w2, #0x80                  	// #128
  4090a0:	sub	w2, w2, w1
  4090a4:	cmp	x1, #0x40
  4090a8:	sub	w1, w1, #0x40
  4090ac:	lsl	x2, x6, x2
  4090b0:	orr	x2, x5, x2
  4090b4:	csel	x5, x2, x5, ne  // ne = any
  4090b8:	lsr	x6, x6, x1
  4090bc:	cmp	x5, #0x0
  4090c0:	cset	x2, ne  // ne = any
  4090c4:	orr	x2, x2, x6
  4090c8:	ands	x6, x2, #0x7
  4090cc:	b.eq	409228 <__fxstatat@plt+0x72d8>  // b.none
  4090d0:	mov	x6, #0x0                   	// #0
  4090d4:	and	x10, x10, #0xc00000
  4090d8:	orr	w0, w0, #0x10
  4090dc:	cmp	x10, #0x400, lsl #12
  4090e0:	b.eq	409374 <__fxstatat@plt+0x7424>  // b.none
  4090e4:	cmp	x10, #0x800, lsl #12
  4090e8:	b.eq	409388 <__fxstatat@plt+0x7438>  // b.none
  4090ec:	cbz	x10, 4092f0 <__fxstatat@plt+0x73a0>
  4090f0:	tbnz	x6, #51, 409308 <__fxstatat@plt+0x73b8>
  4090f4:	orr	w0, w0, #0x8
  4090f8:	extr	x2, x6, x2, #3
  4090fc:	mov	w1, #0x0                   	// #0
  409100:	ubfx	x6, x6, #3, #48
  409104:	b	409178 <__fxstatat@plt+0x7228>
  409108:	clz	x7, x2
  40910c:	add	x4, x7, #0x31
  409110:	add	x0, x7, #0x40
  409114:	cmp	x4, #0x3c
  409118:	b.le	408ee4 <__fxstatat@plt+0x6f94>
  40911c:	sub	w4, w4, #0x3d
  409120:	lsl	x4, x2, x4
  409124:	mov	x2, #0x0                   	// #0
  409128:	b	408f00 <__fxstatat@plt+0x6fb0>
  40912c:	clz	x3, x5
  409130:	add	x9, x3, #0x31
  409134:	add	x3, x3, #0x40
  409138:	cmp	x9, #0x3c
  40913c:	b.le	408ea0 <__fxstatat@plt+0x6f50>
  409140:	sub	w6, w9, #0x3d
  409144:	lsl	x6, x5, x6
  409148:	mov	x5, #0x0                   	// #0
  40914c:	b	408ebc <__fxstatat@plt+0x6f6c>
  409150:	and	x2, x10, #0xc00000
  409154:	cmp	x2, #0x400, lsl #12
  409158:	b.eq	40931c <__fxstatat@plt+0x73cc>  // b.none
  40915c:	cmp	x2, #0x800, lsl #12
  409160:	b.eq	409264 <__fxstatat@plt+0x7314>  // b.none
  409164:	cbz	x2, 409240 <__fxstatat@plt+0x72f0>
  409168:	mov	x6, #0xffffffffffff        	// #281474976710655
  40916c:	mov	x2, #0xffffffffffffffff    	// #-1
  409170:	mov	w3, #0x14                  	// #20
  409174:	orr	w0, w0, w3
  409178:	mov	x5, #0x0                   	// #0
  40917c:	orr	w1, w1, w11, lsl #15
  409180:	bfxil	x5, x6, #0, #48
  409184:	fmov	d0, x2
  409188:	bfi	x5, x1, #48, #16
  40918c:	fmov	v0.d[1], x5
  409190:	b	408e54 <__fxstatat@plt+0x6f04>
  409194:	orr	x6, x6, #0x800000000000
  409198:	mov	w11, w8
  40919c:	and	x6, x6, #0xffffffffffff
  4091a0:	mov	x2, x5
  4091a4:	mov	w1, #0x7fff                	// #32767
  4091a8:	b	408c34 <__fxstatat@plt+0x6ce4>
  4091ac:	mov	w11, w8
  4091b0:	mov	w1, #0x7fff                	// #32767
  4091b4:	mov	x6, #0x0                   	// #0
  4091b8:	mov	x2, #0x0                   	// #0
  4091bc:	b	408c34 <__fxstatat@plt+0x6ce4>
  4091c0:	cmp	x18, #0x0
  4091c4:	ccmp	x9, x4, #0x0, eq  // eq = none
  4091c8:	b.ne	408d38 <__fxstatat@plt+0x6de8>  // b.any
  4091cc:	b	409050 <__fxstatat@plt+0x7100>
  4091d0:	cmp	x4, #0x0
  4091d4:	cset	w2, ne  // ne = any
  4091d8:	cmp	w2, #0x0
  4091dc:	ccmp	x1, x16, #0x0, ne  // ne = any
  4091e0:	b.ne	408e20 <__fxstatat@plt+0x6ed0>  // b.any
  4091e4:	b	408df4 <__fxstatat@plt+0x6ea4>
  4091e8:	ccmp	x1, x3, #0x0, eq  // eq = none
  4091ec:	b.ls	408d38 <__fxstatat@plt+0x6de8>  // b.plast
  4091f0:	b	409058 <__fxstatat@plt+0x7108>
  4091f4:	mov	w2, #0x40                  	// #64
  4091f8:	sub	w2, w2, w1
  4091fc:	lsr	x4, x5, x1
  409200:	lsl	x5, x5, x2
  409204:	cmp	x5, #0x0
  409208:	cset	x3, ne  // ne = any
  40920c:	lsl	x2, x6, x2
  409210:	orr	x2, x2, x4
  409214:	lsr	x6, x6, x1
  409218:	orr	x2, x2, x3
  40921c:	tst	x2, #0x7
  409220:	b.ne	4090d4 <__fxstatat@plt+0x7184>  // b.any
  409224:	tbnz	x6, #51, 409394 <__fxstatat@plt+0x7444>
  409228:	mov	w1, #0x0                   	// #0
  40922c:	extr	x2, x6, x2, #3
  409230:	ubfx	x6, x6, #3, #48
  409234:	tbz	w10, #11, 408c34 <__fxstatat@plt+0x6ce4>
  409238:	orr	w0, w0, #0x8
  40923c:	b	409178 <__fxstatat@plt+0x7228>
  409240:	mov	w1, #0x7fff                	// #32767
  409244:	mov	x6, #0x0                   	// #0
  409248:	b	409170 <__fxstatat@plt+0x7220>
  40924c:	mov	w11, #0x0                   	// #0
  409250:	cbz	x12, 408b9c <__fxstatat@plt+0x6c4c>
  409254:	adds	x5, x5, #0x8
  409258:	mov	w11, #0x1                   	// #1
  40925c:	cinc	x6, x6, cs  // cs = hs, nlast
  409260:	b	408b9c <__fxstatat@plt+0x6c4c>
  409264:	cmp	x12, #0x0
  409268:	mov	w2, #0x7fff                	// #32767
  40926c:	mov	x6, #0xffffffffffff        	// #281474976710655
  409270:	csel	w1, w1, w2, eq  // eq = none
  409274:	csel	x6, x6, xzr, eq  // eq = none
  409278:	csetm	x2, eq  // eq = none
  40927c:	b	409170 <__fxstatat@plt+0x7220>
  409280:	sub	x1, x1, #0x2
  409284:	add	x4, x4, x9
  409288:	b	408cdc <__fxstatat@plt+0x6d8c>
  40928c:	sub	x5, x5, #0x2
  409290:	add	x3, x3, x9
  409294:	b	408cac <__fxstatat@plt+0x6d5c>
  409298:	cmp	x3, #0x0
  40929c:	mov	x5, #0xffffffffffffffff    	// #-1
  4092a0:	b.gt	408fd8 <__fxstatat@plt+0x7088>
  4092a4:	mov	x1, #0x1                   	// #1
  4092a8:	sub	x1, x1, x3
  4092ac:	cmp	x1, #0x74
  4092b0:	b.le	409094 <__fxstatat@plt+0x7144>
  4092b4:	and	x10, x10, #0xc00000
  4092b8:	orr	w0, w0, #0x10
  4092bc:	cmp	x10, #0x400, lsl #12
  4092c0:	b.eq	409368 <__fxstatat@plt+0x7418>  // b.none
  4092c4:	cmp	x10, #0x800, lsl #12
  4092c8:	csel	x2, x12, xzr, eq  // eq = none
  4092cc:	b	409084 <__fxstatat@plt+0x7134>
  4092d0:	lsl	x8, x13, #1
  4092d4:	sub	x5, x5, #0x2
  4092d8:	cmp	x13, x8
  4092dc:	cinc	x1, x9, hi  // hi = pmore
  4092e0:	cmp	x4, x8
  4092e4:	add	x1, x2, x1
  4092e8:	cset	w2, ne  // ne = any
  4092ec:	b	408e20 <__fxstatat@plt+0x6ed0>
  4092f0:	and	x1, x2, #0xf
  4092f4:	cmp	x1, #0x4
  4092f8:	b.eq	409304 <__fxstatat@plt+0x73b4>  // b.none
  4092fc:	adds	x2, x2, #0x4
  409300:	cinc	x6, x6, cs  // cs = hs, nlast
  409304:	tbz	x6, #51, 4090f4 <__fxstatat@plt+0x71a4>
  409308:	orr	w0, w0, #0x8
  40930c:	mov	w1, #0x1                   	// #1
  409310:	mov	x6, #0x0                   	// #0
  409314:	mov	x2, #0x0                   	// #0
  409318:	b	409178 <__fxstatat@plt+0x7228>
  40931c:	cmp	x12, #0x0
  409320:	mov	w2, #0x7fff                	// #32767
  409324:	mov	x6, #0xffffffffffff        	// #281474976710655
  409328:	csel	w1, w1, w2, ne  // ne = any
  40932c:	csel	x6, x6, xzr, ne  // ne = any
  409330:	csetm	x2, ne  // ne = any
  409334:	b	409170 <__fxstatat@plt+0x7220>
  409338:	mov	w11, #0x1                   	// #1
  40933c:	cbnz	x12, 408b9c <__fxstatat@plt+0x6c4c>
  409340:	adds	x5, x5, #0x8
  409344:	mov	w11, #0x0                   	// #0
  409348:	cinc	x6, x6, cs  // cs = hs, nlast
  40934c:	b	408b9c <__fxstatat@plt+0x6c4c>
  409350:	sub	x5, x5, #0x2
  409354:	add	x1, x1, x9
  409358:	b	408d7c <__fxstatat@plt+0x6e2c>
  40935c:	sub	x2, x2, #0x2
  409360:	add	x1, x1, x9
  409364:	b	408dac <__fxstatat@plt+0x6e5c>
  409368:	mov	x2, #0x1                   	// #1
  40936c:	sub	x2, x2, x12
  409370:	b	409084 <__fxstatat@plt+0x7134>
  409374:	cbnz	x12, 409304 <__fxstatat@plt+0x73b4>
  409378:	adds	x2, x2, #0x8
  40937c:	cinc	x6, x6, cs  // cs = hs, nlast
  409380:	tbnz	x6, #51, 409308 <__fxstatat@plt+0x73b8>
  409384:	b	4090f4 <__fxstatat@plt+0x71a4>
  409388:	cbnz	x12, 409378 <__fxstatat@plt+0x7428>
  40938c:	tbnz	x6, #51, 409308 <__fxstatat@plt+0x73b8>
  409390:	b	4090f4 <__fxstatat@plt+0x71a4>
  409394:	orr	w0, w0, #0x10
  409398:	b	409308 <__fxstatat@plt+0x73b8>
  40939c:	nop
  4093a0:	stp	x29, x30, [sp, #-48]!
  4093a4:	mov	x29, sp
  4093a8:	str	q0, [sp, #16]
  4093ac:	str	q1, [sp, #32]
  4093b0:	ldp	x6, x1, [sp, #16]
  4093b4:	ldp	x7, x0, [sp, #32]
  4093b8:	mrs	x2, fpcr
  4093bc:	ubfx	x4, x1, #48, #15
  4093c0:	lsr	x2, x1, #63
  4093c4:	lsr	x3, x0, #63
  4093c8:	ubfx	x9, x0, #0, #48
  4093cc:	mov	x5, #0x7fff                	// #32767
  4093d0:	mov	x10, x6
  4093d4:	cmp	x4, x5
  4093d8:	and	w2, w2, #0xff
  4093dc:	ubfx	x1, x1, #0, #48
  4093e0:	and	w3, w3, #0xff
  4093e4:	ubfx	x0, x0, #48, #15
  4093e8:	b.eq	40941c <__fxstatat@plt+0x74cc>  // b.none
  4093ec:	cmp	x0, x5
  4093f0:	b.eq	409408 <__fxstatat@plt+0x74b8>  // b.none
  4093f4:	cmp	x4, x0
  4093f8:	mov	w0, #0x1                   	// #1
  4093fc:	b.eq	409434 <__fxstatat@plt+0x74e4>  // b.none
  409400:	ldp	x29, x30, [sp], #48
  409404:	ret
  409408:	orr	x8, x9, x7
  40940c:	cbnz	x8, 409498 <__fxstatat@plt+0x7548>
  409410:	mov	w0, #0x1                   	// #1
  409414:	ldp	x29, x30, [sp], #48
  409418:	ret
  40941c:	orr	x5, x1, x6
  409420:	cbnz	x5, 409468 <__fxstatat@plt+0x7518>
  409424:	cmp	x0, x4
  409428:	b.ne	409410 <__fxstatat@plt+0x74c0>  // b.any
  40942c:	orr	x8, x9, x7
  409430:	cbnz	x8, 409498 <__fxstatat@plt+0x7548>
  409434:	cmp	x1, x9
  409438:	mov	w0, #0x1                   	// #1
  40943c:	ccmp	x6, x7, #0x0, eq  // eq = none
  409440:	b.ne	409400 <__fxstatat@plt+0x74b0>  // b.any
  409444:	cmp	w2, w3
  409448:	mov	w0, #0x0                   	// #0
  40944c:	b.eq	409400 <__fxstatat@plt+0x74b0>  // b.none
  409450:	mov	w0, #0x1                   	// #1
  409454:	cbnz	x4, 409400 <__fxstatat@plt+0x74b0>
  409458:	orr	x1, x1, x10
  40945c:	cmp	x1, #0x0
  409460:	cset	w0, ne  // ne = any
  409464:	b	409400 <__fxstatat@plt+0x74b0>
  409468:	tst	x1, #0x800000000000
  40946c:	b.ne	409484 <__fxstatat@plt+0x7534>  // b.any
  409470:	mov	w0, #0x1                   	// #1
  409474:	bl	409ff8 <__fxstatat@plt+0x80a8>
  409478:	mov	w0, #0x1                   	// #1
  40947c:	ldp	x29, x30, [sp], #48
  409480:	ret
  409484:	cmp	x0, x4
  409488:	mov	w0, #0x1                   	// #1
  40948c:	b.ne	409400 <__fxstatat@plt+0x74b0>  // b.any
  409490:	orr	x8, x9, x7
  409494:	cbz	x8, 409400 <__fxstatat@plt+0x74b0>
  409498:	tst	x9, #0x800000000000
  40949c:	b.eq	409470 <__fxstatat@plt+0x7520>  // b.none
  4094a0:	b	409410 <__fxstatat@plt+0x74c0>
  4094a4:	nop
  4094a8:	stp	x29, x30, [sp, #-48]!
  4094ac:	mov	x29, sp
  4094b0:	str	q0, [sp, #16]
  4094b4:	str	q1, [sp, #32]
  4094b8:	ldp	x8, x1, [sp, #16]
  4094bc:	ldp	x9, x0, [sp, #32]
  4094c0:	mrs	x2, fpcr
  4094c4:	ubfx	x4, x1, #48, #15
  4094c8:	ubfx	x10, x1, #0, #48
  4094cc:	lsr	x2, x1, #63
  4094d0:	mov	x5, #0x7fff                	// #32767
  4094d4:	mov	x6, x8
  4094d8:	cmp	x4, x5
  4094dc:	ubfx	x11, x0, #0, #48
  4094e0:	ubfx	x7, x0, #48, #15
  4094e4:	lsr	x1, x0, #63
  4094e8:	mov	x3, x9
  4094ec:	b.eq	409524 <__fxstatat@plt+0x75d4>  // b.none
  4094f0:	cmp	x7, x5
  4094f4:	b.eq	409534 <__fxstatat@plt+0x75e4>  // b.none
  4094f8:	cbnz	x4, 409560 <__fxstatat@plt+0x7610>
  4094fc:	orr	x6, x10, x8
  409500:	cmp	x6, #0x0
  409504:	cset	w0, eq  // eq = none
  409508:	cbnz	x7, 40954c <__fxstatat@plt+0x75fc>
  40950c:	orr	x3, x11, x9
  409510:	cbnz	x3, 40954c <__fxstatat@plt+0x75fc>
  409514:	mov	w0, #0x0                   	// #0
  409518:	cbnz	x6, 409574 <__fxstatat@plt+0x7624>
  40951c:	ldp	x29, x30, [sp], #48
  409520:	ret
  409524:	orr	x0, x10, x8
  409528:	cbnz	x0, 409588 <__fxstatat@plt+0x7638>
  40952c:	cmp	x7, x4
  409530:	b.ne	409560 <__fxstatat@plt+0x7610>  // b.any
  409534:	orr	x3, x11, x3
  409538:	cbnz	x3, 409588 <__fxstatat@plt+0x7638>
  40953c:	cbnz	x4, 40956c <__fxstatat@plt+0x761c>
  409540:	orr	x6, x10, x6
  409544:	cmp	x6, #0x0
  409548:	cset	w0, eq  // eq = none
  40954c:	cbz	w0, 40956c <__fxstatat@plt+0x761c>
  409550:	cmp	x1, #0x0
  409554:	csinv	w0, w0, wzr, ne  // ne = any
  409558:	ldp	x29, x30, [sp], #48
  40955c:	ret
  409560:	cbnz	x7, 40956c <__fxstatat@plt+0x761c>
  409564:	orr	x3, x11, x3
  409568:	cbz	x3, 409574 <__fxstatat@plt+0x7624>
  40956c:	cmp	x2, x1
  409570:	b.eq	40959c <__fxstatat@plt+0x764c>  // b.none
  409574:	cmp	x2, #0x0
  409578:	mov	w0, #0xffffffff            	// #-1
  40957c:	cneg	w0, w0, eq  // eq = none
  409580:	ldp	x29, x30, [sp], #48
  409584:	ret
  409588:	mov	w0, #0x1                   	// #1
  40958c:	bl	409ff8 <__fxstatat@plt+0x80a8>
  409590:	mov	w0, #0x2                   	// #2
  409594:	ldp	x29, x30, [sp], #48
  409598:	ret
  40959c:	cmp	x4, x7
  4095a0:	b.gt	409574 <__fxstatat@plt+0x7624>
  4095a4:	b.lt	4095d8 <__fxstatat@plt+0x7688>  // b.tstop
  4095a8:	cmp	x10, x11
  4095ac:	b.hi	409574 <__fxstatat@plt+0x7624>  // b.pmore
  4095b0:	cset	w0, eq  // eq = none
  4095b4:	cmp	w0, #0x0
  4095b8:	ccmp	x8, x9, #0x0, ne  // ne = any
  4095bc:	b.hi	409574 <__fxstatat@plt+0x7624>  // b.pmore
  4095c0:	cmp	x10, x11
  4095c4:	b.cc	4095d8 <__fxstatat@plt+0x7688>  // b.lo, b.ul, b.last
  4095c8:	cmp	w0, #0x0
  4095cc:	mov	w0, #0x0                   	// #0
  4095d0:	ccmp	x8, x9, #0x2, ne  // ne = any
  4095d4:	b.cs	40951c <__fxstatat@plt+0x75cc>  // b.hs, b.nlast
  4095d8:	cmp	x2, #0x0
  4095dc:	mov	w0, #0x1                   	// #1
  4095e0:	cneg	w0, w0, eq  // eq = none
  4095e4:	b	40951c <__fxstatat@plt+0x75cc>
  4095e8:	stp	x29, x30, [sp, #-80]!
  4095ec:	mov	x29, sp
  4095f0:	str	q0, [sp, #48]
  4095f4:	str	q1, [sp, #64]
  4095f8:	ldp	x1, x0, [sp, #48]
  4095fc:	ldp	x6, x2, [sp, #64]
  409600:	mrs	x11, fpcr
  409604:	lsr	x3, x0, #63
  409608:	ubfx	x7, x0, #0, #48
  40960c:	and	w12, w3, #0xff
  409610:	mov	x14, x3
  409614:	ubfx	x3, x0, #48, #15
  409618:	cbz	w3, 4099c0 <__fxstatat@plt+0x7a70>
  40961c:	mov	w4, #0x7fff                	// #32767
  409620:	cmp	w3, w4
  409624:	b.eq	409a64 <__fxstatat@plt+0x7b14>  // b.none
  409628:	and	x3, x3, #0xffff
  40962c:	extr	x4, x7, x1, #61
  409630:	mov	x18, #0xffffffffffffc001    	// #-16383
  409634:	orr	x7, x4, #0x8000000000000
  409638:	add	x3, x3, x18
  40963c:	lsl	x5, x1, #3
  409640:	mov	x16, #0x0                   	// #0
  409644:	mov	x1, #0x0                   	// #0
  409648:	mov	w0, #0x0                   	// #0
  40964c:	lsr	x8, x2, #63
  409650:	ubfx	x4, x2, #0, #48
  409654:	and	w15, w8, #0xff
  409658:	mov	x13, x8
  40965c:	ubfx	x9, x2, #48, #15
  409660:	cbz	w9, 409a20 <__fxstatat@plt+0x7ad0>
  409664:	mov	w8, #0x7fff                	// #32767
  409668:	cmp	w9, w8
  40966c:	b.eq	4096f0 <__fxstatat@plt+0x77a0>  // b.none
  409670:	and	x9, x9, #0xffff
  409674:	mov	x17, #0xffffffffffffc001    	// #-16383
  409678:	add	x9, x9, x17
  40967c:	extr	x2, x4, x6, #61
  409680:	add	x9, x9, x3
  409684:	lsl	x6, x6, #3
  409688:	orr	x4, x2, #0x8000000000000
  40968c:	mov	x2, #0x0                   	// #0
  409690:	eor	w8, w12, w15
  409694:	cmp	x1, #0xa
  409698:	and	w10, w8, #0xff
  40969c:	add	x3, x9, #0x1
  4096a0:	and	x8, x8, #0xff
  4096a4:	b.le	409728 <__fxstatat@plt+0x77d8>
  4096a8:	cmp	x1, #0xb
  4096ac:	b.eq	409dc0 <__fxstatat@plt+0x7e70>  // b.none
  4096b0:	mov	w15, w12
  4096b4:	mov	x13, x14
  4096b8:	mov	w10, w15
  4096bc:	cmp	x16, #0x2
  4096c0:	b.eq	409a84 <__fxstatat@plt+0x7b34>  // b.none
  4096c4:	mov	x4, x7
  4096c8:	mov	x6, x5
  4096cc:	mov	x2, x16
  4096d0:	mov	x8, x13
  4096d4:	cmp	x2, #0x3
  4096d8:	b.ne	409744 <__fxstatat@plt+0x77f4>  // b.any
  4096dc:	orr	x4, x4, #0x800000000000
  4096e0:	mov	x5, x6
  4096e4:	and	x4, x4, #0xffffffffffff
  4096e8:	mov	w1, #0x7fff                	// #32767
  4096ec:	b	409758 <__fxstatat@plt+0x7808>
  4096f0:	mov	x8, #0x7fff                	// #32767
  4096f4:	orr	x2, x4, x6
  4096f8:	add	x9, x3, x8
  4096fc:	cbnz	x2, 40977c <__fxstatat@plt+0x782c>
  409700:	eor	w8, w12, w15
  409704:	orr	x1, x1, #0x2
  409708:	and	w10, w8, #0xff
  40970c:	cmp	x1, #0xa
  409710:	add	x3, x3, #0x8, lsl #12
  409714:	and	x8, x8, #0xff
  409718:	mov	x6, #0x0                   	// #0
  40971c:	b.gt	409d34 <__fxstatat@plt+0x7de4>
  409720:	mov	x4, #0x0                   	// #0
  409724:	mov	x2, #0x2                   	// #2
  409728:	cmp	x1, #0x2
  40972c:	b.gt	4097a4 <__fxstatat@plt+0x7854>
  409730:	sub	x1, x1, #0x1
  409734:	cmp	x1, #0x1
  409738:	b.hi	4097e0 <__fxstatat@plt+0x7890>  // b.pmore
  40973c:	cmp	x2, #0x2
  409740:	b.eq	409a84 <__fxstatat@plt+0x7b34>  // b.none
  409744:	cmp	x2, #0x1
  409748:	b.ne	409940 <__fxstatat@plt+0x79f0>  // b.any
  40974c:	mov	w1, #0x0                   	// #0
  409750:	mov	x4, #0x0                   	// #0
  409754:	mov	x5, #0x0                   	// #0
  409758:	mov	x3, #0x0                   	// #0
  40975c:	orr	w1, w1, w10, lsl #15
  409760:	bfxil	x3, x4, #0, #48
  409764:	fmov	d0, x5
  409768:	bfi	x3, x1, #48, #16
  40976c:	fmov	v0.d[1], x3
  409770:	cbnz	w0, 409bb0 <__fxstatat@plt+0x7c60>
  409774:	ldp	x29, x30, [sp], #80
  409778:	ret
  40977c:	tst	x4, #0x800000000000
  409780:	eor	w8, w12, w15
  409784:	orr	x1, x1, #0x3
  409788:	csinc	w0, w0, wzr, ne  // ne = any
  40978c:	and	w10, w8, #0xff
  409790:	add	x3, x3, #0x8, lsl #12
  409794:	cmp	x1, #0xa
  409798:	and	x8, x8, #0xff
  40979c:	mov	x2, #0x3                   	// #3
  4097a0:	b.gt	409db4 <__fxstatat@plt+0x7e64>
  4097a4:	mov	x12, #0x1                   	// #1
  4097a8:	mov	x14, #0x530                 	// #1328
  4097ac:	lsl	x1, x12, x1
  4097b0:	tst	x1, x14
  4097b4:	b.ne	4099b4 <__fxstatat@plt+0x7a64>  // b.any
  4097b8:	mov	x14, #0x240                 	// #576
  4097bc:	tst	x1, x14
  4097c0:	b.ne	40999c <__fxstatat@plt+0x7a4c>  // b.any
  4097c4:	mov	x12, #0x88                  	// #136
  4097c8:	tst	x1, x12
  4097cc:	b.eq	4097e0 <__fxstatat@plt+0x7890>  // b.none
  4097d0:	mov	x7, x4
  4097d4:	mov	x5, x6
  4097d8:	mov	x16, x2
  4097dc:	b	4096b8 <__fxstatat@plt+0x7768>
  4097e0:	lsr	x13, x5, #32
  4097e4:	and	x12, x6, #0xffffffff
  4097e8:	and	x15, x5, #0xffffffff
  4097ec:	lsr	x6, x6, #32
  4097f0:	and	x18, x4, #0xffffffff
  4097f4:	lsr	x2, x4, #32
  4097f8:	mul	x4, x13, x12
  4097fc:	stp	x21, x22, [sp, #32]
  409800:	lsr	x22, x7, #32
  409804:	and	x5, x7, #0xffffffff
  409808:	mul	x16, x12, x15
  40980c:	madd	x7, x6, x15, x4
  409810:	stp	x19, x20, [sp, #16]
  409814:	mul	x1, x13, x18
  409818:	mul	x17, x15, x18
  40981c:	and	x30, x16, #0xffffffff
  409820:	madd	x15, x2, x15, x1
  409824:	add	x16, x7, x16, lsr #32
  409828:	mul	x21, x22, x12
  40982c:	cmp	x4, x16
  409830:	mul	x20, x22, x18
  409834:	mov	x14, #0x100000000           	// #4294967296
  409838:	mul	x19, x13, x6
  40983c:	add	x15, x15, x17, lsr #32
  409840:	mul	x12, x12, x5
  409844:	and	x17, x17, #0xffffffff
  409848:	mul	x18, x5, x18
  40984c:	add	x4, x19, x14
  409850:	madd	x7, x6, x5, x21
  409854:	csel	x19, x4, x19, hi  // hi = pmore
  409858:	madd	x5, x2, x5, x20
  40985c:	cmp	x1, x15
  409860:	mul	x13, x13, x2
  409864:	add	x17, x17, x15, lsl #32
  409868:	mul	x6, x6, x22
  40986c:	add	x7, x7, x12, lsr #32
  409870:	add	x5, x5, x18, lsr #32
  409874:	add	x4, x13, x14
  409878:	mul	x2, x2, x22
  40987c:	csel	x13, x4, x13, hi  // hi = pmore
  409880:	and	x1, x18, #0xffffffff
  409884:	cmp	x21, x7
  409888:	add	x4, x6, x14
  40988c:	add	x30, x30, x16, lsl #32
  409890:	csel	x6, x4, x6, hi  // hi = pmore
  409894:	add	x13, x13, x15, lsr #32
  409898:	cmp	x20, x5
  40989c:	add	x1, x1, x5, lsl #32
  4098a0:	add	x16, x17, x16, lsr #32
  4098a4:	add	x14, x2, x14
  4098a8:	csel	x2, x14, x2, hi  // hi = pmore
  4098ac:	add	x16, x19, x16
  4098b0:	adds	x1, x1, x13
  4098b4:	and	x12, x12, #0xffffffff
  4098b8:	cset	x13, cs  // cs = hs, nlast
  4098bc:	cmp	x16, x17
  4098c0:	cset	x4, cc  // cc = lo, ul, last
  4098c4:	add	x12, x12, x7, lsl #32
  4098c8:	adds	x1, x1, x4
  4098cc:	lsr	x5, x5, #32
  4098d0:	cset	x4, cs  // cs = hs, nlast
  4098d4:	cmp	x13, #0x0
  4098d8:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  4098dc:	add	x7, x6, x7, lsr #32
  4098e0:	cinc	x5, x5, ne  // ne = any
  4098e4:	adds	x6, x16, x12
  4098e8:	cset	x4, cs  // cs = hs, nlast
  4098ec:	adds	x1, x1, x7
  4098f0:	cset	x7, cs  // cs = hs, nlast
  4098f4:	adds	x4, x1, x4
  4098f8:	cset	x1, cs  // cs = hs, nlast
  4098fc:	cmp	x7, #0x0
  409900:	orr	x30, x30, x6, lsl #13
  409904:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  409908:	cinc	x1, x2, ne  // ne = any
  40990c:	cmp	x30, #0x0
  409910:	add	x1, x1, x5
  409914:	cset	x2, ne  // ne = any
  409918:	orr	x6, x2, x6, lsr #51
  40991c:	orr	x6, x6, x4, lsl #13
  409920:	extr	x4, x1, x4, #51
  409924:	tbz	x1, #39, 409c38 <__fxstatat@plt+0x7ce8>
  409928:	ldp	x19, x20, [sp, #16]
  40992c:	and	x1, x6, #0x1
  409930:	ldp	x21, x22, [sp, #32]
  409934:	orr	x6, x1, x6, lsr #1
  409938:	orr	x6, x6, x4, lsl #63
  40993c:	lsr	x4, x4, #1
  409940:	mov	x1, #0x3fff                	// #16383
  409944:	add	x2, x3, x1
  409948:	cmp	x2, #0x0
  40994c:	b.le	409ae4 <__fxstatat@plt+0x7b94>
  409950:	tst	x6, #0x7
  409954:	b.eq	409974 <__fxstatat@plt+0x7a24>  // b.none
  409958:	and	x1, x11, #0xc00000
  40995c:	orr	w0, w0, #0x10
  409960:	cmp	x1, #0x400, lsl #12
  409964:	b.eq	409d2c <__fxstatat@plt+0x7ddc>  // b.none
  409968:	cmp	x1, #0x800, lsl #12
  40996c:	b.eq	409cd4 <__fxstatat@plt+0x7d84>  // b.none
  409970:	cbz	x1, 409cbc <__fxstatat@plt+0x7d6c>
  409974:	tbz	x4, #52, 409980 <__fxstatat@plt+0x7a30>
  409978:	and	x4, x4, #0xffefffffffffffff
  40997c:	add	x2, x3, #0x4, lsl #12
  409980:	mov	x1, #0x7ffe                	// #32766
  409984:	cmp	x2, x1
  409988:	b.gt	409c0c <__fxstatat@plt+0x7cbc>
  40998c:	and	w1, w2, #0x7fff
  409990:	extr	x5, x4, x6, #3
  409994:	ubfx	x4, x4, #3, #48
  409998:	b	409758 <__fxstatat@plt+0x7808>
  40999c:	mov	w0, w12
  4099a0:	mov	w10, #0x0                   	// #0
  4099a4:	mov	x4, #0xffffffffffff        	// #281474976710655
  4099a8:	mov	x5, #0xffffffffffffffff    	// #-1
  4099ac:	mov	w1, #0x7fff                	// #32767
  4099b0:	b	409758 <__fxstatat@plt+0x7808>
  4099b4:	mov	w15, w10
  4099b8:	mov	x13, x8
  4099bc:	b	4096b8 <__fxstatat@plt+0x7768>
  4099c0:	orr	x5, x7, x1
  4099c4:	cbz	x5, 409acc <__fxstatat@plt+0x7b7c>
  4099c8:	cbz	x7, 409be8 <__fxstatat@plt+0x7c98>
  4099cc:	clz	x0, x7
  4099d0:	sub	x4, x0, #0xf
  4099d4:	add	w5, w4, #0x3
  4099d8:	mov	w3, #0x3d                  	// #61
  4099dc:	sub	w3, w3, w4
  4099e0:	lsl	x4, x7, x5
  4099e4:	lsr	x3, x1, x3
  4099e8:	orr	x7, x3, x4
  4099ec:	lsl	x5, x1, x5
  4099f0:	lsr	x8, x2, #63
  4099f4:	mov	x3, #0xffffffffffffc011    	// #-16367
  4099f8:	ubfx	x4, x2, #0, #48
  4099fc:	sub	x3, x3, x0
  409a00:	and	w15, w8, #0xff
  409a04:	mov	x13, x8
  409a08:	ubfx	x9, x2, #48, #15
  409a0c:	mov	x1, #0x0                   	// #0
  409a10:	mov	x16, #0x0                   	// #0
  409a14:	mov	w0, #0x0                   	// #0
  409a18:	cbnz	w9, 409664 <__fxstatat@plt+0x7714>
  409a1c:	nop
  409a20:	orr	x2, x4, x6
  409a24:	cbz	x2, 409a94 <__fxstatat@plt+0x7b44>
  409a28:	cbz	x4, 409bc4 <__fxstatat@plt+0x7c74>
  409a2c:	clz	x9, x4
  409a30:	sub	x2, x9, #0xf
  409a34:	add	w10, w2, #0x3
  409a38:	mov	w8, #0x3d                  	// #61
  409a3c:	sub	w8, w8, w2
  409a40:	lsl	x2, x4, x10
  409a44:	lsr	x8, x6, x8
  409a48:	orr	x4, x8, x2
  409a4c:	lsl	x6, x6, x10
  409a50:	sub	x9, x3, x9
  409a54:	mov	x10, #0xffffffffffffc011    	// #-16367
  409a58:	mov	x2, #0x0                   	// #0
  409a5c:	add	x9, x9, x10
  409a60:	b	409690 <__fxstatat@plt+0x7740>
  409a64:	orr	x5, x7, x1
  409a68:	cbnz	x5, 409aac <__fxstatat@plt+0x7b5c>
  409a6c:	mov	x7, #0x0                   	// #0
  409a70:	mov	x1, #0x8                   	// #8
  409a74:	mov	x3, #0x7fff                	// #32767
  409a78:	mov	x16, #0x2                   	// #2
  409a7c:	mov	w0, #0x0                   	// #0
  409a80:	b	40964c <__fxstatat@plt+0x76fc>
  409a84:	mov	w1, #0x7fff                	// #32767
  409a88:	mov	x4, #0x0                   	// #0
  409a8c:	mov	x5, #0x0                   	// #0
  409a90:	b	409758 <__fxstatat@plt+0x7808>
  409a94:	orr	x1, x1, #0x1
  409a98:	mov	x9, x3
  409a9c:	mov	x4, #0x0                   	// #0
  409aa0:	mov	x6, #0x0                   	// #0
  409aa4:	mov	x2, #0x1                   	// #1
  409aa8:	b	409690 <__fxstatat@plt+0x7740>
  409aac:	lsr	x0, x7, #47
  409ab0:	mov	x5, x1
  409ab4:	eor	x0, x0, #0x1
  409ab8:	mov	x1, #0xc                   	// #12
  409abc:	and	w0, w0, #0x1
  409ac0:	mov	x3, #0x7fff                	// #32767
  409ac4:	mov	x16, #0x3                   	// #3
  409ac8:	b	40964c <__fxstatat@plt+0x76fc>
  409acc:	mov	x7, #0x0                   	// #0
  409ad0:	mov	x1, #0x4                   	// #4
  409ad4:	mov	x3, #0x0                   	// #0
  409ad8:	mov	x16, #0x1                   	// #1
  409adc:	mov	w0, #0x0                   	// #0
  409ae0:	b	40964c <__fxstatat@plt+0x76fc>
  409ae4:	mov	x1, #0x1                   	// #1
  409ae8:	sub	x2, x1, x2
  409aec:	cmp	x2, #0x74
  409af0:	b.gt	409b68 <__fxstatat@plt+0x7c18>
  409af4:	cmp	x2, #0x3f
  409af8:	b.le	409c48 <__fxstatat@plt+0x7cf8>
  409afc:	mov	w1, #0x80                  	// #128
  409b00:	sub	w1, w1, w2
  409b04:	cmp	x2, #0x40
  409b08:	sub	w2, w2, #0x40
  409b0c:	lsl	x1, x4, x1
  409b10:	orr	x1, x6, x1
  409b14:	csel	x6, x1, x6, ne  // ne = any
  409b18:	lsr	x2, x4, x2
  409b1c:	cmp	x6, #0x0
  409b20:	cset	x5, ne  // ne = any
  409b24:	orr	x5, x5, x2
  409b28:	ands	x2, x5, #0x7
  409b2c:	b.eq	409c7c <__fxstatat@plt+0x7d2c>  // b.none
  409b30:	mov	x2, #0x0                   	// #0
  409b34:	and	x11, x11, #0xc00000
  409b38:	orr	w0, w0, #0x10
  409b3c:	cmp	x11, #0x400, lsl #12
  409b40:	b.eq	409d8c <__fxstatat@plt+0x7e3c>  // b.none
  409b44:	cmp	x11, #0x800, lsl #12
  409b48:	b.eq	409da0 <__fxstatat@plt+0x7e50>  // b.none
  409b4c:	cbz	x11, 409ce4 <__fxstatat@plt+0x7d94>
  409b50:	tbnz	x2, #51, 409cfc <__fxstatat@plt+0x7dac>
  409b54:	ubfx	x4, x2, #3, #48
  409b58:	extr	x5, x2, x5, #3
  409b5c:	orr	w0, w0, #0x8
  409b60:	mov	w1, #0x0                   	// #0
  409b64:	b	409b98 <__fxstatat@plt+0x7c48>
  409b68:	orr	x5, x6, x4
  409b6c:	cbz	x5, 409b8c <__fxstatat@plt+0x7c3c>
  409b70:	and	x11, x11, #0xc00000
  409b74:	orr	w0, w0, #0x10
  409b78:	cmp	x11, #0x400, lsl #12
  409b7c:	sub	x5, x1, x8
  409b80:	b.eq	409b8c <__fxstatat@plt+0x7c3c>  // b.none
  409b84:	cmp	x11, #0x800, lsl #12
  409b88:	csel	x5, x8, xzr, eq  // eq = none
  409b8c:	orr	w0, w0, #0x8
  409b90:	mov	w1, #0x0                   	// #0
  409b94:	mov	x4, #0x0                   	// #0
  409b98:	mov	x3, #0x0                   	// #0
  409b9c:	fmov	d0, x5
  409ba0:	bfxil	x3, x4, #0, #48
  409ba4:	bfi	x3, x1, #48, #15
  409ba8:	bfi	x3, x10, #63, #1
  409bac:	fmov	v0.d[1], x3
  409bb0:	str	q0, [sp, #48]
  409bb4:	bl	409ff8 <__fxstatat@plt+0x80a8>
  409bb8:	ldr	q0, [sp, #48]
  409bbc:	ldp	x29, x30, [sp], #80
  409bc0:	ret
  409bc4:	clz	x9, x6
  409bc8:	add	x2, x9, #0x31
  409bcc:	add	x9, x9, #0x40
  409bd0:	cmp	x2, #0x3c
  409bd4:	b.le	409a34 <__fxstatat@plt+0x7ae4>
  409bd8:	sub	w2, w2, #0x3d
  409bdc:	lsl	x4, x6, x2
  409be0:	mov	x6, #0x0                   	// #0
  409be4:	b	409a50 <__fxstatat@plt+0x7b00>
  409be8:	clz	x3, x1
  409bec:	add	x4, x3, #0x31
  409bf0:	add	x0, x3, #0x40
  409bf4:	cmp	x4, #0x3c
  409bf8:	b.le	4099d4 <__fxstatat@plt+0x7a84>
  409bfc:	sub	w4, w4, #0x3d
  409c00:	mov	x5, #0x0                   	// #0
  409c04:	lsl	x7, x1, x4
  409c08:	b	4099f0 <__fxstatat@plt+0x7aa0>
  409c0c:	and	x5, x11, #0xc00000
  409c10:	cmp	x5, #0x400, lsl #12
  409c14:	b.eq	409d10 <__fxstatat@plt+0x7dc0>  // b.none
  409c18:	cmp	x5, #0x800, lsl #12
  409c1c:	b.eq	409ca0 <__fxstatat@plt+0x7d50>  // b.none
  409c20:	cbz	x5, 409c94 <__fxstatat@plt+0x7d44>
  409c24:	mov	x4, #0xffffffffffff        	// #281474976710655
  409c28:	mov	x5, #0xffffffffffffffff    	// #-1
  409c2c:	mov	w2, #0x14                  	// #20
  409c30:	orr	w0, w0, w2
  409c34:	b	409b98 <__fxstatat@plt+0x7c48>
  409c38:	mov	x3, x9
  409c3c:	ldp	x19, x20, [sp, #16]
  409c40:	ldp	x21, x22, [sp, #32]
  409c44:	b	409940 <__fxstatat@plt+0x79f0>
  409c48:	mov	w1, #0x40                  	// #64
  409c4c:	sub	w1, w1, w2
  409c50:	lsr	x3, x6, x2
  409c54:	lsl	x6, x6, x1
  409c58:	cmp	x6, #0x0
  409c5c:	lsl	x5, x4, x1
  409c60:	cset	x1, ne  // ne = any
  409c64:	orr	x5, x5, x3
  409c68:	lsr	x2, x4, x2
  409c6c:	orr	x5, x5, x1
  409c70:	tst	x5, #0x7
  409c74:	b.ne	409b34 <__fxstatat@plt+0x7be4>  // b.any
  409c78:	tbnz	x2, #51, 409dac <__fxstatat@plt+0x7e5c>
  409c7c:	ubfx	x4, x2, #3, #48
  409c80:	extr	x5, x2, x5, #3
  409c84:	mov	w1, #0x0                   	// #0
  409c88:	tbz	w11, #11, 409758 <__fxstatat@plt+0x7808>
  409c8c:	orr	w0, w0, #0x8
  409c90:	b	409b98 <__fxstatat@plt+0x7c48>
  409c94:	mov	w1, #0x7fff                	// #32767
  409c98:	mov	x4, #0x0                   	// #0
  409c9c:	b	409c2c <__fxstatat@plt+0x7cdc>
  409ca0:	cmp	x8, #0x0
  409ca4:	mov	w2, #0x7fff                	// #32767
  409ca8:	mov	x4, #0xffffffffffff        	// #281474976710655
  409cac:	csel	w1, w1, w2, eq  // eq = none
  409cb0:	csel	x4, x4, xzr, eq  // eq = none
  409cb4:	csetm	x5, eq  // eq = none
  409cb8:	b	409c2c <__fxstatat@plt+0x7cdc>
  409cbc:	and	x1, x6, #0xf
  409cc0:	cmp	x1, #0x4
  409cc4:	b.eq	409974 <__fxstatat@plt+0x7a24>  // b.none
  409cc8:	adds	x6, x6, #0x4
  409ccc:	cinc	x4, x4, cs  // cs = hs, nlast
  409cd0:	b	409974 <__fxstatat@plt+0x7a24>
  409cd4:	cbz	x8, 409974 <__fxstatat@plt+0x7a24>
  409cd8:	adds	x6, x6, #0x8
  409cdc:	cinc	x4, x4, cs  // cs = hs, nlast
  409ce0:	b	409974 <__fxstatat@plt+0x7a24>
  409ce4:	and	x1, x5, #0xf
  409ce8:	cmp	x1, #0x4
  409cec:	b.eq	409cf8 <__fxstatat@plt+0x7da8>  // b.none
  409cf0:	adds	x5, x5, #0x4
  409cf4:	cinc	x2, x2, cs  // cs = hs, nlast
  409cf8:	tbz	x2, #51, 409b54 <__fxstatat@plt+0x7c04>
  409cfc:	orr	w0, w0, #0x8
  409d00:	mov	w1, #0x1                   	// #1
  409d04:	mov	x4, #0x0                   	// #0
  409d08:	mov	x5, #0x0                   	// #0
  409d0c:	b	409b98 <__fxstatat@plt+0x7c48>
  409d10:	cmp	x8, #0x0
  409d14:	mov	w2, #0x7fff                	// #32767
  409d18:	mov	x4, #0xffffffffffff        	// #281474976710655
  409d1c:	csel	w1, w1, w2, ne  // ne = any
  409d20:	csel	x4, x4, xzr, ne  // ne = any
  409d24:	csetm	x5, ne  // ne = any
  409d28:	b	409c2c <__fxstatat@plt+0x7cdc>
  409d2c:	cbnz	x8, 409974 <__fxstatat@plt+0x7a24>
  409d30:	b	409cd8 <__fxstatat@plt+0x7d88>
  409d34:	mov	x4, #0x2                   	// #2
  409d38:	cmp	x1, #0xf
  409d3c:	b.ne	409d60 <__fxstatat@plt+0x7e10>  // b.any
  409d40:	tbz	x7, #47, 409d78 <__fxstatat@plt+0x7e28>
  409d44:	tbnz	x2, #47, 409d78 <__fxstatat@plt+0x7e28>
  409d48:	orr	x4, x2, #0x800000000000
  409d4c:	mov	w10, w15
  409d50:	and	x4, x4, #0xffffffffffff
  409d54:	mov	x5, x6
  409d58:	mov	w1, #0x7fff                	// #32767
  409d5c:	b	409758 <__fxstatat@plt+0x7808>
  409d60:	cmp	x1, #0xb
  409d64:	b.ne	4096b0 <__fxstatat@plt+0x7760>  // b.any
  409d68:	mov	x7, x2
  409d6c:	mov	x5, x6
  409d70:	mov	x16, x4
  409d74:	b	4096b8 <__fxstatat@plt+0x7768>
  409d78:	orr	x4, x7, #0x800000000000
  409d7c:	mov	w10, w12
  409d80:	and	x4, x4, #0xffffffffffff
  409d84:	mov	w1, #0x7fff                	// #32767
  409d88:	b	409758 <__fxstatat@plt+0x7808>
  409d8c:	cbnz	x8, 409cf8 <__fxstatat@plt+0x7da8>
  409d90:	adds	x5, x5, #0x8
  409d94:	cinc	x2, x2, cs  // cs = hs, nlast
  409d98:	tbnz	x2, #51, 409cfc <__fxstatat@plt+0x7dac>
  409d9c:	b	409b54 <__fxstatat@plt+0x7c04>
  409da0:	cbnz	x8, 409d90 <__fxstatat@plt+0x7e40>
  409da4:	tbnz	x2, #51, 409cfc <__fxstatat@plt+0x7dac>
  409da8:	b	409b54 <__fxstatat@plt+0x7c04>
  409dac:	orr	w0, w0, #0x10
  409db0:	b	409cfc <__fxstatat@plt+0x7dac>
  409db4:	mov	x2, x4
  409db8:	mov	x4, #0x3                   	// #3
  409dbc:	b	409d38 <__fxstatat@plt+0x7de8>
  409dc0:	mov	w10, w15
  409dc4:	mov	x8, x13
  409dc8:	b	4096d4 <__fxstatat@plt+0x7784>
  409dcc:	nop
  409dd0:	cbz	w0, 409e14 <__fxstatat@plt+0x7ec4>
  409dd4:	mov	w0, w0
  409dd8:	mov	w1, #0x403e                	// #16446
  409ddc:	clz	x3, x0
  409de0:	mov	w2, #0x402f                	// #16431
  409de4:	sub	w1, w1, w3
  409de8:	mov	x3, #0x0                   	// #0
  409dec:	sub	w2, w2, w1
  409df0:	and	w1, w1, #0x7fff
  409df4:	lsl	x0, x0, x2
  409df8:	and	x0, x0, #0xffffffffffff
  409dfc:	mov	x2, #0x0                   	// #0
  409e00:	fmov	d0, x2
  409e04:	bfxil	x3, x0, #0, #48
  409e08:	bfi	x3, x1, #48, #16
  409e0c:	fmov	v0.d[1], x3
  409e10:	ret
  409e14:	mov	x0, #0x0                   	// #0
  409e18:	mov	x3, #0x0                   	// #0
  409e1c:	bfxil	x3, x0, #0, #48
  409e20:	mov	x2, #0x0                   	// #0
  409e24:	fmov	d0, x2
  409e28:	mov	w1, #0x0                   	// #0
  409e2c:	bfi	x3, x1, #48, #16
  409e30:	fmov	v0.d[1], x3
  409e34:	ret
  409e38:	stp	x29, x30, [sp, #-48]!
  409e3c:	mov	x29, sp
  409e40:	str	x19, [sp, #16]
  409e44:	str	q0, [sp, #32]
  409e48:	ldr	x19, [sp, #32]
  409e4c:	ldr	x1, [sp, #40]
  409e50:	mrs	x0, fpcr
  409e54:	ubfx	x3, x1, #48, #15
  409e58:	mov	x2, x19
  409e5c:	mov	x4, #0x3ffe                	// #16382
  409e60:	ubfx	x19, x1, #0, #48
  409e64:	cmp	x3, x4
  409e68:	b.gt	409e94 <__fxstatat@plt+0x7f44>
  409e6c:	cbnz	x3, 409e78 <__fxstatat@plt+0x7f28>
  409e70:	orr	x19, x2, x19
  409e74:	cbz	x19, 409e84 <__fxstatat@plt+0x7f34>
  409e78:	mov	w0, #0x10                  	// #16
  409e7c:	mov	x19, #0x0                   	// #0
  409e80:	bl	409ff8 <__fxstatat@plt+0x80a8>
  409e84:	mov	x0, x19
  409e88:	ldr	x19, [sp, #16]
  409e8c:	ldp	x29, x30, [sp], #48
  409e90:	ret
  409e94:	lsr	x0, x1, #63
  409e98:	mov	x4, #0x403f                	// #16447
  409e9c:	and	w0, w0, #0xff
  409ea0:	and	x5, x0, #0xff
  409ea4:	sub	x4, x4, x5
  409ea8:	cmp	x4, x3
  409eac:	b.le	409f00 <__fxstatat@plt+0x7fb0>
  409eb0:	cbnz	x5, 409f14 <__fxstatat@plt+0x7fc4>
  409eb4:	mov	x1, x3
  409eb8:	mov	x0, #0x406f                	// #16495
  409ebc:	sub	x3, x0, x3
  409ec0:	orr	x4, x19, #0x1000000000000
  409ec4:	cmp	x3, #0x3f
  409ec8:	b.gt	409f24 <__fxstatat@plt+0x7fd4>
  409ecc:	mov	w3, #0xffffbfd1            	// #-16431
  409ed0:	add	w3, w1, w3
  409ed4:	sub	w1, w0, w1
  409ed8:	lsl	x0, x2, x3
  409edc:	cmp	x0, #0x0
  409ee0:	lsr	x19, x2, x1
  409ee4:	cset	w0, ne  // ne = any
  409ee8:	lsl	x4, x4, x3
  409eec:	orr	x19, x19, x4
  409ef0:	cbz	w0, 409e84 <__fxstatat@plt+0x7f34>
  409ef4:	mov	w0, #0x10                  	// #16
  409ef8:	bl	409ff8 <__fxstatat@plt+0x80a8>
  409efc:	b	409e84 <__fxstatat@plt+0x7f34>
  409f00:	eor	w19, w0, #0x1
  409f04:	mov	w0, #0x1                   	// #1
  409f08:	sbfx	x19, x19, #0, #1
  409f0c:	bl	409ff8 <__fxstatat@plt+0x80a8>
  409f10:	b	409e84 <__fxstatat@plt+0x7f34>
  409f14:	mov	w0, #0x1                   	// #1
  409f18:	mov	x19, #0x0                   	// #0
  409f1c:	bl	409ff8 <__fxstatat@plt+0x80a8>
  409f20:	b	409e84 <__fxstatat@plt+0x7f34>
  409f24:	mov	w0, #0xffffc011            	// #-16367
  409f28:	add	w5, w1, w0
  409f2c:	mov	w0, #0x402f                	// #16431
  409f30:	cmp	x3, #0x40
  409f34:	sub	w1, w0, w1
  409f38:	lsl	x0, x4, x5
  409f3c:	orr	x0, x2, x0
  409f40:	csel	x2, x0, x2, ne  // ne = any
  409f44:	lsr	x19, x4, x1
  409f48:	cmp	x2, #0x0
  409f4c:	cset	w0, ne  // ne = any
  409f50:	b	409ef0 <__fxstatat@plt+0x7fa0>
  409f54:	nop
  409f58:	cbz	x0, 409fac <__fxstatat@plt+0x805c>
  409f5c:	clz	x2, x0
  409f60:	mov	w1, #0x403e                	// #16446
  409f64:	sub	w1, w1, w2
  409f68:	mov	x2, #0x406f                	// #16495
  409f6c:	and	w4, w1, #0x7fff
  409f70:	sub	x3, x2, w1, sxtw
  409f74:	cmp	x3, #0x3f
  409f78:	b.gt	409fcc <__fxstatat@plt+0x807c>
  409f7c:	sub	w2, w2, w1
  409f80:	mov	w3, #0xffffbfd1            	// #-16431
  409f84:	add	w1, w1, w3
  409f88:	mov	x3, #0x0                   	// #0
  409f8c:	lsr	x1, x0, x1
  409f90:	and	x1, x1, #0xffffffffffff
  409f94:	lsl	x0, x0, x2
  409f98:	fmov	d0, x0
  409f9c:	bfxil	x3, x1, #0, #48
  409fa0:	bfi	x3, x4, #48, #16
  409fa4:	fmov	v0.d[1], x3
  409fa8:	ret
  409fac:	mov	x1, #0x0                   	// #0
  409fb0:	mov	x3, #0x0                   	// #0
  409fb4:	bfxil	x3, x1, #0, #48
  409fb8:	fmov	d0, x0
  409fbc:	mov	w4, #0x0                   	// #0
  409fc0:	bfi	x3, x4, #48, #16
  409fc4:	fmov	v0.d[1], x3
  409fc8:	ret
  409fcc:	mov	w2, #0x402f                	// #16431
  409fd0:	sub	w1, w2, w1
  409fd4:	mov	x3, #0x0                   	// #0
  409fd8:	lsl	x1, x0, x1
  409fdc:	and	x1, x1, #0xffffffffffff
  409fe0:	mov	x0, #0x0                   	// #0
  409fe4:	fmov	d0, x0
  409fe8:	bfxil	x3, x1, #0, #48
  409fec:	bfi	x3, x4, #48, #16
  409ff0:	fmov	v0.d[1], x3
  409ff4:	ret
  409ff8:	tbz	w0, #0, 40a008 <__fxstatat@plt+0x80b8>
  409ffc:	movi	v1.2s, #0x0
  40a000:	fdiv	s0, s1, s1
  40a004:	mrs	x1, fpsr
  40a008:	tbz	w0, #1, 40a01c <__fxstatat@plt+0x80cc>
  40a00c:	fmov	s1, #1.000000000000000000e+00
  40a010:	movi	v2.2s, #0x0
  40a014:	fdiv	s0, s1, s2
  40a018:	mrs	x1, fpsr
  40a01c:	tbz	w0, #2, 40a03c <__fxstatat@plt+0x80ec>
  40a020:	mov	w2, #0xc5ae                	// #50606
  40a024:	mov	w1, #0x7f7fffff            	// #2139095039
  40a028:	movk	w2, #0x749d, lsl #16
  40a02c:	fmov	s1, w1
  40a030:	fmov	s2, w2
  40a034:	fadd	s0, s1, s2
  40a038:	mrs	x1, fpsr
  40a03c:	tbz	w0, #3, 40a04c <__fxstatat@plt+0x80fc>
  40a040:	movi	v1.2s, #0x80, lsl #16
  40a044:	fmul	s0, s1, s1
  40a048:	mrs	x1, fpsr
  40a04c:	tbz	w0, #4, 40a064 <__fxstatat@plt+0x8114>
  40a050:	mov	w0, #0x7f7fffff            	// #2139095039
  40a054:	fmov	s2, #1.000000000000000000e+00
  40a058:	fmov	s1, w0
  40a05c:	fsub	s0, s1, s2
  40a060:	mrs	x0, fpsr
  40a064:	ret
  40a068:	stp	x29, x30, [sp, #-64]!
  40a06c:	mov	x29, sp
  40a070:	stp	x19, x20, [sp, #16]
  40a074:	adrp	x20, 41d000 <__fxstatat@plt+0x1b0b0>
  40a078:	add	x20, x20, #0xdf0
  40a07c:	stp	x21, x22, [sp, #32]
  40a080:	adrp	x21, 41d000 <__fxstatat@plt+0x1b0b0>
  40a084:	add	x21, x21, #0xde8
  40a088:	sub	x20, x20, x21
  40a08c:	mov	w22, w0
  40a090:	stp	x23, x24, [sp, #48]
  40a094:	mov	x23, x1
  40a098:	mov	x24, x2
  40a09c:	bl	401a20 <mbrtowc@plt-0x40>
  40a0a0:	cmp	xzr, x20, asr #3
  40a0a4:	b.eq	40a0d0 <__fxstatat@plt+0x8180>  // b.none
  40a0a8:	asr	x20, x20, #3
  40a0ac:	mov	x19, #0x0                   	// #0
  40a0b0:	ldr	x3, [x21, x19, lsl #3]
  40a0b4:	mov	x2, x24
  40a0b8:	add	x19, x19, #0x1
  40a0bc:	mov	x1, x23
  40a0c0:	mov	w0, w22
  40a0c4:	blr	x3
  40a0c8:	cmp	x20, x19
  40a0cc:	b.ne	40a0b0 <__fxstatat@plt+0x8160>  // b.any
  40a0d0:	ldp	x19, x20, [sp, #16]
  40a0d4:	ldp	x21, x22, [sp, #32]
  40a0d8:	ldp	x23, x24, [sp, #48]
  40a0dc:	ldp	x29, x30, [sp], #64
  40a0e0:	ret
  40a0e4:	nop
  40a0e8:	ret
  40a0ec:	nop
  40a0f0:	adrp	x2, 41e000 <__fxstatat@plt+0x1c0b0>
  40a0f4:	mov	x1, #0x0                   	// #0
  40a0f8:	ldr	x2, [x2, #648]
  40a0fc:	b	401b00 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040a100 <.fini>:
  40a100:	stp	x29, x30, [sp, #-16]!
  40a104:	mov	x29, sp
  40a108:	ldp	x29, x30, [sp], #16
  40a10c:	ret
