{
  "design": {
    "design_info": {
      "boundary_crc": "0x8C53112EFA9466A5",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../vga_test.gen/sources_1/bd/vga_bd",
      "name": "vga_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": ""
    },
    "ports": {
      "clk100MHz": {
        "direction": "I"
      },
      "clk65MHz": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "65000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "vga_bd_clk_wiz_0_0",
        "xci_path": "ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "254.866"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "297.890"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "65.000"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_65MHz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "50.375"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "15.500"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "clk100MHz_1": {
        "ports": [
          "clk100MHz",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_65MHz": {
        "ports": [
          "clk_wiz_0/clk_65MHz",
          "clk65MHz"
        ]
      }
    }
  }
}