begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* d10v-opc.c -- D10V opcode list    Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc.    Written by Martin Hunt, Cygnus Support  This file is part of GDB, GAS, and the GNU binutils.  GDB, GAS, and the GNU binutils are free software; you can redistribute them and/or modify them under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  GDB, GAS, and the GNU binutils are distributed in the hope that they will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this file; see the file COPYING.  If not, write to the Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/d10v.h"
end_include

begin_comment
comment|/*   The table is sorted. Suitable for searching by a binary search. */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|pd_reg
name|d10v_predefined_registers
index|[]
init|=
block|{
block|{
literal|"a0"
block|,
name|NULL
block|,
name|OPERAND_ACC0
operator|+
literal|0
block|}
block|,
block|{
literal|"a1"
block|,
name|NULL
block|,
name|OPERAND_ACC1
operator|+
literal|1
block|}
block|,
block|{
literal|"bpc"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|3
block|}
block|,
block|{
literal|"bpsw"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|1
block|}
block|,
block|{
literal|"c"
block|,
name|NULL
block|,
name|OPERAND_CFLAG
operator|+
literal|3
block|}
block|,
block|{
literal|"cr0"
block|,
literal|"psw"
block|,
name|OPERAND_CONTROL
block|}
block|,
block|{
literal|"cr1"
block|,
literal|"bpsw"
block|,
name|OPERAND_CONTROL
operator|+
literal|1
block|}
block|,
block|{
literal|"cr10"
block|,
literal|"mod_s"
block|,
name|OPERAND_CONTROL
operator|+
literal|10
block|}
block|,
block|{
literal|"cr11"
block|,
literal|"mod_e"
block|,
name|OPERAND_CONTROL
operator|+
literal|11
block|}
block|,
block|{
literal|"cr12"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|12
block|}
block|,
block|{
literal|"cr13"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|13
block|}
block|,
block|{
literal|"cr14"
block|,
literal|"iba"
block|,
name|OPERAND_CONTROL
operator|+
literal|14
block|}
block|,
block|{
literal|"cr15"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|15
block|}
block|,
block|{
literal|"cr2"
block|,
literal|"pc"
block|,
name|OPERAND_CONTROL
operator|+
literal|2
block|}
block|,
block|{
literal|"cr3"
block|,
literal|"bpc"
block|,
name|OPERAND_CONTROL
operator|+
literal|3
block|}
block|,
block|{
literal|"cr4"
block|,
literal|"dpsw"
block|,
name|OPERAND_CONTROL
operator|+
literal|4
block|}
block|,
block|{
literal|"cr5"
block|,
literal|"dpc"
block|,
name|OPERAND_CONTROL
operator|+
literal|5
block|}
block|,
block|{
literal|"cr6"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|6
block|}
block|,
block|{
literal|"cr7"
block|,
literal|"rpt_c"
block|,
name|OPERAND_CONTROL
operator|+
literal|7
block|}
block|,
block|{
literal|"cr8"
block|,
literal|"rpt_s"
block|,
name|OPERAND_CONTROL
operator|+
literal|8
block|}
block|,
block|{
literal|"cr9"
block|,
literal|"rpt_e"
block|,
name|OPERAND_CONTROL
operator|+
literal|9
block|}
block|,
block|{
literal|"dpc"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|5
block|}
block|,
block|{
literal|"dpsw"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|4
block|}
block|,
block|{
literal|"f0"
block|,
name|NULL
block|,
name|OPERAND_FFLAG
operator|+
literal|0
block|}
block|,
block|{
literal|"f1"
block|,
name|NULL
block|,
name|OPERAND_FFLAG
operator|+
literal|1
block|}
block|,
block|{
literal|"iba"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|14
block|}
block|,
block|{
literal|"link"
block|,
literal|"r13"
block|,
name|OPERAND_GPR
operator|+
literal|13
block|}
block|,
block|{
literal|"mod_e"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|11
block|}
block|,
block|{
literal|"mod_s"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|10
block|}
block|,
block|{
literal|"pc"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|2
block|}
block|,
block|{
literal|"psw"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|0
block|}
block|,
block|{
literal|"r0"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|0
block|}
block|,
block|{
literal|"r0-r1"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|1
block|}
block|,
block|{
literal|"r1"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|1
block|}
block|,
block|{
literal|"r10"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|10
block|}
block|,
block|{
literal|"r10-r11"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|10
block|}
block|,
block|{
literal|"r11"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|11
block|}
block|,
block|{
literal|"r12"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|12
block|}
block|,
block|{
literal|"r12-r13"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|12
block|}
block|,
block|{
literal|"r13"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|13
block|}
block|,
block|{
literal|"r14"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|14
block|}
block|,
block|{
literal|"r14-r15"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|14
block|}
block|,
block|{
literal|"r15"
block|,
literal|"sp"
block|,
name|OPERAND_SP
operator||
operator|(
name|OPERAND_GPR
operator|+
literal|15
operator|)
block|}
block|,
block|{
literal|"r2"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|2
block|}
block|,
block|{
literal|"r2-r3"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|2
block|}
block|,
block|{
literal|"r3"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|3
block|}
block|,
block|{
literal|"r4"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|4
block|}
block|,
block|{
literal|"r4-r5"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|4
block|}
block|,
block|{
literal|"r5"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|5
block|}
block|,
block|{
literal|"r6"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|6
block|}
block|,
block|{
literal|"r6-r7"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|6
block|}
block|,
block|{
literal|"r7"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|7
block|}
block|,
block|{
literal|"r8"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|8
block|}
block|,
block|{
literal|"r8-r9"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|8
block|}
block|,
block|{
literal|"r9"
block|,
name|NULL
block|,
name|OPERAND_GPR
operator|+
literal|9
block|}
block|,
block|{
literal|"rpt_c"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|7
block|}
block|,
block|{
literal|"rpt_e"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|9
block|}
block|,
block|{
literal|"rpt_s"
block|,
name|NULL
block|,
name|OPERAND_CONTROL
operator|+
literal|8
block|}
block|,
block|{
literal|"sp"
block|,
name|NULL
block|,
name|OPERAND_SP
operator||
operator|(
name|OPERAND_GPR
operator|+
literal|15
operator|)
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_function
name|int
name|d10v_reg_name_cnt
parameter_list|()
block|{
return|return
operator|(
sizeof|sizeof
argument_list|(
name|d10v_predefined_registers
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|pd_reg
argument_list|)
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|const
name|struct
name|d10v_operand
name|d10v_operands
index|[]
init|=
block|{
define|#
directive|define
name|UNUSED
value|(0)
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
define|#
directive|define
name|RSRC
value|(UNUSED + 1)
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_GPR
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|RSRC_SP
value|(RSRC + 1)
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_SP
operator||
name|OPERAND_GPR
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|RSRC_NOSP
value|(RSRC_SP + 1)
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_NOSP
operator||
name|OPERAND_GPR
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|RDST
value|(RSRC_NOSP + 1)
block|{
literal|4
block|,
literal|5
block|,
name|OPERAND_DEST
operator||
name|OPERAND_GPR
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|ASRC
value|(RDST + 1)
block|{
literal|1
block|,
literal|4
block|,
name|OPERAND_ACC0
operator||
name|OPERAND_ACC1
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|ASRC0ONLY
value|(ASRC + 1)
block|{
literal|1
block|,
literal|4
block|,
name|OPERAND_ACC0
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|ADST
value|(ASRC0ONLY + 1)
block|{
literal|1
block|,
literal|8
block|,
name|OPERAND_DEST
operator||
name|OPERAND_ACC0
operator||
name|OPERAND_ACC1
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|RSRCE
value|(ADST + 1)
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_EVEN
operator||
name|OPERAND_GPR
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|RDSTE
value|(RSRCE + 1)
block|{
literal|4
block|,
literal|5
block|,
name|OPERAND_EVEN
operator||
name|OPERAND_DEST
operator||
name|OPERAND_GPR
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|NUM16
value|(RDSTE + 1)
block|{
literal|16
block|,
literal|0
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
block|}
block|,
define|#
directive|define
name|NUM3
value|(NUM16 + 1)
comment|/* rac, rachi */
block|{
literal|3
block|,
literal|1
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
operator||
name|RESTRICTED_NUM3
block|}
block|,
define|#
directive|define
name|NUM4
value|(NUM3 + 1)
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SIGNED
block|}
block|,
define|#
directive|define
name|UNUM4
value|(NUM4 + 1)
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_NUM
block|}
block|,
define|#
directive|define
name|UNUM4S
value|(UNUM4 + 1)
comment|/* addi, slli, srai, srli, subi */
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_NUM
operator||
name|OPERAND_SHIFT
block|}
block|,
define|#
directive|define
name|UNUM8
value|(UNUM4S + 1)
comment|/* repi */
block|{
literal|8
block|,
literal|16
block|,
name|OPERAND_NUM
block|}
block|,
define|#
directive|define
name|UNUM16
value|(UNUM8 + 1)
comment|/* cmpui */
block|{
literal|16
block|,
literal|0
block|,
name|OPERAND_NUM
block|}
block|,
define|#
directive|define
name|ANUM16
value|(UNUM16 + 1)
block|{
literal|16
block|,
literal|0
block|,
name|OPERAND_ADDR
operator||
name|OPERAND_SIGNED
block|}
block|,
define|#
directive|define
name|ANUM8
value|(ANUM16 + 1)
block|{
literal|8
block|,
literal|0
block|,
name|OPERAND_ADDR
operator||
name|OPERAND_SIGNED
block|}
block|,
define|#
directive|define
name|ASRC2
value|(ANUM8 + 1)
block|{
literal|1
block|,
literal|8
block|,
name|OPERAND_ACC0
operator||
name|OPERAND_ACC1
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|RSRC2
value|(ASRC2 + 1)
block|{
literal|4
block|,
literal|5
block|,
name|OPERAND_GPR
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|RSRC2E
value|(RSRC2 + 1)
block|{
literal|4
block|,
literal|5
block|,
name|OPERAND_GPR
operator||
name|OPERAND_REG
operator||
name|OPERAND_EVEN
block|}
block|,
define|#
directive|define
name|ASRC0
value|(RSRC2E + 1)
block|{
literal|1
block|,
literal|0
block|,
name|OPERAND_ACC0
operator||
name|OPERAND_ACC1
operator||
name|OPERAND_REG
block|}
block|,
define|#
directive|define
name|ADST0
value|(ASRC0 + 1)
block|{
literal|1
block|,
literal|0
block|,
name|OPERAND_ACC0
operator||
name|OPERAND_ACC1
operator||
name|OPERAND_REG
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|FFSRC
value|(ADST0 + 1)
block|{
literal|2
block|,
literal|1
block|,
name|OPERAND_REG
operator||
name|OPERAND_FFLAG
block|}
block|,
define|#
directive|define
name|CFSRC
value|(FFSRC + 1)
block|{
literal|2
block|,
literal|1
block|,
name|OPERAND_REG
operator||
name|OPERAND_CFLAG
block|}
block|,
define|#
directive|define
name|FDST
value|(CFSRC + 1)
block|{
literal|1
block|,
literal|5
block|,
name|OPERAND_REG
operator||
name|OPERAND_FFLAG
operator||
name|OPERAND_DEST
block|}
block|,
define|#
directive|define
name|ATSIGN
value|(FDST + 1)
block|{
literal|0
block|,
literal|0
block|,
name|OPERAND_ATSIGN
block|}
block|,
define|#
directive|define
name|ATPAR
value|(ATSIGN + 1)
comment|/* "@(" */
block|{
literal|0
block|,
literal|0
block|,
name|OPERAND_ATPAR
block|}
block|,
define|#
directive|define
name|PLUS
value|(ATPAR + 1)
comment|/* postincrement */
block|{
literal|0
block|,
literal|0
block|,
name|OPERAND_PLUS
block|}
block|,
define|#
directive|define
name|MINUS
value|(PLUS + 1)
comment|/* postdecrement */
block|{
literal|0
block|,
literal|0
block|,
name|OPERAND_MINUS
block|}
block|,
define|#
directive|define
name|ATMINUS
value|(MINUS + 1)
comment|/* predecrement */
block|{
literal|0
block|,
literal|0
block|,
name|OPERAND_ATMINUS
block|}
block|,
define|#
directive|define
name|CSRC
value|(ATMINUS + 1)
comment|/* control register */
block|{
literal|4
block|,
literal|1
block|,
name|OPERAND_REG
operator||
name|OPERAND_CONTROL
block|}
block|,
define|#
directive|define
name|CDST
value|(CSRC + 1)
comment|/* control register */
block|{
literal|4
block|,
literal|5
block|,
name|OPERAND_REG
operator||
name|OPERAND_CONTROL
operator||
name|OPERAND_DEST
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|d10v_opcode
name|d10v_opcodes
index|[]
init|=
block|{
block|{
literal|"abs"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x4607
block|,
literal|0x7e1f
block|,
block|{
name|RDST
block|}
block|}
block|,
block|{
literal|"abs"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x5607
block|,
literal|0x7eff
block|,
block|{
name|ADST
block|}
block|}
block|,
block|{
literal|"add"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WCAR
block|,
literal|0x0200
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"add"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1201
block|,
literal|0x7ee3
block|,
block|{
name|ADST
block|,
name|RSRCE
block|}
block|}
block|,
block|{
literal|"add"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1203
block|,
literal|0x7eef
block|,
block|{
name|ADST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"add2w"
block|,
name|SHORT_2
block|,
literal|2
block|,
name|IU
block|,
name|PAR
operator||
name|WCAR
block|,
literal|0x1200
block|,
literal|0x7e23
block|,
block|{
name|RDSTE
block|,
name|RSRCE
block|}
block|}
block|,
block|{
literal|"add3"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
operator||
name|WCAR
block|,
literal|0x1000000
block|,
literal|0x3f000000
block|,
block|{
name|RDST
block|,
name|RSRC
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"addac3"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17000200
block|,
literal|0x3ffffe22
block|,
block|{
name|RDSTE
block|,
name|RSRCE
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"addac3"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17000202
block|,
literal|0x3ffffe2e
block|,
block|{
name|RDSTE
block|,
name|ASRC
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"addac3s"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17001200
block|,
literal|0x3ffffe22
block|,
block|{
name|RDSTE
block|,
name|RSRCE
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"addac3s"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17001202
block|,
literal|0x3ffffe2e
block|,
block|{
name|RDSTE
block|,
name|ASRC
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"addi"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WCAR
block|,
literal|0x201
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4S
block|}
block|}
block|,
block|{
literal|"and"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0xc00
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"and3"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x6000000
block|,
literal|0x3f000000
block|,
block|{
name|RDST
block|,
name|RSRC
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"bclri"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0xc01
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4
block|}
block|}
block|,
block|{
literal|"bl"
block|,
name|OPCODE_FAKE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
literal|8
block|,
literal|16
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"bl.s"
block|,
name|SHORT_B
block|,
literal|3
block|,
name|MU
block|,
name|ALONE
operator||
name|BRANCH_LINK
operator||
name|PAR
block|,
literal|0x4900
block|,
literal|0x7f00
block|,
block|{
name|ANUM8
block|}
block|}
block|,
block|{
literal|"bl.l"
block|,
name|LONG_B
block|,
literal|3
block|,
name|MU
block|,
name|BRANCH_LINK
operator||
name|SEQ
block|,
literal|0x24800000
block|,
literal|0x3fff0000
block|,
block|{
name|ANUM16
block|}
block|}
block|,
block|{
literal|"bnoti"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0xa01
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4
block|}
block|}
block|,
block|{
literal|"bra"
block|,
name|OPCODE_FAKE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
literal|8
block|,
literal|16
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"bra.s"
block|,
name|SHORT_B
block|,
literal|3
block|,
name|MU
block|,
name|ALONE
operator||
name|BRANCH
operator||
name|PAR
block|,
literal|0x4800
block|,
literal|0x7f00
block|,
block|{
name|ANUM8
block|}
block|}
block|,
block|{
literal|"bra.l"
block|,
name|LONG_B
block|,
literal|3
block|,
name|MU
block|,
name|BRANCH
operator||
name|SEQ
block|,
literal|0x24000000
block|,
literal|0x3fff0000
block|,
block|{
name|ANUM16
block|}
block|}
block|,
block|{
literal|"brf0f"
block|,
name|OPCODE_FAKE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
literal|8
block|,
literal|16
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"brf0f.s"
block|,
name|SHORT_B
block|,
literal|3
block|,
name|MU
block|,
name|BRANCH
operator||
name|PAR
operator||
name|RF0
block|,
literal|0x4a00
block|,
literal|0x7f00
block|,
block|{
name|ANUM8
block|}
block|}
block|,
block|{
literal|"brf0f.l"
block|,
name|LONG_B
block|,
literal|3
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x25000000
block|,
literal|0x3fff0000
block|,
block|{
name|ANUM16
block|}
block|}
block|,
block|{
literal|"brf0t"
block|,
name|OPCODE_FAKE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
literal|8
block|,
literal|16
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"brf0t.s"
block|,
name|SHORT_B
block|,
literal|3
block|,
name|MU
block|,
name|BRANCH
operator||
name|PAR
operator||
name|RF0
block|,
literal|0x4b00
block|,
literal|0x7f00
block|,
block|{
name|ANUM8
block|}
block|}
block|,
block|{
literal|"brf0t.l"
block|,
name|LONG_B
block|,
literal|3
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x25800000
block|,
literal|0x3fff0000
block|,
block|{
name|ANUM16
block|}
block|}
block|,
block|{
literal|"bseti"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x801
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4
block|}
block|}
block|,
block|{
literal|"btsti"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0xe01
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|UNUM4
block|}
block|}
block|,
block|{
literal|"clrac"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x5601
block|,
literal|0x7eff
block|,
block|{
name|ADST
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x600
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x1603
block|,
literal|0x7eef
block|,
block|{
name|ASRC2
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"cmpeq"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x400
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"cmpeq"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x1403
block|,
literal|0x7eef
block|,
block|{
name|ASRC2
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"cmpeqi"
block|,
name|OPCODE_FAKE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|1
block|,
literal|4
block|,
literal|16
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cmpeqi.s"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x401
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|NUM4
block|}
block|}
block|,
block|{
literal|"cmpeqi.l"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x2000000
block|,
literal|0x3f0f0000
block|,
block|{
name|RSRC2
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"cmpi"
block|,
name|OPCODE_FAKE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|1
block|,
literal|4
block|,
literal|16
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cmpi.s"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x601
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|NUM4
block|}
block|}
block|,
block|{
literal|"cmpi.l"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x3000000
block|,
literal|0x3f0f0000
block|,
block|{
name|RSRC2
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"cmpu"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x4600
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"cmpui"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x23000000
block|,
literal|0x3f0f0000
block|,
block|{
name|RSRC2
block|,
name|UNUM16
block|}
block|}
block|,
block|{
literal|"cpfg"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
block|,
literal|0x4e0f
block|,
literal|0x7fdf
block|,
block|{
name|FDST
block|,
name|CFSRC
block|}
block|}
block|,
block|{
literal|"cpfg"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
block|,
literal|0x4e09
block|,
literal|0x7fd9
block|,
block|{
name|FDST
block|,
name|FFSRC
block|}
block|}
block|,
block|{
literal|"dbt"
block|,
name|SHORT_2
block|,
literal|5
block|,
name|MU
block|,
name|ALONE
operator||
name|PAR
block|,
literal|0x5f20
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"divs"
block|,
name|LONG_L
block|,
literal|1
block|,
name|BOTH
block|,
name|SEQ
block|,
literal|0x14002800
block|,
literal|0x3f10fe21
block|,
block|{
name|RDSTE
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"exef0f"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e04
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exef0t"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e24
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exef1f"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e40
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exef1t"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e42
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exefaf"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e00
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exefat"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e02
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exetaf"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e20
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exetat"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PARONLY
block|,
literal|0x4e22
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"exp"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x15002a00
block|,
literal|0x3ffffe03
block|,
block|{
name|RDST
block|,
name|RSRCE
block|}
block|}
block|,
block|{
literal|"exp"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x15002a02
block|,
literal|0x3ffffe0f
block|,
block|{
name|RDST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"jl"
block|,
name|SHORT_2
block|,
literal|3
block|,
name|MU
block|,
name|ALONE
operator||
name|BRANCH_LINK
operator||
name|PAR
block|,
literal|0x4d00
block|,
literal|0x7fe1
block|,
block|{
name|RSRC
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
name|SHORT_2
block|,
literal|3
block|,
name|MU
block|,
name|ALONE
operator||
name|BRANCH
operator||
name|PAR
block|,
literal|0x4c00
block|,
literal|0x7fe1
block|,
block|{
name|RSRC
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x30000000
block|,
literal|0x3f000000
block|,
block|{
name|RDST
block|,
name|ATPAR
block|,
name|NUM16
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x6401
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|ATSIGN
block|,
name|RSRC
block|,
name|MINUS
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x6001
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|ATSIGN
block|,
name|RSRC
block|,
name|PLUS
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x6000
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|ATSIGN
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"ld"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x32010000
block|,
literal|0x3f0f0000
block|,
block|{
name|RDST
block|,
name|ATSIGN
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"ld2w"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x31000000
block|,
literal|0x3f100000
block|,
block|{
name|RDSTE
block|,
name|ATPAR
block|,
name|NUM16
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"ld2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x6601
block|,
literal|0x7e21
block|,
block|{
name|RDSTE
block|,
name|ATSIGN
block|,
name|RSRC
block|,
name|MINUS
block|}
block|}
block|,
block|{
literal|"ld2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x6201
block|,
literal|0x7e21
block|,
block|{
name|RDSTE
block|,
name|ATSIGN
block|,
name|RSRC
block|,
name|PLUS
block|}
block|}
block|,
block|{
literal|"ld2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x6200
block|,
literal|0x7e21
block|,
block|{
name|RDSTE
block|,
name|ATSIGN
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"ld2w"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x33010000
block|,
literal|0x3f1f0000
block|,
block|{
name|RDSTE
block|,
name|ATSIGN
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"ldb"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x38000000
block|,
literal|0x3f000000
block|,
block|{
name|RDST
block|,
name|ATPAR
block|,
name|NUM16
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"ldb"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x7000
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|ATSIGN
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"ldi"
block|,
name|OPCODE_FAKE
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|1
block|,
literal|4
block|,
literal|16
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"ldi.s"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x4001
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|NUM4
block|}
block|}
block|,
block|{
literal|"ldi.l"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x20000000
block|,
literal|0x3f0f0000
block|,
block|{
name|RDST
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"ldub"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x39000000
block|,
literal|0x3f000000
block|,
block|{
name|RDST
block|,
name|ATPAR
block|,
name|NUM16
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"ldub"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RMEM
block|,
literal|0x7200
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|ATSIGN
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mac"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2a00
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"macsu"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1a00
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"macu"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3a00
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"max"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x2600
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"max"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x3600
block|,
literal|0x7ee3
block|,
block|{
name|ADST
block|,
name|RSRCE
block|}
block|}
block|,
block|{
literal|"max"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x3602
block|,
literal|0x7eef
block|,
block|{
name|ADST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"min"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x2601
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"min"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x3601
block|,
literal|0x7ee3
block|,
block|{
name|ADST
block|,
name|RSRCE
block|}
block|}
block|,
block|{
literal|"min"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x3603
block|,
literal|0x7eef
block|,
block|{
name|ADST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"msb"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2800
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"msbsu"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1800
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"msbu"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3800
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mul"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2e00
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mulx"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2c00
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mulxsu"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1c00
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mulxu"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3c00
block|,
literal|0x7e00
block|,
block|{
name|ADST0
block|,
name|RSRC2
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mv"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0x4000
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mv2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x5000
block|,
literal|0x7e23
block|,
block|{
name|RDSTE
block|,
name|RSRCE
block|}
block|}
block|,
block|{
literal|"mv2wfac"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3e00
block|,
literal|0x7e2f
block|,
block|{
name|RDSTE
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"mv2wtac"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3e01
block|,
literal|0x7ee3
block|,
block|{
name|RSRCE
block|,
name|ADST
block|}
block|}
block|,
block|{
literal|"mvac"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3e03
block|,
literal|0x7eef
block|,
block|{
name|ADST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"mvb"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x5400
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mvf0f"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|RF0
block|,
literal|0x4400
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mvf0t"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|RF0
block|,
literal|0x4401
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"mvfacg"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1e04
block|,
literal|0x7e0f
block|,
block|{
name|RDST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"mvfachi"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1e00
block|,
literal|0x7e0f
block|,
block|{
name|RDST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"mvfaclo"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1e02
block|,
literal|0x7e0f
block|,
block|{
name|RDST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"mvfc"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
block|,
literal|0x5200
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|CSRC
block|}
block|}
block|,
block|{
literal|"mvtacg"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1e41
block|,
literal|0x7ee1
block|,
block|{
name|RSRC
block|,
name|ADST
block|}
block|}
block|,
block|{
literal|"mvtachi"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1e01
block|,
literal|0x7ee1
block|,
block|{
name|RSRC
block|,
name|ADST
block|}
block|}
block|,
block|{
literal|"mvtaclo"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1e21
block|,
literal|0x7ee1
block|,
block|{
name|RSRC
block|,
name|ADST
block|}
block|}
block|,
block|{
literal|"mvtc"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
block|,
literal|0x5600
block|,
literal|0x7e01
block|,
block|{
name|RSRC
block|,
name|CDST
block|}
block|}
block|,
block|{
literal|"mvub"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x5401
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"neg"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0x4605
block|,
literal|0x7e1f
block|,
block|{
name|RDST
block|}
block|}
block|,
block|{
literal|"neg"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x5605
block|,
literal|0x7eff
block|,
block|{
name|ADST
block|}
block|}
block|,
block|{
literal|"nop"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0x5e00
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"not"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0x4603
block|,
literal|0x7e1f
block|,
block|{
name|RDST
block|}
block|}
block|,
block|{
literal|"or"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0x800
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"or3"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x4000000
block|,
literal|0x3f000000
block|,
block|{
name|RDST
block|,
name|RSRC
block|,
name|NUM16
block|}
block|}
block|,
comment|/* Special case. sac&sachi must occur before rac&rachi because they have      intersecting masks! The masks for rac&rachi will match sac&sachi but      not the other way around.    */
block|{
literal|"sac"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|RF0
operator||
name|WF0
block|,
literal|0x5209
block|,
literal|0x7e2f
block|,
block|{
name|RDSTE
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"sachi"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|RF0
operator||
name|WF0
block|,
literal|0x4209
block|,
literal|0x7e0f
block|,
block|{
name|RDST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"rac"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x5201
block|,
literal|0x7e21
block|,
block|{
name|RDSTE
block|,
name|ASRC0ONLY
block|,
name|NUM3
block|}
block|}
block|,
block|{
literal|"rachi"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WF0
block|,
literal|0x4201
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|ASRC
block|,
name|NUM3
block|}
block|}
block|,
block|{
literal|"rep"
block|,
name|LONG_L
block|,
literal|2
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x27000000
block|,
literal|0x3ff00000
block|,
block|{
name|RSRC
block|,
name|ANUM16
block|}
block|}
block|,
block|{
literal|"repi"
block|,
name|LONG_L
block|,
literal|2
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x2f000000
block|,
literal|0x3f000000
block|,
block|{
name|UNUM8
block|,
name|ANUM16
block|}
block|}
block|,
block|{
literal|"rtd"
block|,
name|SHORT_2
block|,
literal|3
block|,
name|MU
block|,
name|ALONE
operator||
name|PAR
block|,
literal|0x5f60
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rte"
block|,
name|SHORT_2
block|,
literal|3
block|,
name|MU
block|,
name|ALONE
operator||
name|PAR
block|,
literal|0x5f40
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sadd"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1223
block|,
literal|0x7eef
block|,
block|{
name|ADST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"setf0f"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RF0
block|,
literal|0x4611
block|,
literal|0x7e1f
block|,
block|{
name|RDST
block|}
block|}
block|,
block|{
literal|"setf0t"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|RF0
block|,
literal|0x4613
block|,
literal|0x7e1f
block|,
block|{
name|RDST
block|}
block|}
block|,
block|{
literal|"slae"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3220
block|,
literal|0x7ee1
block|,
block|{
name|ADST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"sleep"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|ALONE
operator||
name|PAR
block|,
literal|0x5fc0
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sll"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2200
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"sll"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3200
block|,
literal|0x7ee1
block|,
block|{
name|ADST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"slli"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2201
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4
block|}
block|}
block|,
block|{
literal|"slli"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3201
block|,
literal|0x7ee1
block|,
block|{
name|ADST
block|,
name|UNUM4S
block|}
block|}
block|,
block|{
literal|"slx"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|RF0
block|,
literal|0x460b
block|,
literal|0x7e1f
block|,
block|{
name|RDST
block|}
block|}
block|,
block|{
literal|"sra"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2400
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"sra"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3400
block|,
literal|0x7ee1
block|,
block|{
name|ADST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"srai"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2401
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4
block|}
block|}
block|,
block|{
literal|"srai"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3401
block|,
literal|0x7ee1
block|,
block|{
name|ADST
block|,
name|UNUM4S
block|}
block|}
block|,
block|{
literal|"srl"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2000
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"srl"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3000
block|,
literal|0x7ee1
block|,
block|{
name|ADST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"srli"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x2001
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4
block|}
block|}
block|,
block|{
literal|"srli"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x3001
block|,
literal|0x7ee1
block|,
block|{
name|ADST
block|,
name|UNUM4S
block|}
block|}
block|,
block|{
literal|"srx"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|RF0
block|,
literal|0x4609
block|,
literal|0x7e1f
block|,
block|{
name|RDST
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x34000000
block|,
literal|0x3f000000
block|,
block|{
name|RSRC2
block|,
name|ATPAR
block|,
name|NUM16
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6800
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|ATSIGN
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6c1f
block|,
literal|0x7e1f
block|,
block|{
name|RSRC2
block|,
name|ATMINUS
block|,
name|RSRC_SP
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6801
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|ATSIGN
block|,
name|RSRC
block|,
name|PLUS
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6c01
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|ATSIGN
block|,
name|RSRC_NOSP
block|,
name|MINUS
block|}
block|}
block|,
block|{
literal|"st"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x36010000
block|,
literal|0x3f0f0000
block|,
block|{
name|RSRC2
block|,
name|ATSIGN
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"st2w"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x35000000
block|,
literal|0x3f100000
block|,
block|{
name|RSRC2E
block|,
name|ATPAR
block|,
name|NUM16
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"st2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6a00
block|,
literal|0x7e21
block|,
block|{
name|RSRC2E
block|,
name|ATSIGN
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"st2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6e1f
block|,
literal|0x7e3f
block|,
block|{
name|RSRC2E
block|,
name|ATMINUS
block|,
name|RSRC_SP
block|}
block|}
block|,
block|{
literal|"st2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6a01
block|,
literal|0x7e21
block|,
block|{
name|RSRC2E
block|,
name|ATSIGN
block|,
name|RSRC
block|,
name|PLUS
block|}
block|}
block|,
block|{
literal|"st2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x6e01
block|,
literal|0x7e21
block|,
block|{
name|RSRC2E
block|,
name|ATSIGN
block|,
name|RSRC_NOSP
block|,
name|MINUS
block|}
block|}
block|,
block|{
literal|"st2w"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x37010000
block|,
literal|0x3f1f0000
block|,
block|{
name|RSRC2E
block|,
name|ATSIGN
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"stb"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x3c000000
block|,
literal|0x3f000000
block|,
block|{
name|RSRC2
block|,
name|ATPAR
block|,
name|NUM16
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"stb"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|PAR
operator||
name|WMEM
block|,
literal|0x7800
block|,
literal|0x7e01
block|,
block|{
name|RSRC2
block|,
name|ATSIGN
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"stop"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|ALONE
operator||
name|PAR
block|,
literal|0x5fe0
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
operator||
name|WCAR
block|,
literal|0x0
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"sub"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1001
block|,
literal|0x7ee3
block|,
block|{
name|ADST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"sub"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
block|,
literal|0x1003
block|,
literal|0x7eef
block|,
block|{
name|ADST
block|,
name|ASRC
block|}
block|}
block|,
block|{
literal|"sub2w"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|IU
block|,
name|PAR
operator||
name|WCAR
block|,
literal|0x1000
block|,
literal|0x7e23
block|,
block|{
name|RDSTE
block|,
name|RSRCE
block|}
block|}
block|,
block|{
literal|"subac3"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17000000
block|,
literal|0x3ffffe22
block|,
block|{
name|RDSTE
block|,
name|RSRCE
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"subac3"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17000002
block|,
literal|0x3ffffe2e
block|,
block|{
name|RDSTE
block|,
name|ASRC
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"subac3s"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17001000
block|,
literal|0x3ffffe22
block|,
block|{
name|RDSTE
block|,
name|RSRCE
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"subac3s"
block|,
name|LONG_R
block|,
literal|1
block|,
name|IU
block|,
name|SEQ
block|,
literal|0x17001002
block|,
literal|0x3ffffe2e
block|,
block|{
name|RDSTE
block|,
name|ASRC
block|,
name|ASRC0
block|}
block|}
block|,
block|{
literal|"subi"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0x1
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|UNUM4S
block|}
block|}
block|,
block|{
literal|"trap"
block|,
name|SHORT_2
block|,
literal|5
block|,
name|MU
block|,
name|ALONE
operator||
name|BRANCH_LINK
operator||
name|PAR
block|,
literal|0x5f00
block|,
literal|0x7fe1
block|,
block|{
name|UNUM4
block|}
block|}
block|,
block|{
literal|"tst0i"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x7000000
block|,
literal|0x3f0f0000
block|,
block|{
name|RSRC2
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"tst1i"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0xf000000
block|,
literal|0x3f0f0000
block|,
block|{
name|RSRC2
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|"wait"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|MU
block|,
name|ALONE
operator||
name|PAR
block|,
literal|0x5f80
block|,
literal|0x7fff
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"xor"
block|,
name|SHORT_2
block|,
literal|1
block|,
name|EITHER
block|,
name|PAR
block|,
literal|0xa00
block|,
literal|0x7e01
block|,
block|{
name|RDST
block|,
name|RSRC
block|}
block|}
block|,
block|{
literal|"xor3"
block|,
name|LONG_L
block|,
literal|1
block|,
name|MU
block|,
name|SEQ
block|,
literal|0x5000000
block|,
literal|0x3f000000
block|,
block|{
name|RDST
block|,
name|RSRC
block|,
name|NUM16
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

end_unit

