Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: fpga_qspi_simulator_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpga_qspi_simulator_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fpga_qspi_simulator_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-ftg256

---- Source Options
Top Module Name                    : fpga_qspi_simulator_top
Verilog Macros                     : { DEBUG_ILA }
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/clk_gen.v" into library work
Parsing module <clk_gen>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/chipscope_ila_5.v" into library work
Parsing module <chipscope_ila_5>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/asyn_fifo.v" into library work
Parsing module <asyn_fifo>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/dual_port_ram/dual_port_ram.v" into library work
Parsing module <dual_port_ram>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v" into library work
Parsing module <sdram_t>.
Parsing verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v" included at line 51.
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v" Line 60: Redeclaration of ansi port ref_domain is not allowed
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v" Line 189: Redeclaration of ansi port sdram_data_i_valid is not allowed
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v" into library work
Parsing module <sdram_data>.
Parsing verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v" included at line 60.
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v" Line 99: Redeclaration of ansi port sdram_rd_req is not allowed
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v" into library work
Parsing module <sdram_core>.
Parsing verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v" included at line 60.
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v" Line 339: Redeclaration of ansi port sdram_wr_data_valid is not allowed
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v" into library work
Parsing module <sdram_cmd>.
Parsing verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_param.v" included at line 63.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/ram_rd_sdram.v" into library work
Parsing module <ram_rd_sdram>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" into library work
Parsing module <qspi_rd_ram>.
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 86: Redeclaration of ansi port forbiden_autofresh is not allowed
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 252: Redeclaration of ansi port qspi_rd_req is not allowed
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 293: Redeclaration of ansi port ram_ren is not allowed
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 303: Redeclaration of ansi port ram_raddr is not allowed
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 329: Redeclaration of ansi port qspi_do is not allowed
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v" into library work
Parsing module <fifo_wr_sdram>.
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v" Line 128: Redeclaration of ansi port wr_valid is not allowed
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v" into library work
Parsing module <cyp_wr_fifo>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v" into library work
Parsing module <sdram_top>.
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v" Line 85: Redeclaration of ansi port sdram_data_i is not allowed
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v" Line 86: Redeclaration of ansi port sdram_data_o is not allowed
WARNING:HDLCompiler:751 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v" Line 87: Redeclaration of ansi port sdram_data_oe is not allowed
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v" into library work
Parsing module <qspi2sdram_top>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v" into library work
Parsing module <cyp2sdram_top>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi_simulator_top.v" into library work
Parsing module <qspi_simulator_top>.
Analyzing Verilog file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" into library work
Parsing module <fpga_qspi_simulator_top>.
WARNING:HDLCompiler:248 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" Line 70: Block identifier is required on this block
WARNING:HDLCompiler:248 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" Line 84: Block identifier is required on this block

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" Line 119: Port sdram_init_done is not connected to this instance

Elaborating module <fpga_qspi_simulator_top>.

Elaborating module <IOBUF(DRIVE=12,IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT",SLEW="SLOW")>.

Elaborating module <clk_gen>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=16,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/clk_gen.v" Line 119: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/clk_gen.v" Line 120: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/clk_gen.v" Line 121: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/clk_gen.v" Line 122: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <qspi_simulator_top>.
WARNING:HDLCompiler:1016 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v" Line 49: Port qspi_cmd_flag is not connected to this instance

Elaborating module <qspi2sdram_top>.

Elaborating module <qspi_rd_ram>.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 168: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 169: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 170: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 171: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 172: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v" Line 284: Assignment to pre_rd_req ignored, since the identifier is never used

Elaborating module <chipscope_icon>.

Elaborating module <chipscope_ila_5>.

Elaborating module <ram_rd_sdram>.

Elaborating module <dual_port_ram(DATAWIDTH=16,ASIZE=3)>.

Elaborating module <sdram_top>.

Elaborating module <sdram_core>.

Elaborating module <sdram_t>.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v" Line 173: Result of 9-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v" Line 173: Assignment to cnt_clk ignored, since the identifier is never used

Elaborating module <sdram_cmd>.

Elaborating module <sdram_data>.
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v" Line 80: Assignment to cur_end_tread ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v" Line 178: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v" Line 203: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v" Line 325: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <cyp2sdram_top>.

Elaborating module <cyp_wr_fifo>.

Elaborating module <asyn_fifo>.
WARNING:HDLCompiler:1499 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/asyn_fifo.v" Line 39: Empty module <asyn_fifo> remains a black box.
WARNING:HDLCompiler:1127 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v" Line 166: Assignment to wfull ignored, since the identifier is never used

Elaborating module <fifo_wr_sdram>.
WARNING:HDLCompiler:634 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" Line 128: Net <qspi_csn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" Line 131: Net <qspi_wpn> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" Line 132: Net <qspi_holdn> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fpga_qspi_simulator_top>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v".
INFO:Xst:3210 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/fpga_qspi_simulator_top.v" line 119: Output port <sdram_init_done> of the instance <qspi_simulator_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <qspi_csn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <qspi_wpn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <qspi_holdn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <fpga_qspi_simulator_top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/clk_gen.v".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <qspi_simulator_top>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi_simulator_top.v".
    Summary:
	no macro.
Unit <qspi_simulator_top> synthesized.

Synthesizing Unit <qspi2sdram_top>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v".
INFO:Xst:3210 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v" line 49: Output port <qspi_cmd_flag> of the instance <qspi_rd_ram_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <qspi2sdram_top> synthesized.

Synthesizing Unit <qspi_rd_ram>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v".
        CMD_FAST_READ = 8'b00001011
        CMD_READ = 8'b00000011
        CMD_WR_EN = 8'b00000110
        CMD_PG_256B = 8'b00000010
        CMD_BLKERASE64K = 8'b11011000
WARNING:Xst:647 - Input <qspi_csn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspi_wpn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspi_holdn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qspi_rd_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <qspi_state>.
    Found 16-bit register for signal <bit_cnt>.
    Found 16-bit register for signal <do_data>.
    Found 3-bit register for signal <byte_cnt>.
    Found 24-bit register for signal <qspi_rd_addr>.
    Found 4-bit register for signal <qspi_pre_idx>.
    Found 31-bit register for signal <in_dat<30:0>>.
    Found 1-bit register for signal <forbiden_autofresh>.
    Found 1-bit register for signal <cmd_fstrd_0bh_flag>.
    Found 1-bit register for signal <cmd_rd_03h_flag>.
    Found 1-bit register for signal <qspi_rd_req>.
    Found 1-bit register for signal <ram_ren>.
    Found 1-bit register for signal <qspi_state[4]_qspi_clk_DFF_91>.
    Found 1-bit register for signal <Z_8_o_qspi_clk_DFF_90_q>.
    Found finite state machine <FSM_0> for signal <qspi_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 8                                              |
    | Clock              | qspi_clk (rising_edge)                         |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <bit_cnt[15]_GND_8_o_add_39_OUT> created at line 219.
    Found 3-bit adder for signal <byte_cnt[2]_GND_8_o_add_42_OUT> created at line 229.
    Found 3-bit adder for signal <qspi_pre_idx[2]_GND_8_o_add_70_OUT> created at line 308.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_raddr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_raddr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram_raddr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <qspi_do> created at line 331
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred   3 Latch(s).
	inferred   6 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <qspi_rd_ram> synthesized.

Synthesizing Unit <ram_rd_sdram>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/qspi2sdram/ram_rd_sdram.v".
WARNING:Xst:647 - Input <qspi_rd_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <rd_addr>.
    Found 24-bit register for signal <last_rd_addr>.
    Found 3-bit register for signal <rd_state>.
    Found 3-bit register for signal <ram_waddr>.
    Found 4-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <qspi_rd_req1>.
    Found 1-bit register for signal <qspi_rd_posedge>.
    Found 1-bit register for signal <qspi_rd_req0>.
    Found finite state machine <FSM_1> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sdram_clk (rising_edge)                        |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <rd_cnt[3]_GND_17_o_add_20_OUT> created at line 146.
    Found 3-bit adder for signal <ram_waddr[2]_GND_17_o_add_28_OUT> created at line 167.
    Found 24-bit comparator equal for signal <n0009> created at line 81
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ram_rd_sdram> synthesized.

Synthesizing Unit <dual_port_ram>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/dual_port_ram/dual_port_ram.v".
        DATAWIDTH = 16
        ASIZE = 3
WARNING:Xst:647 - Input <wrstn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rrstn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ren> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x16-bit dual-port RAM <Mram_rammem> for signal <rammem>.
    Summary:
	inferred   1 RAM(s).
Unit <dual_port_ram> synthesized.

Synthesizing Unit <sdram_top>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_top.v".
    Summary:
	no macro.
Unit <sdram_top> synthesized.

Synthesizing Unit <sdram_core>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_core.v".
        TRP = 9'b000000011
        TRFC = 9'b000001001
        TMRD = 9'b000000010
        TRCD = 9'b000000011
        TCL = 9'b000000011
        TDAL = 9'b000000101
        T_REFRESH_PERIOD = 32'b00000000000000000000010000010000
        T_REFRESH_DOMAIN = 31'b0000000000000000000000000101000
        T_200US = 15'b110100000101011
        W_BL = 9'b000001000
        R_BL = 9'b000001000
        CMD_INHIBIT = 5'b11111
        CMD_NOP = 5'b10111
        CMD_ACTIVE = 5'b10011
        CMD_READ = 5'b10101
        CMD_WRITE = 5'b10100
        CMD_B_STOP = 5'b10110
        CMD_PRECHARGE = 5'b10010
        CMD_A_REF = 5'b10001
        CMD_LMR = 5'b10000
        MODE_REGISTER = 13'b0000000110011
        I_POWON = 5'b00000
        I_PRE_CMD = 5'b00001
        I_PRE_TRP = 5'b00010
        I_AR0_CMD = 5'b00011
        I_AR0_TRFC = 5'b00100
        I_AR1_CMD = 5'b00101
        I_AR1_TRFC = 5'b00110
        I_MRS_CMD = 5'b00111
        I_MRS_TMRD = 5'b01000
        I_DONE = 5'b01001
        S_IDLE = 5'b00000
        S_RAS_ACTIVE = 5'b00001
        S_TRCD = 5'b00010
        S_RD_CMD = 5'b00011
        S_CL = 5'b00100
        S_RD_DATA = 5'b00101
        S_R_PRECHARGE = 5'b00110
        S_RWAIT = 5'b00111
        S_WR_CMD = 5'b01000
        S_WR_DATA = 5'b01001
        S_TDAL = 5'b01010
        S_AR = 5'b01011
        S_TRFC = 5'b01100
        S_AR1 = 5'b01101
        S_TRFC1 = 5'b01110
        S_NOP = 5'b01111
        S_R_END = 5'b10000
WARNING:Xst:647 - Input <ref_domain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sdram_r_wn>.
    Found 5-bit register for signal <work_state_r>.
    Found 5-bit register for signal <cur_init_state>.
    Found 5-bit register for signal <cur_work_state>.
    Found 5-bit register for signal <init_state_r>.
INFO:Xst:1799 - State 00111 is never reached in FSM <work_state_r>.
    Found finite state machine <FSM_2> for signal <work_state_r>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 28                                             |
    | Inputs             | 13                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   2 Finite State Machine(s).
Unit <sdram_core> synthesized.

Synthesizing Unit <sdram_t>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_t.v".
        TRP = 9'b000000011
        TRFC = 9'b000001001
        TMRD = 9'b000000010
        TRCD = 9'b000000011
        TCL = 9'b000000011
        TDAL = 9'b000000101
        T_REFRESH_PERIOD = 32'b00000000000000000000010000010000
        T_REFRESH_DOMAIN = 31'b0000000000000000000000000101000
        T_200US = 15'b110100000101011
        W_BL = 9'b000001000
        R_BL = 9'b000001000
        CMD_INHIBIT = 5'b11111
        CMD_NOP = 5'b10111
        CMD_ACTIVE = 5'b10011
        CMD_READ = 5'b10101
        CMD_WRITE = 5'b10100
        CMD_B_STOP = 5'b10110
        CMD_PRECHARGE = 5'b10010
        CMD_A_REF = 5'b10001
        CMD_LMR = 5'b10000
        MODE_REGISTER = 13'b0000000110011
        I_POWON = 5'b00000
        I_PRE_CMD = 5'b00001
        I_PRE_TRP = 5'b00010
        I_AR0_CMD = 5'b00011
        I_AR0_TRFC = 5'b00100
        I_AR1_CMD = 5'b00101
        I_AR1_TRFC = 5'b00110
        I_MRS_CMD = 5'b00111
        I_MRS_TMRD = 5'b01000
        I_DONE = 5'b01001
        S_IDLE = 5'b00000
        S_RAS_ACTIVE = 5'b00001
        S_TRCD = 5'b00010
        S_RD_CMD = 5'b00011
        S_CL = 5'b00100
        S_RD_DATA = 5'b00101
        S_R_PRECHARGE = 5'b00110
        S_RWAIT = 5'b00111
        S_WR_CMD = 5'b01000
        S_WR_DATA = 5'b01001
        S_TDAL = 5'b01010
        S_AR = 5'b01011
        S_TRFC = 5'b01100
        S_AR1 = 5'b01101
        S_TRFC1 = 5'b01110
        S_NOP = 5'b01111
        S_R_END = 5'b10000
WARNING:Xst:647 - Input <cur_init_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 15-bit register for signal <cnt_200us>.
    Found 9-bit register for signal <cnt_clk_r>.
    Found 32-bit register for signal <ref_cnt>.
    Found 1-bit register for signal <sdram_data_i_valid>.
    Found 32-bit adder for signal <ref_cnt[31]_GND_23_o_add_1_OUT> created at line 72.
    Found 15-bit adder for signal <cnt_200us[14]_GND_23_o_add_7_OUT> created at line 133.
    Found 9-bit adder for signal <cnt_clk_r[8]_GND_23_o_add_28_OUT> created at line 171.
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_16_o_LessThan_7_o> created at line 132
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sdram_t> synthesized.

Synthesizing Unit <sdram_cmd>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v".
        TRP = 9'b000000011
        TRFC = 9'b000001001
        TMRD = 9'b000000010
        TRCD = 9'b000000011
        TCL = 9'b000000011
        TDAL = 9'b000000101
        T_REFRESH_PERIOD = 32'b00000000000000000000010000010000
        T_REFRESH_DOMAIN = 31'b0000000000000000000000000101000
        T_200US = 15'b110100000101011
        W_BL = 9'b000001000
        R_BL = 9'b000001000
        CMD_INHIBIT = 5'b11111
        CMD_NOP = 5'b10111
        CMD_ACTIVE = 5'b10011
        CMD_READ = 5'b10101
        CMD_WRITE = 5'b10100
        CMD_B_STOP = 5'b10110
        CMD_PRECHARGE = 5'b10010
        CMD_A_REF = 5'b10001
        CMD_LMR = 5'b10000
        MODE_REGISTER = 13'b0000000110011
        I_POWON = 5'b00000
        I_PRE_CMD = 5'b00001
        I_PRE_TRP = 5'b00010
        I_AR0_CMD = 5'b00011
        I_AR0_TRFC = 5'b00100
        I_AR1_CMD = 5'b00101
        I_AR1_TRFC = 5'b00110
        I_MRS_CMD = 5'b00111
        I_MRS_TMRD = 5'b01000
        I_DONE = 5'b01001
        S_IDLE = 5'b00000
        S_RAS_ACTIVE = 5'b00001
        S_TRCD = 5'b00010
        S_RD_CMD = 5'b00011
        S_CL = 5'b00100
        S_RD_DATA = 5'b00101
        S_R_PRECHARGE = 5'b00110
        S_RWAIT = 5'b00111
        S_WR_CMD = 5'b01000
        S_WR_DATA = 5'b01001
        S_TDAL = 5'b01010
        S_AR = 5'b01011
        S_TRFC = 5'b01100
        S_AR1 = 5'b01101
        S_TRFC1 = 5'b01110
        S_NOP = 5'b01111
        S_R_END = 5'b10000
    Found 2-bit register for signal <sdram_ba_r>.
    Found 13-bit register for signal <sdram_addr_r>.
    Found 24-bit register for signal <sys_addr>.
    Found 5-bit register for signal <sdram_cmd_r>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <sdram_cmd> synthesized.

Synthesizing Unit <sdram_data>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/sdram_ctrl/sdram_data.v".
        TRP = 9'b000000011
        TRFC = 9'b000001001
        TMRD = 9'b000000010
        TRCD = 9'b000000011
        TCL = 9'b000000011
        TDAL = 9'b000000101
        T_REFRESH_PERIOD = 32'b00000000000000000000010000010000
        T_REFRESH_DOMAIN = 31'b0000000000000000000000000101000
        T_200US = 15'b110100000101011
        W_BL = 9'b000001000
        R_BL = 9'b000001000
        CMD_INHIBIT = 5'b11111
        CMD_NOP = 5'b10111
        CMD_ACTIVE = 5'b10011
        CMD_READ = 5'b10101
        CMD_WRITE = 5'b10100
        CMD_B_STOP = 5'b10110
        CMD_PRECHARGE = 5'b10010
        CMD_A_REF = 5'b10001
        CMD_LMR = 5'b10000
        MODE_REGISTER = 13'b0000000110011
        I_POWON = 5'b00000
        I_PRE_CMD = 5'b00001
        I_PRE_TRP = 5'b00010
        I_AR0_CMD = 5'b00011
        I_AR0_TRFC = 5'b00100
        I_AR1_CMD = 5'b00101
        I_AR1_TRFC = 5'b00110
        I_MRS_CMD = 5'b00111
        I_MRS_TMRD = 5'b01000
        I_DONE = 5'b01001
        S_IDLE = 5'b00000
        S_RAS_ACTIVE = 5'b00001
        S_TRCD = 5'b00010
        S_RD_CMD = 5'b00011
        S_CL = 5'b00100
        S_RD_DATA = 5'b00101
        S_R_PRECHARGE = 5'b00110
        S_RWAIT = 5'b00111
        S_WR_CMD = 5'b01000
        S_WR_DATA = 5'b01001
        S_TDAL = 5'b01010
        S_AR = 5'b01011
        S_TRFC = 5'b01100
        S_AR1 = 5'b01101
        S_TRFC1 = 5'b01110
        S_NOP = 5'b01111
        S_R_END = 5'b10000
WARNING:Xst:647 - Input <init_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <work_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cur_init_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_addr<31:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <end_tread> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x16-bit dual-port RAM <Mram_temp_rdata> for signal <temp_rdata>.
    Found 8x16-bit dual-port RAM <Mram_temp_wdata> for signal <temp_wdata>.
    Found 5-bit register for signal <rd_state>.
    Found 5-bit register for signal <wr_state>.
    Found 24-bit register for signal <sys_rdaddr_r>.
    Found 24-bit register for signal <sys_wraddr_r>.
    Found 3-bit register for signal <rd_cnt>.
    Found 3-bit register for signal <sd_rcnt>.
    Found 3-bit register for signal <wr_cnt>.
    Found 3-bit register for signal <w_idx>.
    Found 1-bit register for signal <cur_end_twrite>.
    Found 1-bit register for signal <sdram_rd_req>.
    Found finite state machine <FSM_4> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <rd_cnt[2]_GND_27_o_add_20_OUT> created at line 178.
    Found 3-bit adder for signal <sd_rcnt[2]_GND_27_o_add_26_OUT> created at line 203.
    Found 3-bit adder for signal <wr_cnt[2]_GND_27_o_add_47_OUT> created at line 286.
    Found 3-bit adder for signal <w_idx[2]_GND_27_o_add_57_OUT> created at line 325.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <sdram_data> synthesized.

Synthesizing Unit <cyp2sdram_top>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v".
    Summary:
	no macro.
Unit <cyp2sdram_top> synthesized.

Synthesizing Unit <cyp_wr_fifo>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v".
WARNING:Xst:647 - Input <usb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sdram_init_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <usb_flagb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <usb_flagc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v" line 158: Output port <full> of the instance <wrfifo_inst> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cyp_state_cur>.
    Found finite state machine <FSM_6> for signal <cyp_state_cur>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | cyp_clk (rising_edge)                          |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <cyp_wr_fifo> synthesized.

Synthesizing Unit <fifo_wr_sdram>.
    Related source file is "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v".
    Found 8-bit register for signal <rd_cnt>.
    Found 16-bit register for signal <wr_data>.
    Found 32-bit register for signal <detect_cnt>.
    Found 32-bit register for signal <wr_addr>.
    Found 5-bit register for signal <wr_state>.
    Found 1-bit register for signal <wr_valid>.
    Found finite state machine <FSM_7> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | sdram_clk (rising_edge)                        |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <rd_cnt[7]_GND_31_o_add_20_OUT> created at line 105.
    Found 32-bit adder for signal <detect_cnt[31]_GND_31_o_add_32_OUT> created at line 150.
    Found 32-bit adder for signal <wr_addr[31]_GND_31_o_add_36_OUT> created at line 162.
    Found 8-bit 4-to-1 multiplexer for signal <_n0111> created at line 100.
    Found 8-bit comparator greater for signal <n0028> created at line 117
    Found 32-bit comparator greater for signal <_n0119> created at line 141
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fifo_wr_sdram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 8x16-bit dual-port RAM                                : 3
# Adders/Subtractors                                   : 15
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 3-bit adder                                           : 7
 32-bit adder                                          : 3
 4-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 45
 1-bit register                                        : 16
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 1
 24-bit register                                       : 6
 3-bit register                                        : 6
 31-bit register                                       : 1
 32-bit register                                       : 3
 4-bit register                                        : 2
 5-bit register                                        : 3
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 3
# Comparators                                          : 4
 15-bit comparator greater                             : 1
 24-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 3
 13-bit 2-to-1 multiplexer                             : 17
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/asyn_fifo.ngc>.
Reading core <ipcore_dir/chipscope_ila_5.ngc>.
Reading core <ipcore_dir/chipscope_icon.ngc>.
Loading core <asyn_fifo> for timing and area information for instance <wrfifo_inst>.
Loading core <chipscope_ila_5> for timing and area information for instance <db_ila_inst>.
Loading core <chipscope_icon> for timing and area information for instance <icon_inst>.
INFO:Xst:2261 - The FF/Latch <qspi_rd_addr_0> in Unit <qspi_rd_ram_inst> is equivalent to the following 3 FFs/Latches, which will be removed : <qspi_rd_addr_1> <qspi_rd_addr_2> <qspi_rd_addr_3> 
WARNING:Xst:1710 - FF/Latch <qspi_rd_addr_0> (without init value) has a constant value of 0 in block <qspi_rd_ram_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_pre_idx_3> (without init value) has a constant value of 0 in block <qspi_rd_ram_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <in_dat_19> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_20> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_21> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_22> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_23> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_24> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_25> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_26> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_27> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_28> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_29> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2677 - Node <in_dat_30> of sequential type is unconnected in block <qspi_rd_ram_inst>.
WARNING:Xst:2404 -  FFs/Latches <cur_init_state<4:4>> (without init value) have a constant value of 0 in block <sdram_core>.
WARNING:Xst:2404 -  FFs/Latches <qspi_pre_idx<3:3>> (without init value) have a constant value of 0 in block <qspi_rd_ram>.

Synthesizing (advanced) Unit <dual_port_ram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rammem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to signal <wen>           | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dual_port_ram> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_wr_sdram>.
The following registers are absorbed into counter <detect_cnt>: 1 register on signal <detect_cnt>.
Unit <fifo_wr_sdram> synthesized (advanced).

Synthesizing (advanced) Unit <qspi_rd_ram>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
The following registers are absorbed into counter <byte_cnt>: 1 register on signal <byte_cnt>.
Unit <qspi_rd_ram> synthesized (advanced).

Synthesizing (advanced) Unit <ram_rd_sdram>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <ram_waddr>: 1 register on signal <ram_waddr>.
Unit <ram_rd_sdram> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_data>.
The following registers are absorbed into counter <sd_rcnt>: 1 register on signal <sd_rcnt>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <w_idx>: 1 register on signal <w_idx>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_temp_rdata> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <sdram_data_i_valid> | high     |
    |     addrA          | connected to signal <sd_rcnt>       |          |
    |     diA            | connected to signal <sdram_data_i>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <rd_cnt>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_temp_wdata> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_cnt>        |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <w_idx>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sdram_data> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_t>.
The following registers are absorbed into counter <cnt_clk_r>: 1 register on signal <cnt_clk_r>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
The following registers are absorbed into counter <ref_cnt>: 1 register on signal <ref_cnt>.
Unit <sdram_t> synthesized (advanced).
WARNING:Xst:2677 - Node <in_dat_19> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_20> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_21> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_22> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_23> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_24> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_25> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_26> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_27> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_28> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_29> of sequential type is unconnected in block <qspi_rd_ram>.
WARNING:Xst:2677 - Node <in_dat_30> of sequential type is unconnected in block <qspi_rd_ram>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 8x16-bit dual-port distributed RAM                    : 3
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 12
 15-bit up counter                                     : 1
 16-bit up counter                                     : 1
 3-bit up counter                                      : 6
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 283
 Flip-Flops                                            : 283
# Comparators                                          : 4
 15-bit comparator greater                             : 1
 24-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 42
 1-bit 2-to-1 multiplexer                              : 3
 13-bit 2-to-1 multiplexer                             : 17
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 24-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <qspi_rd_addr_0> (without init value) has a constant value of 0 in block <qspi_rd_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <qspi_rd_addr_1> (without init value) has a constant value of 0 in block <qspi_rd_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <qspi_rd_addr_2> (without init value) has a constant value of 0 in block <qspi_rd_ram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <qspi_rd_addr_3> (without init value) has a constant value of 0 in block <qspi_rd_ram>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <cyp_state_cur[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00
 00010 | 01
 00001 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst/FSM_4> on signal <rd_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 011
 00011 | 010
 00100 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst/FSM_5> on signal <wr_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00
 00001 | 01
 00010 | 11
 00011 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qspi_simulator_inst_sdram_ctrl_inst_sdram_core_inst/FSM_3> on signal <init_state_r[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0010
 00011 | 0011
 00100 | 0100
 00101 | 0101
 00110 | 0110
 00111 | 0111
 01000 | 1000
 01001 | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qspi_simulator_inst_sdram_ctrl_inst_sdram_core_inst/FSM_2> on signal <work_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 01111 | 01111
 01011 | 01011
 00010 | 00010
 01000 | 01000
 00011 | 00011
 00100 | 00100
 00101 | 00101
 10000 | 10000
 00111 | unreached
 01001 | 01001
 01010 | 01010
 01100 | 01100
 01101 | 01101
 01110 | 01110
 00001 | 00001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst/FSM_7> on signal <wr_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 011
 00100 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst/FSM_1> on signal <rd_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst/FSM_0> on signal <qspi_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 011
 00100 | 100
-------------------
WARNING:Xst:1710 - FF/Latch <sdram_cmd_r_3> (without init value) has a constant value of 0 in block <sdram_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_addr_0> (without init value) has a constant value of 0 in block <fifo_wr_sdram>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clk_sdram_inst_pll_base_inst in unit clk_sdram_inst_pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2041 - Unit fpga_qspi_simulator_top: 1 internal tristate is replaced by logic (pull-up yes): N2.

Optimizing unit <fpga_qspi_simulator_top> ...

Optimizing unit <sdram_data> ...

Optimizing unit <sdram_core> ...

Optimizing unit <sdram_t> ...

Optimizing unit <sdram_cmd> ...
WARNING:Xst:1710 - FF/Latch <sdram_cmd_r_4> (without init value) has a constant value of 1 in block <sdram_cmd>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fifo_wr_sdram> ...

Optimizing unit <ram_rd_sdram> ...
WARNING:Xst:1710 - FF/Latch <rd_cnt_3> (without init value) has a constant value of 0 in block <ram_rd_sdram>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <qspi_simulator_inst_sdram_ctrl_inst_sdram_core_inst_cur_init_state_3> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_sdram_ctrl_inst_sdram_core_inst_cur_init_state_2> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_sdram_ctrl_inst_sdram_core_inst_cur_init_state_1> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_sdram_ctrl_inst_sdram_core_inst_cur_init_state_0> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_addr_31> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_addr_30> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_addr_29> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_addr_28> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_addr_27> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_addr_26> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:2677 - Node <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_addr_25> of sequential type is unconnected in block <fpga_qspi_simulator_top>.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_detect_cnt_27> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_detect_cnt_28> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_detect_cnt_29> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_detect_cnt_30> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_detect_cnt_31> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_11> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_12> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_13> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_14> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_15> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_16> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_17> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_18> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_19> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_20> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_21> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_22> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_23> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_24> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_25> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_26> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_27> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_28> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_29> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_30> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_t_inst_ref_cnt_31> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_byte_cnt_2> (without init value) has a constant value of 0 in block <fpga_qspi_simulator_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_sys_rdaddr_r_23> in Unit <fpga_qspi_simulator_top> is equivalent to the following 3 FFs/Latches, which will be removed : <qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_sys_rdaddr_r_2> <qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_sys_rdaddr_r_1> <qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_sys_rdaddr_r_0> 
INFO:Xst:2261 - The FF/Latch <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_ram_waddr_0> in Unit <fpga_qspi_simulator_top> is equivalent to the following FF/Latch, which will be removed : <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_rd_cnt_0> 
INFO:Xst:2261 - The FF/Latch <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_ram_waddr_1> in Unit <fpga_qspi_simulator_top> is equivalent to the following FF/Latch, which will be removed : <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_rd_cnt_1> 
INFO:Xst:2261 - The FF/Latch <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_ram_waddr_2> in Unit <fpga_qspi_simulator_top> is equivalent to the following FF/Latch, which will be removed : <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_rd_cnt_2> 
INFO:Xst:2261 - The FF/Latch <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_rd_addr_23> in Unit <fpga_qspi_simulator_top> is equivalent to the following 3 FFs/Latches, which will be removed : <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_rd_addr_2> <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_rd_addr_1> <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_rd_addr_0> 
INFO:Xst:2261 - The FF/Latch <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_last_rd_addr_0> in Unit <fpga_qspi_simulator_top> is equivalent to the following 2 FFs/Latches, which will be removed : <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_last_rd_addr_2> <qspi_simulator_inst_qspi2sdram_inst_ram_rd_sdram_inst_last_rd_addr_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fpga_qspi_simulator_top, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 376
 Flip-Flops                                            : 376

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fpga_qspi_simulator_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1210
#      GND                         : 5
#      INV                         : 20
#      LUT1                        : 132
#      LUT2                        : 119
#      LUT3                        : 101
#      LUT4                        : 200
#      LUT5                        : 63
#      LUT6                        : 150
#      MUXCY                       : 134
#      MUXCY_L                     : 105
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 11
#      MUXF8                       : 2
#      VCC                         : 4
#      XORCY                       : 161
# FlipFlops/Latches                : 1019
#      FD                          : 135
#      FDC                         : 251
#      FDC_1                       : 18
#      FDCE                        : 239
#      FDE                         : 32
#      FDP                         : 147
#      FDPE                        : 31
#      FDR                         : 52
#      FDRE                        : 100
#      FDS                         : 10
#      LD                          : 3
#      LDC                         : 1
# RAMS                             : 37
#      RAM16X1D                    : 12
#      RAM32M                      : 6
#      RAMB16BWER                  : 18
#      RAMB8BWER                   : 1
# Shift Registers                  : 135
#      SRL16                       : 65
#      SRL16E                      : 1
#      SRLC16E                     : 16
#      SRLC32E                     : 53
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 5
#      IOBUF                       : 32
#      OBUF                        : 28
#      OBUFT                       : 1
# Others                           : 2
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1019  out of  18224     5%  
 Number of Slice LUTs:                  968  out of   9112    10%  
    Number used as Logic:               785  out of   9112     8%  
    Number used as Memory:              183  out of   2176     8%  
       Number used as RAM:               48
       Number used as SRL:              135

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1531
   Number with an unused Flip Flop:     512  out of   1531    33%  
   Number with an unused LUT:           563  out of   1531    36%  
   Number of fully used LUT-FF pairs:   456  out of   1531    29%  
   Number of unique control sets:        83

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  67  out of    186    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                              | Clock buffer(FF name)                                                                                       | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
usb_clk                                                                                                                                                                                   | BUFGP                                                                                                       | 85    |
qspi_clk                                                                                                                                                                                  | IBUF+BUFG                                                                                                   | 86    |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_end_byte_end_OR_48_o(qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_end_byte_end_OR_48_o1:O)                     | NONE(*)(qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_ram_raddr_1)                                   | 3     |
clk_sdram_inst_pll_base_inst/CLKOUT0                                                                                                                                                      | BUFG                                                                                                        | 400   |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                     | BUFG                                                                                                        | 175   |
clk_sdram_inst_pll_base_inst/CLKOUT1                                                                                                                                                      | BUFG                                                                                                        | 459   |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/CONTROL0<13>(qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT                                                                                                             | NONE(qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_iDATA_CMD)                  | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.946ns (Maximum Frequency: 143.963MHz)
   Minimum input arrival time before clock: 5.994ns
   Maximum output required time after clock: 5.101ns
   Maximum combinational path delay: 5.774ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'usb_clk'
  Clock period: 4.423ns (frequency: 226.113MHz)
  Total number of paths / destination ports: 465 / 210
-------------------------------------------------------------------------
Delay:               4.423ns (Levels of Logic = 3)
  Source:            qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1 (FF)
  Destination:       qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10 (FF)
  Source Clock:      usb_clk rising
  Destination Clock: usb_clk rising

  Data Path: qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1 to qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1 (qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1)
     LUT2:I0->O           20   0.203   1.197  qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen1 (qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen)
     begin scope: 'qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst:wr_en'
     LUT2:I0->O           30   0.203   1.263  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.322          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      4.423ns (1.175ns logic, 3.248ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'qspi_clk'
  Clock period: 5.823ns (frequency: 171.734MHz)
  Total number of paths / destination ports: 1925 / 108
-------------------------------------------------------------------------
Delay:               5.823ns (Levels of Logic = 5)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_8 (FF)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_15 (FF)
  Source Clock:      qspi_clk rising
  Destination Clock: qspi_clk rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_8 to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_8 (qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_8)
     LUT6:I0->O            3   0.203   0.755  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_ready_byte_end_pre_OR_47_o12 (qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_ready_byte_end_pre_OR_47_o12)
     LUT4:I2->O            9   0.203   0.830  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_ready_byte_end_pre_OR_47_o21 (qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_ready_byte_end_pre_OR_47_o2)
     LUT6:I5->O            1   0.205   0.684  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_cmd_fstrd_0bh_preidx_end_OR_28_o_SW1 (N71)
     LUT6:I4->O           16   0.203   1.005  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_cmd_fstrd_0bh_preidx_end_OR_28_o (qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_cmd_fstrd_0bh_preidx_end_OR_28_o)
     LUT2:I1->O            1   0.205   0.000  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_Mcount_cnt_eqn_151 (qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_Mcount_cnt_eqn_15)
     FDC:D                     0.102          qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_15
    ----------------------------------------
    Total                      5.823ns (1.568ns logic, 4.255ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sdram_inst_pll_base_inst/CLKOUT0'
  Clock period: 5.827ns (frequency: 171.613MHz)
  Total number of paths / destination ports: 7453 / 802
-------------------------------------------------------------------------
Delay:               5.827ns (Levels of Logic = 4)
  Source:            qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_state_FSM_FFd2 (FF)
  Destination:       qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Source Clock:      clk_sdram_inst_pll_base_inst/CLKOUT0 rising
  Destination Clock: clk_sdram_inst_pll_base_inst/CLKOUT0 rising

  Data Path: qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_state_FSM_FFd2 to qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             38   0.447   1.481  qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_state_FSM_FFd2 (qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_state_FSM_FFd2)
     LUT3:I1->O            1   0.203   0.684  qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_GND_31_o_rd_cnt[7]_mux_24_OUT<6>3_SW0 (N27)
     LUT6:I4->O           18   0.203   1.278  qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_GND_31_o_rd_cnt[7]_mux_24_OUT<6>3 (qspi_simulator_inst_cyp2sdram_inst_fifo_ren)
     begin scope: 'qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst:rd_en'
     LUT3:I0->O           16   0.205   1.004  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en)
     FDRE:CE                   0.322          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    ----------------------------------------
    Total                      5.827ns (1.380ns logic, 4.447ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 6.946ns (frequency: 143.963MHz)
  Total number of paths / destination ports: 2871 / 491
-------------------------------------------------------------------------
Delay:               6.946ns (Levels of Logic = 7)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18 (RAM)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18 to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA1    1   1.850   0.827  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<41>)
     LUT6:I2->O            1   0.203   0.827  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_144)
     LUT6:I2->O            1   0.203   0.827  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91)
     LUT6:I2->O            1   0.203   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_4)
     MUXF7:I0->O           1   0.131   0.684  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.203   0.684  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst:CONTROL<3>'
     begin scope: 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst:CONTROL0<3>'
     LUT6:I4->O            1   0.203   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.102          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      6.946ns (3.098ns logic, 3.848ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sdram_inst_pll_base_inst/CLKOUT1'
  Clock period: 3.514ns (frequency: 284.604MHz)
  Total number of paths / destination ports: 1159 / 845
-------------------------------------------------------------------------
Delay:               3.514ns (Levels of Logic = 2)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (FF)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST (FF)
  Source Clock:      clk_sdram_inst_pll_base_inst/CLKOUT1 rising
  Destination Clock: clk_sdram_inst_pll_base_inst/CLKOUT1 rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.845  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD (U0/I_NO_D.U_ILA/U_RST/HALT_pulse)
     LUT3:I0->O            1   0.205   0.580  U0/I_NO_D.U_ILA/U_RST/U_PRST1 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET1)
     LUT4:I3->O            8   0.205   0.802  U0/I_NO_D.U_ILA/U_RST/U_PRST0 (U0/I_NO_D.U_ILA/U_RST/PRE_RESET0)
     FDS:S                     0.430          U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    ----------------------------------------
    Total                      3.514ns (1.287ns logic, 2.227ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT rising
  Destination Clock: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_iDATA_CMD to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.102          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'usb_clk'
  Total number of paths / destination ports: 63 / 63
-------------------------------------------------------------------------
Offset:              5.096ns (Levels of Logic = 4)
  Source:            usb_flaga (PAD)
  Destination:       qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10 (FF)
  Destination Clock: usb_clk rising

  Data Path: usb_flaga to qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.684  usb_flaga_IBUF (usb_flaga_IBUF)
     LUT2:I1->O           20   0.205   1.197  qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen1 (qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen)
     begin scope: 'qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wrfifo_inst:wr_en'
     LUT2:I0->O           30   0.203   1.263  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.322          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      5.096ns (1.952ns logic, 3.144ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'qspi_clk'
  Total number of paths / destination ports: 108 / 108
-------------------------------------------------------------------------
Offset:              4.551ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_15 (FF)
  Destination Clock: qspi_clk rising

  Data Path: rst_n to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_bit_cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  rst_n_IBUF (rst_n_IBUF)
     LUT2:I1->O          378   0.205   2.077  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_rst_n_inv1 (qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_rst_n_inv)
     FDC:CLR                   0.430          qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_in_dat_0
    ----------------------------------------
    Total                      4.551ns (1.857ns logic, 2.694ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_sdram_inst_pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 305 / 305
-------------------------------------------------------------------------
Offset:              4.551ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_wr_cnt_2 (FF)
  Destination Clock: clk_sdram_inst_pll_base_inst/CLKOUT0 rising

  Data Path: rst_n to qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_wr_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  rst_n_IBUF (rst_n_IBUF)
     LUT2:I1->O          378   0.205   2.077  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_rst_n_inv1 (qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_rst_n_inv)
     FDC:CLR                   0.430          qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_wr_data_0
    ----------------------------------------
    Total                      4.551ns (1.857ns logic, 2.694ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 207 / 195
-------------------------------------------------------------------------
Offset:              5.994ns (Levels of Logic = 6)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Destination Clock: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.651  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.205   1.539  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            4   0.203   0.912  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst:CONTROL0<4>'
     begin scope: 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst:CONTROL<4>'
     LUT3:I0->O            1   0.205   0.944  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113)
     LUT6:I0->O            1   0.203   0.827  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116 (U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115)
     LUT6:I2->O            1   0.203   0.000  U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117 (U0/I_NO_D.U_ILA/U_STAT/TDO_next)
     FDE:D                     0.102          U0/I_NO_D.U_ILA/U_STAT/U_TDO
    ----------------------------------------
    Total                      5.994ns (1.121ns logic, 4.873ns route)
                                       (18.7% logic, 81.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_sdram_inst_pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 147 / 147
-------------------------------------------------------------------------
Offset:              5.051ns (Levels of Logic = 3)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination Clock: clk_sdram_inst_pll_base_inst/CLKOUT1 rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.651  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.205   1.539  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O          166   0.203   2.022  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst:CONTROL0<20>'
     begin scope: 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_db_ila_inst:CONTROL<20>'
     FDP:PRE                   0.430          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    ----------------------------------------
    Total                      5.051ns (0.838ns logic, 4.213ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.616  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.206   0.579  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.430          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.831ns (0.636ns logic, 1.195ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sdram_inst_pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 62 / 34
-------------------------------------------------------------------------
Offset:              4.734ns (Levels of Logic = 2)
  Source:            qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_w_idx_0 (FF)
  Destination:       sdram_data<15> (PAD)
  Source Clock:      clk_sdram_inst_pll_base_inst/CLKOUT0 rising

  Data Path: qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_w_idx_0 to sdram_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.932  qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_w_idx_0 (qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_w_idx_0)
     RAM16X1D:DPRA0->DPO    1   0.205   0.579  qspi_simulator_inst_sdram_ctrl_inst_sdram_data_inst_Mram_temp_wdata31 (sdram_data_o<12>)
     IOBUF:I->IO               2.571          [12].IOBUF_sdram_inst (sdram_data<12>)
    ----------------------------------------
    Total                      4.734ns (3.223ns logic, 1.511ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'usb_clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.101ns (Levels of Logic = 2)
  Source:            qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1 (FF)
  Destination:       usb_fd<15> (PAD)
  Source Clock:      usb_clk rising

  Data Path: qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1 to usb_fd<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1 (qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_cyp_state_cur_FSM_FFd1)
     LUT2:I0->O           20   0.203   1.092  qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen1 (qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen)
     IOBUF:T->IO               2.571          [0].IOBUF_usb_inst (usb_fd<0>)
    ----------------------------------------
    Total                      5.101ns (3.221ns logic, 1.880ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'qspi_clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_qspi_state[4]_qspi_clk_DFF_91 (FF)
  Destination:       qspi_do (PAD)
  Source Clock:      qspi_clk falling

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_qspi_state[4]_qspi_clk_DFF_91 to qspi_do
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.447   0.616  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_qspi_state[4]_qspi_clk_DFF_91 (qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_qspi_state[4]_qspi_clk_DFF_91)
     INV:I->O              1   0.206   0.579  qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_qspi_state[4]_qspi_clk_DFF_91_inv1_INV_0 (qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_qspi_state[4]_qspi_clk_DFF_91_inv)
     OBUFT:T->O                2.571          qspi_do_OBUFT (qspi_do)
    ----------------------------------------
    Total                      4.419ns (3.224ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_TDO_reg (FF)
  Destination:       qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/U_TDO_reg to qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.447   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               5.774ns (Levels of Logic = 3)
  Source:            usb_flaga (PAD)
  Destination:       usb_fd<15> (PAD)

  Data Path: usb_flaga to usb_fd<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.684  usb_flaga_IBUF (usb_flaga_IBUF)
     LUT2:I1->O           20   0.205   1.092  qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen1 (qspi_simulator_inst_cyp2sdram_inst_cy_wr_fifo_inst_wen)
     IOBUF:T->IO               2.571          [0].IOBUF_usb_inst (usb_fd<0>)
    ----------------------------------------
    Total                      5.774ns (3.998ns logic, 1.776ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_sdram_inst_pll_base_inst/CLKOUT0
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_sdram_inst_pll_base_inst/CLKOUT0                                            |    5.827|         |         |         |
qspi_clk                                                                        |    4.307|         |         |         |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_end_byte_end_OR_48_o|         |    1.354|         |         |
usb_clk                                                                         |    1.128|         |         |         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_sdram_inst_pll_base_inst/CLKOUT1
-----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_sdram_inst_pll_base_inst/CLKOUT0                                                                 |    1.708|         |         |         |
clk_sdram_inst_pll_base_inst/CLKOUT1                                                                 |    3.514|         |         |         |
qspi_clk                                                                                             |    3.954|    1.473|         |         |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    5.998|         |         |         |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_end_byte_end_OR_48_o                     |         |    2.277|         |         |
-----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock qspi_clk
--------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_sdram_inst_pll_base_inst/CLKOUT0                                            |         |         |    1.914|         |
qspi_clk                                                                        |    5.823|         |    2.010|         |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_end_byte_end_OR_48_o|         |         |    2.483|         |
--------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/CONTROL0<13>
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk_sdram_inst_pll_base_inst/CLKOUT1|         |         |    1.990|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_sdram_inst_pll_base_inst/CLKOUT1                                                                 |    3.631|         |         |         |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/CONTROL0<13>                          |         |    4.643|         |         |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    6.946|         |         |         |
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT                        |    2.583|         |         |         |
-----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT
-----------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------+---------+---------+---------+---------+
qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_icon_inst/U0/iUPDATE_OUT|    1.984|         |         |         |
-----------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_preidx_end_byte_end_OR_48_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
qspi_clk       |         |         |    5.023|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usb_clk
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk_sdram_inst_pll_base_inst/CLKOUT0|    1.128|         |         |         |
usb_clk                             |    4.423|         |         |         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.71 secs
 
--> 


Total memory usage is 492748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  140 (   0 filtered)
Number of infos    :   24 (   0 filtered)

