Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.1.441
Mon Dec 16 11:50:06 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n Memory_Shift -lang verilog -synth lse -bus_exp 7 -bb -arch xo3c00f -type shiftreg -width 16 -depth 16 -mode 0 -pipe_final_output 
    Circuit name     : Memory_Shift
    Module type      : shiftreg
    Module Version   : 5.2
    Ports            : 
	Inputs       : Din[15:0], Clock, ClockEn, Reset
	Outputs      : Q[15:0]
    I/O buffer       : not inserted
    EDIF output      : Memory_Shift.edn
    Verilog output   : Memory_Shift.v
    Verilog template : Memory_Shift_tmpl.v
    Verilog testbench: tb_Memory_Shift_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : Memory_Shift.srp
    Estimated Resource Usage:
            LUT : 7
           DRAM : 4
            Reg : 20

END   SCUBA Module Synthesis

File: Memory_Shift.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


