 -osyn  /home/user/openCologne/4.Advanced--4/First_Implementation/synwork/OPL3Test_First_Implementation_comp.srs  -top  opl3  -hdllog  /home/user/openCologne/4.Advanced--4/First_Implementation/synlog/OPL3Test_First_Implementation_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -lattice   -I /home/user/openCologne/4.Advanced--4  -I /home/user/openCologne/4.Advanced--4/First_Implementation/  -I /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib   -v2001  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v  -devicelib  /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v  -encrypt  -pro  -dmgen  /home/user/openCologne/4.Advanced--4/First_Implementation/dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/pkg/opl3_pkg.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/channels.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/control_operators.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/channels/src/dac_prep.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/clk_div.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/clks/src/reset_sync.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/trick_sw_detection.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/host_if/src/host_if.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/i2s/src/i2s.sv -lib work -fv2001 /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/afifo.v -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/edge_detector.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/leds.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_multi_bank_reset.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/pipeline_sr.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/misc/src/synchronizer.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_phase_inc.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/calc_rhythm_phase.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/env_rate_counter.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/envelope_generator.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/ksl_add_rom.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/operator.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_exp_lut.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/opl3_log_sine_lut.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/phase_generator.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/tremolo.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/operator/src/vibrato.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timer.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/timers/src/timers.sv -lib work -fsysv /home/user/openCologne/4.Advanced--4/1.hw/modules/top_level/src/opl3.sv  -jobname  "compiler" 