
PROT2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070a4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08007238  08007238  00017238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007450  08007450  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08007450  08007450  00017450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007458  08007458  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007458  08007458  00017458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800745c  0800745c  0001745c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08007460  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d8  20000010  08007470  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e8  08007470  000206e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000108ba  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020f1  00000000  00000000  000308fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  000329f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  00033818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001748b  00000000  00000000  00034588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000109e3  00000000  00000000  0004ba13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000988e3  00000000  00000000  0005c3f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f4cd9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c24  00000000  00000000  000f4d2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08007220 	.word	0x08007220

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08007220 	.word	0x08007220

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b974 	b.w	80004d4 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	4604      	mov	r4, r0
 800020c:	468e      	mov	lr, r1
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14d      	bne.n	80002ae <__udivmoddi4+0xaa>
 8000212:	428a      	cmp	r2, r1
 8000214:	4694      	mov	ip, r2
 8000216:	d969      	bls.n	80002ec <__udivmoddi4+0xe8>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b152      	cbz	r2, 8000234 <__udivmoddi4+0x30>
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	f1c2 0120 	rsb	r1, r2, #32
 8000226:	fa20 f101 	lsr.w	r1, r0, r1
 800022a:	fa0c fc02 	lsl.w	ip, ip, r2
 800022e:	ea41 0e03 	orr.w	lr, r1, r3
 8000232:	4094      	lsls	r4, r2
 8000234:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000238:	0c21      	lsrs	r1, r4, #16
 800023a:	fbbe f6f8 	udiv	r6, lr, r8
 800023e:	fa1f f78c 	uxth.w	r7, ip
 8000242:	fb08 e316 	mls	r3, r8, r6, lr
 8000246:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024a:	fb06 f107 	mul.w	r1, r6, r7
 800024e:	4299      	cmp	r1, r3
 8000250:	d90a      	bls.n	8000268 <__udivmoddi4+0x64>
 8000252:	eb1c 0303 	adds.w	r3, ip, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 811f 	bcs.w	800049c <__udivmoddi4+0x298>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 811c 	bls.w	800049c <__udivmoddi4+0x298>
 8000264:	3e02      	subs	r6, #2
 8000266:	4463      	add	r3, ip
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 f707 	mul.w	r7, r0, r7
 800027c:	42a7      	cmp	r7, r4
 800027e:	d90a      	bls.n	8000296 <__udivmoddi4+0x92>
 8000280:	eb1c 0404 	adds.w	r4, ip, r4
 8000284:	f100 33ff 	add.w	r3, r0, #4294967295
 8000288:	f080 810a 	bcs.w	80004a0 <__udivmoddi4+0x29c>
 800028c:	42a7      	cmp	r7, r4
 800028e:	f240 8107 	bls.w	80004a0 <__udivmoddi4+0x29c>
 8000292:	4464      	add	r4, ip
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029a:	1be4      	subs	r4, r4, r7
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa4>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xc2>
 80002b2:	2d00      	cmp	r5, #0
 80002b4:	f000 80ef 	beq.w	8000496 <__udivmoddi4+0x292>
 80002b8:	2600      	movs	r6, #0
 80002ba:	e9c5 0100 	strd	r0, r1, [r5]
 80002be:	4630      	mov	r0, r6
 80002c0:	4631      	mov	r1, r6
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f683 	clz	r6, r3
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	d14a      	bne.n	8000364 <__udivmoddi4+0x160>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd4>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80f9 	bhi.w	80004ca <__udivmoddi4+0x2c6>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	469e      	mov	lr, r3
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa4>
 80002e6:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa4>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xec>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 8092 	bne.w	800041e <__udivmoddi4+0x21a>
 80002fa:	eba1 010c 	sub.w	r1, r1, ip
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f fe8c 	uxth.w	lr, ip
 8000306:	2601      	movs	r6, #1
 8000308:	0c20      	lsrs	r0, r4, #16
 800030a:	fbb1 f3f7 	udiv	r3, r1, r7
 800030e:	fb07 1113 	mls	r1, r7, r3, r1
 8000312:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000316:	fb0e f003 	mul.w	r0, lr, r3
 800031a:	4288      	cmp	r0, r1
 800031c:	d908      	bls.n	8000330 <__udivmoddi4+0x12c>
 800031e:	eb1c 0101 	adds.w	r1, ip, r1
 8000322:	f103 38ff 	add.w	r8, r3, #4294967295
 8000326:	d202      	bcs.n	800032e <__udivmoddi4+0x12a>
 8000328:	4288      	cmp	r0, r1
 800032a:	f200 80cb 	bhi.w	80004c4 <__udivmoddi4+0x2c0>
 800032e:	4643      	mov	r3, r8
 8000330:	1a09      	subs	r1, r1, r0
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb1 f0f7 	udiv	r0, r1, r7
 8000338:	fb07 1110 	mls	r1, r7, r0, r1
 800033c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000340:	fb0e fe00 	mul.w	lr, lr, r0
 8000344:	45a6      	cmp	lr, r4
 8000346:	d908      	bls.n	800035a <__udivmoddi4+0x156>
 8000348:	eb1c 0404 	adds.w	r4, ip, r4
 800034c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000350:	d202      	bcs.n	8000358 <__udivmoddi4+0x154>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f200 80bb 	bhi.w	80004ce <__udivmoddi4+0x2ca>
 8000358:	4608      	mov	r0, r1
 800035a:	eba4 040e 	sub.w	r4, r4, lr
 800035e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000362:	e79c      	b.n	800029e <__udivmoddi4+0x9a>
 8000364:	f1c6 0720 	rsb	r7, r6, #32
 8000368:	40b3      	lsls	r3, r6
 800036a:	fa22 fc07 	lsr.w	ip, r2, r7
 800036e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000372:	fa20 f407 	lsr.w	r4, r0, r7
 8000376:	fa01 f306 	lsl.w	r3, r1, r6
 800037a:	431c      	orrs	r4, r3
 800037c:	40f9      	lsrs	r1, r7
 800037e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000382:	fa00 f306 	lsl.w	r3, r0, r6
 8000386:	fbb1 f8f9 	udiv	r8, r1, r9
 800038a:	0c20      	lsrs	r0, r4, #16
 800038c:	fa1f fe8c 	uxth.w	lr, ip
 8000390:	fb09 1118 	mls	r1, r9, r8, r1
 8000394:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000398:	fb08 f00e 	mul.w	r0, r8, lr
 800039c:	4288      	cmp	r0, r1
 800039e:	fa02 f206 	lsl.w	r2, r2, r6
 80003a2:	d90b      	bls.n	80003bc <__udivmoddi4+0x1b8>
 80003a4:	eb1c 0101 	adds.w	r1, ip, r1
 80003a8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003ac:	f080 8088 	bcs.w	80004c0 <__udivmoddi4+0x2bc>
 80003b0:	4288      	cmp	r0, r1
 80003b2:	f240 8085 	bls.w	80004c0 <__udivmoddi4+0x2bc>
 80003b6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ba:	4461      	add	r1, ip
 80003bc:	1a09      	subs	r1, r1, r0
 80003be:	b2a4      	uxth	r4, r4
 80003c0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c4:	fb09 1110 	mls	r1, r9, r0, r1
 80003c8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d0:	458e      	cmp	lr, r1
 80003d2:	d908      	bls.n	80003e6 <__udivmoddi4+0x1e2>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f100 34ff 	add.w	r4, r0, #4294967295
 80003dc:	d26c      	bcs.n	80004b8 <__udivmoddi4+0x2b4>
 80003de:	458e      	cmp	lr, r1
 80003e0:	d96a      	bls.n	80004b8 <__udivmoddi4+0x2b4>
 80003e2:	3802      	subs	r0, #2
 80003e4:	4461      	add	r1, ip
 80003e6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ea:	fba0 9402 	umull	r9, r4, r0, r2
 80003ee:	eba1 010e 	sub.w	r1, r1, lr
 80003f2:	42a1      	cmp	r1, r4
 80003f4:	46c8      	mov	r8, r9
 80003f6:	46a6      	mov	lr, r4
 80003f8:	d356      	bcc.n	80004a8 <__udivmoddi4+0x2a4>
 80003fa:	d053      	beq.n	80004a4 <__udivmoddi4+0x2a0>
 80003fc:	b15d      	cbz	r5, 8000416 <__udivmoddi4+0x212>
 80003fe:	ebb3 0208 	subs.w	r2, r3, r8
 8000402:	eb61 010e 	sbc.w	r1, r1, lr
 8000406:	fa01 f707 	lsl.w	r7, r1, r7
 800040a:	fa22 f306 	lsr.w	r3, r2, r6
 800040e:	40f1      	lsrs	r1, r6
 8000410:	431f      	orrs	r7, r3
 8000412:	e9c5 7100 	strd	r7, r1, [r5]
 8000416:	2600      	movs	r6, #0
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1c2 0320 	rsb	r3, r2, #32
 8000422:	40d8      	lsrs	r0, r3
 8000424:	fa0c fc02 	lsl.w	ip, ip, r2
 8000428:	fa21 f303 	lsr.w	r3, r1, r3
 800042c:	4091      	lsls	r1, r2
 800042e:	4301      	orrs	r1, r0
 8000430:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000434:	fa1f fe8c 	uxth.w	lr, ip
 8000438:	fbb3 f0f7 	udiv	r0, r3, r7
 800043c:	fb07 3610 	mls	r6, r7, r0, r3
 8000440:	0c0b      	lsrs	r3, r1, #16
 8000442:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000446:	fb00 f60e 	mul.w	r6, r0, lr
 800044a:	429e      	cmp	r6, r3
 800044c:	fa04 f402 	lsl.w	r4, r4, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x260>
 8000452:	eb1c 0303 	adds.w	r3, ip, r3
 8000456:	f100 38ff 	add.w	r8, r0, #4294967295
 800045a:	d22f      	bcs.n	80004bc <__udivmoddi4+0x2b8>
 800045c:	429e      	cmp	r6, r3
 800045e:	d92d      	bls.n	80004bc <__udivmoddi4+0x2b8>
 8000460:	3802      	subs	r0, #2
 8000462:	4463      	add	r3, ip
 8000464:	1b9b      	subs	r3, r3, r6
 8000466:	b289      	uxth	r1, r1
 8000468:	fbb3 f6f7 	udiv	r6, r3, r7
 800046c:	fb07 3316 	mls	r3, r7, r6, r3
 8000470:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000474:	fb06 f30e 	mul.w	r3, r6, lr
 8000478:	428b      	cmp	r3, r1
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x28a>
 800047c:	eb1c 0101 	adds.w	r1, ip, r1
 8000480:	f106 38ff 	add.w	r8, r6, #4294967295
 8000484:	d216      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000486:	428b      	cmp	r3, r1
 8000488:	d914      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 800048a:	3e02      	subs	r6, #2
 800048c:	4461      	add	r1, ip
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000494:	e738      	b.n	8000308 <__udivmoddi4+0x104>
 8000496:	462e      	mov	r6, r5
 8000498:	4628      	mov	r0, r5
 800049a:	e705      	b.n	80002a8 <__udivmoddi4+0xa4>
 800049c:	4606      	mov	r6, r0
 800049e:	e6e3      	b.n	8000268 <__udivmoddi4+0x64>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6f8      	b.n	8000296 <__udivmoddi4+0x92>
 80004a4:	454b      	cmp	r3, r9
 80004a6:	d2a9      	bcs.n	80003fc <__udivmoddi4+0x1f8>
 80004a8:	ebb9 0802 	subs.w	r8, r9, r2
 80004ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b0:	3801      	subs	r0, #1
 80004b2:	e7a3      	b.n	80003fc <__udivmoddi4+0x1f8>
 80004b4:	4646      	mov	r6, r8
 80004b6:	e7ea      	b.n	800048e <__udivmoddi4+0x28a>
 80004b8:	4620      	mov	r0, r4
 80004ba:	e794      	b.n	80003e6 <__udivmoddi4+0x1e2>
 80004bc:	4640      	mov	r0, r8
 80004be:	e7d1      	b.n	8000464 <__udivmoddi4+0x260>
 80004c0:	46d0      	mov	r8, sl
 80004c2:	e77b      	b.n	80003bc <__udivmoddi4+0x1b8>
 80004c4:	3b02      	subs	r3, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	e732      	b.n	8000330 <__udivmoddi4+0x12c>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e709      	b.n	80002e2 <__udivmoddi4+0xde>
 80004ce:	4464      	add	r4, ip
 80004d0:	3802      	subs	r0, #2
 80004d2:	e742      	b.n	800035a <__udivmoddi4+0x156>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_UART_RxCpltCallback>:
void calibrarVal(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]

	indRX_W++;
 80004e0:	4b0a      	ldr	r3, [pc, #40]	; (800050c <HAL_UART_RxCpltCallback+0x34>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	3301      	adds	r3, #1
 80004e8:	b2da      	uxtb	r2, r3
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <HAL_UART_RxCpltCallback+0x34>)
 80004ec:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart1, (uint8_t *) &buf_rx[indRX_W], 1);
 80004ee:	4b07      	ldr	r3, [pc, #28]	; (800050c <HAL_UART_RxCpltCallback+0x34>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	461a      	mov	r2, r3
 80004f6:	4b06      	ldr	r3, [pc, #24]	; (8000510 <HAL_UART_RxCpltCallback+0x38>)
 80004f8:	4413      	add	r3, r2
 80004fa:	2201      	movs	r2, #1
 80004fc:	4619      	mov	r1, r3
 80004fe:	4805      	ldr	r0, [pc, #20]	; (8000514 <HAL_UART_RxCpltCallback+0x3c>)
 8000500:	f005 ff29 	bl	8006356 <HAL_UART_Receive_IT>
}
 8000504:	bf00      	nop
 8000506:	3708      	adds	r7, #8
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	200005fd 	.word	0x200005fd
 8000510:	200001ec 	.word	0x200001ec
 8000514:	20000164 	.word	0x20000164

08000518 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]

	//indADC++;
	if(indADC==32){
 8000520:	4b06      	ldr	r3, [pc, #24]	; (800053c <HAL_ADC_ConvCpltCallback+0x24>)
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	b2db      	uxtb	r3, r3
 8000526:	2b20      	cmp	r3, #32
 8000528:	d102      	bne.n	8000530 <HAL_ADC_ConvCpltCallback+0x18>
		indADC=0;
 800052a:	4b04      	ldr	r3, [pc, #16]	; (800053c <HAL_ADC_ConvCpltCallback+0x24>)
 800052c:	2200      	movs	r2, #0
 800052e:	701a      	strb	r2, [r3, #0]
	}
}
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	20000601 	.word	0x20000601

08000540 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM4){//ENTRA CADA 10 MS
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a21      	ldr	r2, [pc, #132]	; (80005d4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d13c      	bne.n	80005cc <HAL_TIM_PeriodElapsedCallback+0x8c>
			indADC++;
 8000552:	4b21      	ldr	r3, [pc, #132]	; (80005d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	b2db      	uxtb	r3, r3
 8000558:	3301      	adds	r3, #1
 800055a:	b2da      	uxtb	r2, r3
 800055c:	4b1e      	ldr	r3, [pc, #120]	; (80005d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800055e:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&ADCData,8*32);
 8000560:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000564:	491d      	ldr	r1, [pc, #116]	; (80005dc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000566:	481e      	ldr	r0, [pc, #120]	; (80005e0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000568:	f002 ff6e 	bl	8003448 <HAL_ADC_Start_DMA>

			if(indADC==32){
 800056c:	4b1a      	ldr	r3, [pc, #104]	; (80005d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	b2db      	uxtb	r3, r3
 8000572:	2b20      	cmp	r3, #32
 8000574:	d102      	bne.n	800057c <HAL_TIM_PeriodElapsedCallback+0x3c>
					indADC=0;
 8000576:	4b18      	ldr	r3, [pc, #96]	; (80005d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000578:	2200      	movs	r2, #0
 800057a:	701a      	strb	r2, [r3, #0]
				}

			time100ms--;
 800057c:	4b19      	ldr	r3, [pc, #100]	; (80005e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	3b01      	subs	r3, #1
 8000584:	b2da      	uxtb	r2, r3
 8000586:	4b17      	ldr	r3, [pc, #92]	; (80005e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000588:	701a      	strb	r2, [r3, #0]
			if(!time100ms){
 800058a:	4b16      	ldr	r3, [pc, #88]	; (80005e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	b2db      	uxtb	r3, r3
 8000590:	2b00      	cmp	r3, #0
 8000592:	d107      	bne.n	80005a4 <HAL_TIM_PeriodElapsedCallback+0x64>
				time100ms=10;
 8000594:	4b13      	ldr	r3, [pc, #76]	; (80005e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000596:	220a      	movs	r2, #10
 8000598:	701a      	strb	r2, [r3, #0]
				ON100MS = 1;
 800059a:	4a13      	ldr	r2, [pc, #76]	; (80005e8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800059c:	7813      	ldrb	r3, [r2, #0]
 800059e:	f043 0302 	orr.w	r3, r3, #2
 80005a2:	7013      	strb	r3, [r2, #0]
			}
			time10ms--;
 80005a4:	4b11      	ldr	r3, [pc, #68]	; (80005ec <HAL_TIM_PeriodElapsedCallback+0xac>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	3b01      	subs	r3, #1
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4b0f      	ldr	r3, [pc, #60]	; (80005ec <HAL_TIM_PeriodElapsedCallback+0xac>)
 80005b0:	701a      	strb	r2, [r3, #0]
			if(!time10ms){
 80005b2:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <HAL_TIM_PeriodElapsedCallback+0xac>)
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d107      	bne.n	80005cc <HAL_TIM_PeriodElapsedCallback+0x8c>
				time10ms=1;
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <HAL_TIM_PeriodElapsedCallback+0xac>)
 80005be:	2201      	movs	r2, #1
 80005c0:	701a      	strb	r2, [r3, #0]
				ON10MS = 1;
 80005c2:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80005c4:	7813      	ldrb	r3, [r2, #0]
 80005c6:	f043 0304 	orr.w	r3, r3, #4
 80005ca:	7013      	strb	r3, [r2, #0]
			}
		}
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	40000800 	.word	0x40000800
 80005d8:	20000601 	.word	0x20000601
 80005dc:	200003ec 	.word	0x200003ec
 80005e0:	2000002c 	.word	0x2000002c
 80005e4:	200005fb 	.word	0x200005fb
 80005e8:	20000674 	.word	0x20000674
 80005ec:	200005fc 	.word	0x200005fc

080005f0 <uart>:

void uart(){
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0

	if((huart1.Instance->SR & UART_FLAG_TXE)==UART_FLAG_TXE){
 80005f4:	4b0e      	ldr	r3, [pc, #56]	; (8000630 <uart+0x40>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005fe:	2b80      	cmp	r3, #128	; 0x80
 8000600:	d110      	bne.n	8000624 <uart+0x34>
		huart1.Instance->DR=buf_tx[indTX_R];
 8000602:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <uart+0x44>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	b2db      	uxtb	r3, r3
 8000608:	461a      	mov	r2, r3
 800060a:	4b0b      	ldr	r3, [pc, #44]	; (8000638 <uart+0x48>)
 800060c:	5c9b      	ldrb	r3, [r3, r2]
 800060e:	b2da      	uxtb	r2, r3
 8000610:	4b07      	ldr	r3, [pc, #28]	; (8000630 <uart+0x40>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
		indTX_R++;
 8000616:	4b07      	ldr	r3, [pc, #28]	; (8000634 <uart+0x44>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	b2db      	uxtb	r3, r3
 800061c:	3301      	adds	r3, #1
 800061e:	b2da      	uxtb	r2, r3
 8000620:	4b04      	ldr	r3, [pc, #16]	; (8000634 <uart+0x44>)
 8000622:	701a      	strb	r2, [r3, #0]
	}

}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000164 	.word	0x20000164
 8000634:	20000600 	.word	0x20000600
 8000638:	200002ec 	.word	0x200002ec

0800063c <initEsp>:

void initEsp(){
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

	if(readyToSend){
 8000640:	4b73      	ldr	r3, [pc, #460]	; (8000810 <initEsp+0x1d4>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000648:	b2db      	uxtb	r3, r3
 800064a:	2b00      	cmp	r3, #0
 800064c:	f000 80dc 	beq.w	8000808 <initEsp+0x1cc>
		switch(AT){
 8000650:	4b70      	ldr	r3, [pc, #448]	; (8000814 <initEsp+0x1d8>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b07      	cmp	r3, #7
 8000656:	f200 80d8 	bhi.w	800080a <initEsp+0x1ce>
 800065a:	a201      	add	r2, pc, #4	; (adr r2, 8000660 <initEsp+0x24>)
 800065c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000660:	08000681 	.word	0x08000681
 8000664:	080006b7 	.word	0x080006b7
 8000668:	080006ed 	.word	0x080006ed
 800066c:	08000723 	.word	0x08000723
 8000670:	08000759 	.word	0x08000759
 8000674:	0800078f 	.word	0x0800078f
 8000678:	080007c5 	.word	0x080007c5
 800067c:	080007fb 	.word	0x080007fb
			case 0:
				memcpy((uint8_t*)&buf_tx[indTX_W],AT_com,4);
 8000680:	4b65      	ldr	r3, [pc, #404]	; (8000818 <initEsp+0x1dc>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	461a      	mov	r2, r3
 8000688:	4b64      	ldr	r3, [pc, #400]	; (800081c <initEsp+0x1e0>)
 800068a:	4413      	add	r3, r2
 800068c:	2204      	movs	r2, #4
 800068e:	4964      	ldr	r1, [pc, #400]	; (8000820 <initEsp+0x1e4>)
 8000690:	4618      	mov	r0, r3
 8000692:	f006 fdaf 	bl	80071f4 <memcpy>
				indTX_W+=4;
 8000696:	4b60      	ldr	r3, [pc, #384]	; (8000818 <initEsp+0x1dc>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	b2db      	uxtb	r3, r3
 800069c:	3304      	adds	r3, #4
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	4b5d      	ldr	r3, [pc, #372]	; (8000818 <initEsp+0x1dc>)
 80006a2:	701a      	strb	r2, [r3, #0]
				timeout2 = 10;
 80006a4:	4b5f      	ldr	r3, [pc, #380]	; (8000824 <initEsp+0x1e8>)
 80006a6:	220a      	movs	r2, #10
 80006a8:	701a      	strb	r2, [r3, #0]
				readyToSend = 0;
 80006aa:	4a59      	ldr	r2, [pc, #356]	; (8000810 <initEsp+0x1d4>)
 80006ac:	7813      	ldrb	r3, [r2, #0]
 80006ae:	f36f 1304 	bfc	r3, #4, #1
 80006b2:	7013      	strb	r3, [r2, #0]
			break;
 80006b4:	e0a9      	b.n	800080a <initEsp+0x1ce>
			case 1:
				memcpy((uint8_t*)&buf_tx[indTX_W],CWQAP,10);
 80006b6:	4b58      	ldr	r3, [pc, #352]	; (8000818 <initEsp+0x1dc>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	461a      	mov	r2, r3
 80006be:	4b57      	ldr	r3, [pc, #348]	; (800081c <initEsp+0x1e0>)
 80006c0:	4413      	add	r3, r2
 80006c2:	220a      	movs	r2, #10
 80006c4:	4958      	ldr	r1, [pc, #352]	; (8000828 <initEsp+0x1ec>)
 80006c6:	4618      	mov	r0, r3
 80006c8:	f006 fd94 	bl	80071f4 <memcpy>
				indTX_W+=10;
 80006cc:	4b52      	ldr	r3, [pc, #328]	; (8000818 <initEsp+0x1dc>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	330a      	adds	r3, #10
 80006d4:	b2da      	uxtb	r2, r3
 80006d6:	4b50      	ldr	r3, [pc, #320]	; (8000818 <initEsp+0x1dc>)
 80006d8:	701a      	strb	r2, [r3, #0]
				timeout2 = 10;
 80006da:	4b52      	ldr	r3, [pc, #328]	; (8000824 <initEsp+0x1e8>)
 80006dc:	220a      	movs	r2, #10
 80006de:	701a      	strb	r2, [r3, #0]
				readyToSend = 0;
 80006e0:	4a4b      	ldr	r2, [pc, #300]	; (8000810 <initEsp+0x1d4>)
 80006e2:	7813      	ldrb	r3, [r2, #0]
 80006e4:	f36f 1304 	bfc	r3, #4, #1
 80006e8:	7013      	strb	r3, [r2, #0]
			break;
 80006ea:	e08e      	b.n	800080a <initEsp+0x1ce>
			case 2:
				memcpy((uint8_t*)&buf_tx[indTX_W],CWMODE,13);
 80006ec:	4b4a      	ldr	r3, [pc, #296]	; (8000818 <initEsp+0x1dc>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	461a      	mov	r2, r3
 80006f4:	4b49      	ldr	r3, [pc, #292]	; (800081c <initEsp+0x1e0>)
 80006f6:	4413      	add	r3, r2
 80006f8:	220d      	movs	r2, #13
 80006fa:	494c      	ldr	r1, [pc, #304]	; (800082c <initEsp+0x1f0>)
 80006fc:	4618      	mov	r0, r3
 80006fe:	f006 fd79 	bl	80071f4 <memcpy>
				indTX_W+=13;
 8000702:	4b45      	ldr	r3, [pc, #276]	; (8000818 <initEsp+0x1dc>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	b2db      	uxtb	r3, r3
 8000708:	330d      	adds	r3, #13
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b42      	ldr	r3, [pc, #264]	; (8000818 <initEsp+0x1dc>)
 800070e:	701a      	strb	r2, [r3, #0]
				timeout2 = 10;
 8000710:	4b44      	ldr	r3, [pc, #272]	; (8000824 <initEsp+0x1e8>)
 8000712:	220a      	movs	r2, #10
 8000714:	701a      	strb	r2, [r3, #0]
				readyToSend = 0;
 8000716:	4a3e      	ldr	r2, [pc, #248]	; (8000810 <initEsp+0x1d4>)
 8000718:	7813      	ldrb	r3, [r2, #0]
 800071a:	f36f 1304 	bfc	r3, #4, #1
 800071e:	7013      	strb	r3, [r2, #0]
			break;
 8000720:	e073      	b.n	800080a <initEsp+0x1ce>
			case 3:
				memcpy((uint8_t*)&buf_tx[indTX_W],CWJAP_casa,36);
 8000722:	4b3d      	ldr	r3, [pc, #244]	; (8000818 <initEsp+0x1dc>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	b2db      	uxtb	r3, r3
 8000728:	461a      	mov	r2, r3
 800072a:	4b3c      	ldr	r3, [pc, #240]	; (800081c <initEsp+0x1e0>)
 800072c:	4413      	add	r3, r2
 800072e:	2224      	movs	r2, #36	; 0x24
 8000730:	493f      	ldr	r1, [pc, #252]	; (8000830 <initEsp+0x1f4>)
 8000732:	4618      	mov	r0, r3
 8000734:	f006 fd5e 	bl	80071f4 <memcpy>
				indTX_W+=36;
 8000738:	4b37      	ldr	r3, [pc, #220]	; (8000818 <initEsp+0x1dc>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	3324      	adds	r3, #36	; 0x24
 8000740:	b2da      	uxtb	r2, r3
 8000742:	4b35      	ldr	r3, [pc, #212]	; (8000818 <initEsp+0x1dc>)
 8000744:	701a      	strb	r2, [r3, #0]
				timeout2 = 50;
 8000746:	4b37      	ldr	r3, [pc, #220]	; (8000824 <initEsp+0x1e8>)
 8000748:	2232      	movs	r2, #50	; 0x32
 800074a:	701a      	strb	r2, [r3, #0]
				readyToSend = 0;
 800074c:	4a30      	ldr	r2, [pc, #192]	; (8000810 <initEsp+0x1d4>)
 800074e:	7813      	ldrb	r3, [r2, #0]
 8000750:	f36f 1304 	bfc	r3, #4, #1
 8000754:	7013      	strb	r3, [r2, #0]
			break;
 8000756:	e058      	b.n	800080a <initEsp+0x1ce>
			case 4:
				memcpy((uint8_t*)&buf_tx[indTX_W],CIPMUX,13);
 8000758:	4b2f      	ldr	r3, [pc, #188]	; (8000818 <initEsp+0x1dc>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	4b2e      	ldr	r3, [pc, #184]	; (800081c <initEsp+0x1e0>)
 8000762:	4413      	add	r3, r2
 8000764:	220d      	movs	r2, #13
 8000766:	4933      	ldr	r1, [pc, #204]	; (8000834 <initEsp+0x1f8>)
 8000768:	4618      	mov	r0, r3
 800076a:	f006 fd43 	bl	80071f4 <memcpy>
				indTX_W+=13;
 800076e:	4b2a      	ldr	r3, [pc, #168]	; (8000818 <initEsp+0x1dc>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	330d      	adds	r3, #13
 8000776:	b2da      	uxtb	r2, r3
 8000778:	4b27      	ldr	r3, [pc, #156]	; (8000818 <initEsp+0x1dc>)
 800077a:	701a      	strb	r2, [r3, #0]
				timeout2 = 10;
 800077c:	4b29      	ldr	r3, [pc, #164]	; (8000824 <initEsp+0x1e8>)
 800077e:	220a      	movs	r2, #10
 8000780:	701a      	strb	r2, [r3, #0]
				readyToSend = 0;
 8000782:	4a23      	ldr	r2, [pc, #140]	; (8000810 <initEsp+0x1d4>)
 8000784:	7813      	ldrb	r3, [r2, #0]
 8000786:	f36f 1304 	bfc	r3, #4, #1
 800078a:	7013      	strb	r3, [r2, #0]
			break;
 800078c:	e03d      	b.n	800080a <initEsp+0x1ce>
			case 5:
				memcpy((uint8_t*)&buf_tx[indTX_W],CIFSR,10);
 800078e:	4b22      	ldr	r3, [pc, #136]	; (8000818 <initEsp+0x1dc>)
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	461a      	mov	r2, r3
 8000796:	4b21      	ldr	r3, [pc, #132]	; (800081c <initEsp+0x1e0>)
 8000798:	4413      	add	r3, r2
 800079a:	220a      	movs	r2, #10
 800079c:	4926      	ldr	r1, [pc, #152]	; (8000838 <initEsp+0x1fc>)
 800079e:	4618      	mov	r0, r3
 80007a0:	f006 fd28 	bl	80071f4 <memcpy>
				indTX_W+=10;
 80007a4:	4b1c      	ldr	r3, [pc, #112]	; (8000818 <initEsp+0x1dc>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	330a      	adds	r3, #10
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <initEsp+0x1dc>)
 80007b0:	701a      	strb	r2, [r3, #0]
				timeout2 = 10;
 80007b2:	4b1c      	ldr	r3, [pc, #112]	; (8000824 <initEsp+0x1e8>)
 80007b4:	220a      	movs	r2, #10
 80007b6:	701a      	strb	r2, [r3, #0]
				readyToSend = 0;
 80007b8:	4a15      	ldr	r2, [pc, #84]	; (8000810 <initEsp+0x1d4>)
 80007ba:	7813      	ldrb	r3, [r2, #0]
 80007bc:	f36f 1304 	bfc	r3, #4, #1
 80007c0:	7013      	strb	r3, [r2, #0]
			break;
 80007c2:	e022      	b.n	800080a <initEsp+0x1ce>
			case 6:
				memcpy((uint8_t*)&buf_tx[indTX_W],CIPSTART,46);
 80007c4:	4b14      	ldr	r3, [pc, #80]	; (8000818 <initEsp+0x1dc>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	461a      	mov	r2, r3
 80007cc:	4b13      	ldr	r3, [pc, #76]	; (800081c <initEsp+0x1e0>)
 80007ce:	4413      	add	r3, r2
 80007d0:	222e      	movs	r2, #46	; 0x2e
 80007d2:	491a      	ldr	r1, [pc, #104]	; (800083c <initEsp+0x200>)
 80007d4:	4618      	mov	r0, r3
 80007d6:	f006 fd0d 	bl	80071f4 <memcpy>
				indTX_W+=46;
 80007da:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <initEsp+0x1dc>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	332e      	adds	r3, #46	; 0x2e
 80007e2:	b2da      	uxtb	r2, r3
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <initEsp+0x1dc>)
 80007e6:	701a      	strb	r2, [r3, #0]
				timeout2 = 20;
 80007e8:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <initEsp+0x1e8>)
 80007ea:	2214      	movs	r2, #20
 80007ec:	701a      	strb	r2, [r3, #0]
				readyToSend = 0;
 80007ee:	4a08      	ldr	r2, [pc, #32]	; (8000810 <initEsp+0x1d4>)
 80007f0:	7813      	ldrb	r3, [r2, #0]
 80007f2:	f36f 1304 	bfc	r3, #4, #1
 80007f6:	7013      	strb	r3, [r2, #0]
			break;
 80007f8:	e007      	b.n	800080a <initEsp+0x1ce>
			case 7:
				duty++;
 80007fa:	4b11      	ldr	r3, [pc, #68]	; (8000840 <initEsp+0x204>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	3301      	adds	r3, #1
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4b0f      	ldr	r3, [pc, #60]	; (8000840 <initEsp+0x204>)
 8000804:	701a      	strb	r2, [r3, #0]
			break;
 8000806:	e000      	b.n	800080a <initEsp+0x1ce>
		}

	}
 8000808:	bf00      	nop

}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000674 	.word	0x20000674
 8000814:	20000605 	.word	0x20000605
 8000818:	200005ff 	.word	0x200005ff
 800081c:	200002ec 	.word	0x200002ec
 8000820:	08007240 	.word	0x08007240
 8000824:	2000060a 	.word	0x2000060a
 8000828:	08007254 	.word	0x08007254
 800082c:	08007274 	.word	0x08007274
 8000830:	08007298 	.word	0x08007298
 8000834:	08007324 	.word	0x08007324
 8000838:	08007308 	.word	0x08007308
 800083c:	08007348 	.word	0x08007348
 8000840:	20000604 	.word	0x20000604

08000844 <recibirmensaje>:

void recibirmensaje(){
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0

	switch(AT){
 8000848:	4ba2      	ldr	r3, [pc, #648]	; (8000ad4 <recibirmensaje+0x290>)
 800084a:	781b      	ldrb	r3, [r3, #0]
 800084c:	2b08      	cmp	r3, #8
 800084e:	f200 861d 	bhi.w	800148c <recibirmensaje+0xc48>
 8000852:	a201      	add	r2, pc, #4	; (adr r2, 8000858 <recibirmensaje+0x14>)
 8000854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000858:	0800087d 	.word	0x0800087d
 800085c:	080008f7 	.word	0x080008f7
 8000860:	0800096b 	.word	0x0800096b
 8000864:	080009e5 	.word	0x080009e5
 8000868:	08000a39 	.word	0x08000a39
 800086c:	08000ab3 	.word	0x08000ab3
 8000870:	08000c77 	.word	0x08000c77
 8000874:	08000d09 	.word	0x08000d09
 8000878:	08001203 	.word	0x08001203
		case 0:
			if(buf_rx[indRX_R]==AT_ans[coincidencias]){
 800087c:	4b96      	ldr	r3, [pc, #600]	; (8000ad8 <recibirmensaje+0x294>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	b2db      	uxtb	r3, r3
 8000882:	461a      	mov	r2, r3
 8000884:	4b95      	ldr	r3, [pc, #596]	; (8000adc <recibirmensaje+0x298>)
 8000886:	5c9b      	ldrb	r3, [r3, r2]
 8000888:	b2da      	uxtb	r2, r3
 800088a:	4b95      	ldr	r3, [pc, #596]	; (8000ae0 <recibirmensaje+0x29c>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	4619      	mov	r1, r3
 8000890:	4b94      	ldr	r3, [pc, #592]	; (8000ae4 <recibirmensaje+0x2a0>)
 8000892:	5c5b      	ldrb	r3, [r3, r1]
 8000894:	429a      	cmp	r2, r3
 8000896:	d11a      	bne.n	80008ce <recibirmensaje+0x8a>
				coincidencias++;
 8000898:	4b91      	ldr	r3, [pc, #580]	; (8000ae0 <recibirmensaje+0x29c>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	3301      	adds	r3, #1
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	4b8f      	ldr	r3, [pc, #572]	; (8000ae0 <recibirmensaje+0x29c>)
 80008a2:	701a      	strb	r2, [r3, #0]

				if(coincidencias>6){
 80008a4:	4b8e      	ldr	r3, [pc, #568]	; (8000ae0 <recibirmensaje+0x29c>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b06      	cmp	r3, #6
 80008aa:	f240 85f1 	bls.w	8001490 <recibirmensaje+0xc4c>
					//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
					coincidencias = 0;
 80008ae:	4b8c      	ldr	r3, [pc, #560]	; (8000ae0 <recibirmensaje+0x29c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	701a      	strb	r2, [r3, #0]
					AT++;
 80008b4:	4b87      	ldr	r3, [pc, #540]	; (8000ad4 <recibirmensaje+0x290>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	3301      	adds	r3, #1
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	4b85      	ldr	r3, [pc, #532]	; (8000ad4 <recibirmensaje+0x290>)
 80008be:	701a      	strb	r2, [r3, #0]
					readyToSend = 1;
 80008c0:	4a89      	ldr	r2, [pc, #548]	; (8000ae8 <recibirmensaje+0x2a4>)
 80008c2:	7813      	ldrb	r3, [r2, #0]
 80008c4:	f043 0310 	orr.w	r3, r3, #16
 80008c8:	7013      	strb	r3, [r2, #0]
					coincidencias = 0;
					readyToSend=1;
					break;
				}
			}
		break;
 80008ca:	f000 bde1 	b.w	8001490 <recibirmensaje+0xc4c>
				if(!timeout2){
 80008ce:	4b87      	ldr	r3, [pc, #540]	; (8000aec <recibirmensaje+0x2a8>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	f040 85dc 	bne.w	8001490 <recibirmensaje+0xc4c>
					indRX_R=indRX_W;
 80008d8:	4b85      	ldr	r3, [pc, #532]	; (8000af0 <recibirmensaje+0x2ac>)
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	4b7e      	ldr	r3, [pc, #504]	; (8000ad8 <recibirmensaje+0x294>)
 80008e0:	701a      	strb	r2, [r3, #0]
					coincidencias = 0;
 80008e2:	4b7f      	ldr	r3, [pc, #508]	; (8000ae0 <recibirmensaje+0x29c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
					readyToSend=1;
 80008e8:	4a7f      	ldr	r2, [pc, #508]	; (8000ae8 <recibirmensaje+0x2a4>)
 80008ea:	7813      	ldrb	r3, [r2, #0]
 80008ec:	f043 0310 	orr.w	r3, r3, #16
 80008f0:	7013      	strb	r3, [r2, #0]
					break;
 80008f2:	f000 bddc 	b.w	80014ae <recibirmensaje+0xc6a>
		case 1:
			if(buf_rx[indRX_R]==ANS_CWQAP[coincidencias]){
 80008f6:	4b78      	ldr	r3, [pc, #480]	; (8000ad8 <recibirmensaje+0x294>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	461a      	mov	r2, r3
 80008fe:	4b77      	ldr	r3, [pc, #476]	; (8000adc <recibirmensaje+0x298>)
 8000900:	5c9b      	ldrb	r3, [r3, r2]
 8000902:	b2da      	uxtb	r2, r3
 8000904:	4b76      	ldr	r3, [pc, #472]	; (8000ae0 <recibirmensaje+0x29c>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	4619      	mov	r1, r3
 800090a:	4b7a      	ldr	r3, [pc, #488]	; (8000af4 <recibirmensaje+0x2b0>)
 800090c:	5c5b      	ldrb	r3, [r3, r1]
 800090e:	429a      	cmp	r2, r3
 8000910:	d118      	bne.n	8000944 <recibirmensaje+0x100>
				coincidencias++;
 8000912:	4b73      	ldr	r3, [pc, #460]	; (8000ae0 <recibirmensaje+0x29c>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	3301      	adds	r3, #1
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4b71      	ldr	r3, [pc, #452]	; (8000ae0 <recibirmensaje+0x29c>)
 800091c:	701a      	strb	r2, [r3, #0]

				if(coincidencias>14){
 800091e:	4b70      	ldr	r3, [pc, #448]	; (8000ae0 <recibirmensaje+0x29c>)
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	2b0e      	cmp	r3, #14
 8000924:	d921      	bls.n	800096a <recibirmensaje+0x126>
					//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
					coincidencias = 0;
 8000926:	4b6e      	ldr	r3, [pc, #440]	; (8000ae0 <recibirmensaje+0x29c>)
 8000928:	2200      	movs	r2, #0
 800092a:	701a      	strb	r2, [r3, #0]
					AT++;
 800092c:	4b69      	ldr	r3, [pc, #420]	; (8000ad4 <recibirmensaje+0x290>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	3301      	adds	r3, #1
 8000932:	b2da      	uxtb	r2, r3
 8000934:	4b67      	ldr	r3, [pc, #412]	; (8000ad4 <recibirmensaje+0x290>)
 8000936:	701a      	strb	r2, [r3, #0]
					readyToSend = 1;
 8000938:	4a6b      	ldr	r2, [pc, #428]	; (8000ae8 <recibirmensaje+0x2a4>)
 800093a:	7813      	ldrb	r3, [r2, #0]
 800093c:	f043 0310 	orr.w	r3, r3, #16
 8000940:	7013      	strb	r3, [r2, #0]
 8000942:	e012      	b.n	800096a <recibirmensaje+0x126>
				}
			}else{
				if(!timeout2){
 8000944:	4b69      	ldr	r3, [pc, #420]	; (8000aec <recibirmensaje+0x2a8>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d10e      	bne.n	800096a <recibirmensaje+0x126>
					indRX_R=indRX_W;
 800094c:	4b68      	ldr	r3, [pc, #416]	; (8000af0 <recibirmensaje+0x2ac>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b61      	ldr	r3, [pc, #388]	; (8000ad8 <recibirmensaje+0x294>)
 8000954:	701a      	strb	r2, [r3, #0]
					coincidencias = 0;
 8000956:	4b62      	ldr	r3, [pc, #392]	; (8000ae0 <recibirmensaje+0x29c>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
					readyToSend=1;
 800095c:	4a62      	ldr	r2, [pc, #392]	; (8000ae8 <recibirmensaje+0x2a4>)
 800095e:	7813      	ldrb	r3, [r2, #0]
 8000960:	f043 0310 	orr.w	r3, r3, #16
 8000964:	7013      	strb	r3, [r2, #0]
					break;
 8000966:	f000 bda2 	b.w	80014ae <recibirmensaje+0xc6a>
					}
				}
			}
		break;*/
		case 2:
			if(buf_rx[indRX_R]==ANS_CWMODE[coincidencias]){
 800096a:	4b5b      	ldr	r3, [pc, #364]	; (8000ad8 <recibirmensaje+0x294>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	b2db      	uxtb	r3, r3
 8000970:	461a      	mov	r2, r3
 8000972:	4b5a      	ldr	r3, [pc, #360]	; (8000adc <recibirmensaje+0x298>)
 8000974:	5c9b      	ldrb	r3, [r3, r2]
 8000976:	b2da      	uxtb	r2, r3
 8000978:	4b59      	ldr	r3, [pc, #356]	; (8000ae0 <recibirmensaje+0x29c>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	4619      	mov	r1, r3
 800097e:	4b5e      	ldr	r3, [pc, #376]	; (8000af8 <recibirmensaje+0x2b4>)
 8000980:	5c5b      	ldrb	r3, [r3, r1]
 8000982:	429a      	cmp	r2, r3
 8000984:	d11a      	bne.n	80009bc <recibirmensaje+0x178>
				coincidencias++;
 8000986:	4b56      	ldr	r3, [pc, #344]	; (8000ae0 <recibirmensaje+0x29c>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	3301      	adds	r3, #1
 800098c:	b2da      	uxtb	r2, r3
 800098e:	4b54      	ldr	r3, [pc, #336]	; (8000ae0 <recibirmensaje+0x29c>)
 8000990:	701a      	strb	r2, [r3, #0]

				if(coincidencias>17){
 8000992:	4b53      	ldr	r3, [pc, #332]	; (8000ae0 <recibirmensaje+0x29c>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b11      	cmp	r3, #17
 8000998:	f240 857c 	bls.w	8001494 <recibirmensaje+0xc50>
					coincidencias = 0;
 800099c:	4b50      	ldr	r3, [pc, #320]	; (8000ae0 <recibirmensaje+0x29c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	701a      	strb	r2, [r3, #0]
					AT++;
 80009a2:	4b4c      	ldr	r3, [pc, #304]	; (8000ad4 <recibirmensaje+0x290>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	3301      	adds	r3, #1
 80009a8:	b2da      	uxtb	r2, r3
 80009aa:	4b4a      	ldr	r3, [pc, #296]	; (8000ad4 <recibirmensaje+0x290>)
 80009ac:	701a      	strb	r2, [r3, #0]
					readyToSend = 1;
 80009ae:	4a4e      	ldr	r2, [pc, #312]	; (8000ae8 <recibirmensaje+0x2a4>)
 80009b0:	7813      	ldrb	r3, [r2, #0]
 80009b2:	f043 0310 	orr.w	r3, r3, #16
 80009b6:	7013      	strb	r3, [r2, #0]
					coincidencias = 0;
					readyToSend=1;
					break;
				}
			}
		break;
 80009b8:	f000 bd6c 	b.w	8001494 <recibirmensaje+0xc50>
				if(!timeout2){
 80009bc:	4b4b      	ldr	r3, [pc, #300]	; (8000aec <recibirmensaje+0x2a8>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	f040 8567 	bne.w	8001494 <recibirmensaje+0xc50>
					indRX_R=indRX_W;
 80009c6:	4b4a      	ldr	r3, [pc, #296]	; (8000af0 <recibirmensaje+0x2ac>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	b2da      	uxtb	r2, r3
 80009cc:	4b42      	ldr	r3, [pc, #264]	; (8000ad8 <recibirmensaje+0x294>)
 80009ce:	701a      	strb	r2, [r3, #0]
					coincidencias = 0;
 80009d0:	4b43      	ldr	r3, [pc, #268]	; (8000ae0 <recibirmensaje+0x29c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]
					readyToSend=1;
 80009d6:	4a44      	ldr	r2, [pc, #272]	; (8000ae8 <recibirmensaje+0x2a4>)
 80009d8:	7813      	ldrb	r3, [r2, #0]
 80009da:	f043 0310 	orr.w	r3, r3, #16
 80009de:	7013      	strb	r3, [r2, #0]
					break;
 80009e0:	f000 bd65 	b.w	80014ae <recibirmensaje+0xc6a>
		case 3:
			if(buf_rx[indRX_R]==ANS_CWJAP_casa[coincidencias]){
 80009e4:	4b3c      	ldr	r3, [pc, #240]	; (8000ad8 <recibirmensaje+0x294>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	461a      	mov	r2, r3
 80009ec:	4b3b      	ldr	r3, [pc, #236]	; (8000adc <recibirmensaje+0x298>)
 80009ee:	5c9b      	ldrb	r3, [r3, r2]
 80009f0:	b2da      	uxtb	r2, r3
 80009f2:	4b3b      	ldr	r3, [pc, #236]	; (8000ae0 <recibirmensaje+0x29c>)
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	4619      	mov	r1, r3
 80009f8:	4b40      	ldr	r3, [pc, #256]	; (8000afc <recibirmensaje+0x2b8>)
 80009fa:	5c5b      	ldrb	r3, [r3, r1]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	f040 854b 	bne.w	8001498 <recibirmensaje+0xc54>
				coincidencias++;
 8000a02:	4b37      	ldr	r3, [pc, #220]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	3301      	adds	r3, #1
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	4b35      	ldr	r3, [pc, #212]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a0c:	701a      	strb	r2, [r3, #0]

				if(coincidencias>68){
 8000a0e:	4b34      	ldr	r3, [pc, #208]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	2b44      	cmp	r3, #68	; 0x44
 8000a14:	f240 8540 	bls.w	8001498 <recibirmensaje+0xc54>
					coincidencias = 0;
 8000a18:	4b31      	ldr	r3, [pc, #196]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
					AT++;
 8000a1e:	4b2d      	ldr	r3, [pc, #180]	; (8000ad4 <recibirmensaje+0x290>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	3301      	adds	r3, #1
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4b2b      	ldr	r3, [pc, #172]	; (8000ad4 <recibirmensaje+0x290>)
 8000a28:	701a      	strb	r2, [r3, #0]
					readyToSend = 1;
 8000a2a:	4a2f      	ldr	r2, [pc, #188]	; (8000ae8 <recibirmensaje+0x2a4>)
 8000a2c:	7813      	ldrb	r3, [r2, #0]
 8000a2e:	f043 0310 	orr.w	r3, r3, #16
 8000a32:	7013      	strb	r3, [r2, #0]
				}
			}
		break;
 8000a34:	f000 bd30 	b.w	8001498 <recibirmensaje+0xc54>
		case 4:
			if(buf_rx[indRX_R]==ANS_CIPMUX[coincidencias]){
 8000a38:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <recibirmensaje+0x294>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4b26      	ldr	r3, [pc, #152]	; (8000adc <recibirmensaje+0x298>)
 8000a42:	5c9b      	ldrb	r3, [r3, r2]
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4b26      	ldr	r3, [pc, #152]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4b2c      	ldr	r3, [pc, #176]	; (8000b00 <recibirmensaje+0x2bc>)
 8000a4e:	5c5b      	ldrb	r3, [r3, r1]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d11a      	bne.n	8000a8a <recibirmensaje+0x246>
				coincidencias++;
 8000a54:	4b22      	ldr	r3, [pc, #136]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	b2da      	uxtb	r2, r3
 8000a5c:	4b20      	ldr	r3, [pc, #128]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a5e:	701a      	strb	r2, [r3, #0]

				if(coincidencias>17){
 8000a60:	4b1f      	ldr	r3, [pc, #124]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a62:	781b      	ldrb	r3, [r3, #0]
 8000a64:	2b11      	cmp	r3, #17
 8000a66:	f240 8519 	bls.w	800149c <recibirmensaje+0xc58>
					coincidencias = 0;
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ae0 <recibirmensaje+0x29c>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	701a      	strb	r2, [r3, #0]
					AT+=2;
 8000a70:	4b18      	ldr	r3, [pc, #96]	; (8000ad4 <recibirmensaje+0x290>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	3302      	adds	r3, #2
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	4b16      	ldr	r3, [pc, #88]	; (8000ad4 <recibirmensaje+0x290>)
 8000a7a:	701a      	strb	r2, [r3, #0]
					readyToSend = 1;
 8000a7c:	4a1a      	ldr	r2, [pc, #104]	; (8000ae8 <recibirmensaje+0x2a4>)
 8000a7e:	7813      	ldrb	r3, [r2, #0]
 8000a80:	f043 0310 	orr.w	r3, r3, #16
 8000a84:	7013      	strb	r3, [r2, #0]
					coincidencias = 0;
					readyToSend=1;
					break;
				}
			}
		break;
 8000a86:	f000 bd09 	b.w	800149c <recibirmensaje+0xc58>
				if(!timeout2){
 8000a8a:	4b18      	ldr	r3, [pc, #96]	; (8000aec <recibirmensaje+0x2a8>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	f040 8504 	bne.w	800149c <recibirmensaje+0xc58>
					indRX_R=indRX_W;
 8000a94:	4b16      	ldr	r3, [pc, #88]	; (8000af0 <recibirmensaje+0x2ac>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ad8 <recibirmensaje+0x294>)
 8000a9c:	701a      	strb	r2, [r3, #0]
					coincidencias = 0;
 8000a9e:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <recibirmensaje+0x29c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
					readyToSend=1;
 8000aa4:	4a10      	ldr	r2, [pc, #64]	; (8000ae8 <recibirmensaje+0x2a4>)
 8000aa6:	7813      	ldrb	r3, [r2, #0]
 8000aa8:	f043 0310 	orr.w	r3, r3, #16
 8000aac:	7013      	strb	r3, [r2, #0]
					break;
 8000aae:	f000 bcfe 	b.w	80014ae <recibirmensaje+0xc6a>
		case 5:
			switch(decodeCIF){
 8000ab2:	4b14      	ldr	r3, [pc, #80]	; (8000b04 <recibirmensaje+0x2c0>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	f200 84f2 	bhi.w	80014a0 <recibirmensaje+0xc5c>
 8000abc:	a201      	add	r2, pc, #4	; (adr r2, 8000ac4 <recibirmensaje+0x280>)
 8000abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac2:	bf00      	nop
 8000ac4:	08000b09 	.word	0x08000b09
 8000ac8:	08000b75 	.word	0x08000b75
 8000acc:	08000bb9 	.word	0x08000bb9
 8000ad0:	08000c0b 	.word	0x08000c0b
 8000ad4:	20000605 	.word	0x20000605
 8000ad8:	200005fe 	.word	0x200005fe
 8000adc:	200001ec 	.word	0x200001ec
 8000ae0:	20000602 	.word	0x20000602
 8000ae4:	08007248 	.word	0x08007248
 8000ae8:	20000674 	.word	0x20000674
 8000aec:	2000060a 	.word	0x2000060a
 8000af0:	200005fd 	.word	0x200005fd
 8000af4:	08007260 	.word	0x08007260
 8000af8:	08007284 	.word	0x08007284
 8000afc:	080072c0 	.word	0x080072c0
 8000b00:	08007334 	.word	0x08007334
 8000b04:	20000607 	.word	0x20000607
			case 0:
				if(buf_rx[indRX_R]==CIFSR[coincidencias]){
 8000b08:	4b9d      	ldr	r3, [pc, #628]	; (8000d80 <recibirmensaje+0x53c>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	461a      	mov	r2, r3
 8000b10:	4b9c      	ldr	r3, [pc, #624]	; (8000d84 <recibirmensaje+0x540>)
 8000b12:	5c9b      	ldrb	r3, [r3, r2]
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4b9c      	ldr	r3, [pc, #624]	; (8000d88 <recibirmensaje+0x544>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4b9b      	ldr	r3, [pc, #620]	; (8000d8c <recibirmensaje+0x548>)
 8000b1e:	5c5b      	ldrb	r3, [r3, r1]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d114      	bne.n	8000b4e <recibirmensaje+0x30a>
					coincidencias++;
 8000b24:	4b98      	ldr	r3, [pc, #608]	; (8000d88 <recibirmensaje+0x544>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	b2da      	uxtb	r2, r3
 8000b2c:	4b96      	ldr	r3, [pc, #600]	; (8000d88 <recibirmensaje+0x544>)
 8000b2e:	701a      	strb	r2, [r3, #0]

					if(coincidencias>8){
 8000b30:	4b95      	ldr	r3, [pc, #596]	; (8000d88 <recibirmensaje+0x544>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b08      	cmp	r3, #8
 8000b36:	f240 8092 	bls.w	8000c5e <recibirmensaje+0x41a>
						coincidencias = 0;
 8000b3a:	4b93      	ldr	r3, [pc, #588]	; (8000d88 <recibirmensaje+0x544>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
						decodeCIF++;
 8000b40:	4b93      	ldr	r3, [pc, #588]	; (8000d90 <recibirmensaje+0x54c>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	3301      	adds	r3, #1
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	4b91      	ldr	r3, [pc, #580]	; (8000d90 <recibirmensaje+0x54c>)
 8000b4a:	701a      	strb	r2, [r3, #0]
						coincidencias = 0;
						readyToSend=1;
						break;
					}
				}
			break;
 8000b4c:	e087      	b.n	8000c5e <recibirmensaje+0x41a>
					if(!timeout2){
 8000b4e:	4b91      	ldr	r3, [pc, #580]	; (8000d94 <recibirmensaje+0x550>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	f040 8083 	bne.w	8000c5e <recibirmensaje+0x41a>
						indRX_R=indRX_W;
 8000b58:	4b8f      	ldr	r3, [pc, #572]	; (8000d98 <recibirmensaje+0x554>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	b2da      	uxtb	r2, r3
 8000b5e:	4b88      	ldr	r3, [pc, #544]	; (8000d80 <recibirmensaje+0x53c>)
 8000b60:	701a      	strb	r2, [r3, #0]
						coincidencias = 0;
 8000b62:	4b89      	ldr	r3, [pc, #548]	; (8000d88 <recibirmensaje+0x544>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	701a      	strb	r2, [r3, #0]
						readyToSend=1;
 8000b68:	4a8c      	ldr	r2, [pc, #560]	; (8000d9c <recibirmensaje+0x558>)
 8000b6a:	7813      	ldrb	r3, [r2, #0]
 8000b6c:	f043 0310 	orr.w	r3, r3, #16
 8000b70:	7013      	strb	r3, [r2, #0]
						break;
 8000b72:	e07e      	b.n	8000c72 <recibirmensaje+0x42e>
			case 1:
				if(buf_rx[indRX_R]==CIFSR_STAIP[coincidencias]){
 8000b74:	4b82      	ldr	r3, [pc, #520]	; (8000d80 <recibirmensaje+0x53c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	4b81      	ldr	r3, [pc, #516]	; (8000d84 <recibirmensaje+0x540>)
 8000b7e:	5c9b      	ldrb	r3, [r3, r2]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4b81      	ldr	r3, [pc, #516]	; (8000d88 <recibirmensaje+0x544>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	4619      	mov	r1, r3
 8000b88:	4b85      	ldr	r3, [pc, #532]	; (8000da0 <recibirmensaje+0x55c>)
 8000b8a:	5c5b      	ldrb	r3, [r3, r1]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d169      	bne.n	8000c64 <recibirmensaje+0x420>
					coincidencias++;
 8000b90:	4b7d      	ldr	r3, [pc, #500]	; (8000d88 <recibirmensaje+0x544>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	3301      	adds	r3, #1
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	4b7b      	ldr	r3, [pc, #492]	; (8000d88 <recibirmensaje+0x544>)
 8000b9a:	701a      	strb	r2, [r3, #0]

					if(coincidencias>10){
 8000b9c:	4b7a      	ldr	r3, [pc, #488]	; (8000d88 <recibirmensaje+0x544>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b0a      	cmp	r3, #10
 8000ba2:	d95f      	bls.n	8000c64 <recibirmensaje+0x420>
						coincidencias = 0;
 8000ba4:	4b78      	ldr	r3, [pc, #480]	; (8000d88 <recibirmensaje+0x544>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	701a      	strb	r2, [r3, #0]
						decodeCIF++;
 8000baa:	4b79      	ldr	r3, [pc, #484]	; (8000d90 <recibirmensaje+0x54c>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	3301      	adds	r3, #1
 8000bb0:	b2da      	uxtb	r2, r3
 8000bb2:	4b77      	ldr	r3, [pc, #476]	; (8000d90 <recibirmensaje+0x54c>)
 8000bb4:	701a      	strb	r2, [r3, #0]
						//AT++;
						//readyToSend = 1;
					}
				}
			break;
 8000bb6:	e055      	b.n	8000c64 <recibirmensaje+0x420>
			case 2:
				espIP[coincidencias]=buf_rx[indRX_R];
 8000bb8:	4b71      	ldr	r3, [pc, #452]	; (8000d80 <recibirmensaje+0x53c>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4b71      	ldr	r3, [pc, #452]	; (8000d88 <recibirmensaje+0x544>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	4b6f      	ldr	r3, [pc, #444]	; (8000d84 <recibirmensaje+0x540>)
 8000bc8:	5c5b      	ldrb	r3, [r3, r1]
 8000bca:	b2d9      	uxtb	r1, r3
 8000bcc:	4b75      	ldr	r3, [pc, #468]	; (8000da4 <recibirmensaje+0x560>)
 8000bce:	5499      	strb	r1, [r3, r2]
				coincidencias++;
 8000bd0:	4b6d      	ldr	r3, [pc, #436]	; (8000d88 <recibirmensaje+0x544>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	b2da      	uxtb	r2, r3
 8000bd8:	4b6b      	ldr	r3, [pc, #428]	; (8000d88 <recibirmensaje+0x544>)
 8000bda:	701a      	strb	r2, [r3, #0]
				if((buf_rx[indRX_R]=='"')&&(largoIP>1)){
 8000bdc:	4b68      	ldr	r3, [pc, #416]	; (8000d80 <recibirmensaje+0x53c>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	461a      	mov	r2, r3
 8000be4:	4b67      	ldr	r3, [pc, #412]	; (8000d84 <recibirmensaje+0x540>)
 8000be6:	5c9b      	ldrb	r3, [r3, r2]
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	2b22      	cmp	r3, #34	; 0x22
 8000bec:	d13d      	bne.n	8000c6a <recibirmensaje+0x426>
 8000bee:	4b6e      	ldr	r3, [pc, #440]	; (8000da8 <recibirmensaje+0x564>)
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d939      	bls.n	8000c6a <recibirmensaje+0x426>
					coincidencias=0;
 8000bf6:	4b64      	ldr	r3, [pc, #400]	; (8000d88 <recibirmensaje+0x544>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]
					decodeCIF++;
 8000bfc:	4b64      	ldr	r3, [pc, #400]	; (8000d90 <recibirmensaje+0x54c>)
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	3301      	adds	r3, #1
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	4b62      	ldr	r3, [pc, #392]	; (8000d90 <recibirmensaje+0x54c>)
 8000c06:	701a      	strb	r2, [r3, #0]
				}
			break;
 8000c08:	e02f      	b.n	8000c6a <recibirmensaje+0x426>
			case 3:
				if(buf_rx[indRX_R]==OK[coincidencias]){
 8000c0a:	4b5d      	ldr	r3, [pc, #372]	; (8000d80 <recibirmensaje+0x53c>)
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b5c      	ldr	r3, [pc, #368]	; (8000d84 <recibirmensaje+0x540>)
 8000c14:	5c9b      	ldrb	r3, [r3, r2]
 8000c16:	b2da      	uxtb	r2, r3
 8000c18:	4b5b      	ldr	r3, [pc, #364]	; (8000d88 <recibirmensaje+0x544>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4b63      	ldr	r3, [pc, #396]	; (8000dac <recibirmensaje+0x568>)
 8000c20:	5c5b      	ldrb	r3, [r3, r1]
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d124      	bne.n	8000c70 <recibirmensaje+0x42c>
					coincidencias++;
 8000c26:	4b58      	ldr	r3, [pc, #352]	; (8000d88 <recibirmensaje+0x544>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	3301      	adds	r3, #1
 8000c2c:	b2da      	uxtb	r2, r3
 8000c2e:	4b56      	ldr	r3, [pc, #344]	; (8000d88 <recibirmensaje+0x544>)
 8000c30:	701a      	strb	r2, [r3, #0]

					if(coincidencias>4){
 8000c32:	4b55      	ldr	r3, [pc, #340]	; (8000d88 <recibirmensaje+0x544>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b04      	cmp	r3, #4
 8000c38:	d91a      	bls.n	8000c70 <recibirmensaje+0x42c>
						coincidencias = 0;
 8000c3a:	4b53      	ldr	r3, [pc, #332]	; (8000d88 <recibirmensaje+0x544>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	701a      	strb	r2, [r3, #0]
						decodeCIF=0;
 8000c40:	4b53      	ldr	r3, [pc, #332]	; (8000d90 <recibirmensaje+0x54c>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
						AT++;
 8000c46:	4b5a      	ldr	r3, [pc, #360]	; (8000db0 <recibirmensaje+0x56c>)
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	b2da      	uxtb	r2, r3
 8000c4e:	4b58      	ldr	r3, [pc, #352]	; (8000db0 <recibirmensaje+0x56c>)
 8000c50:	701a      	strb	r2, [r3, #0]
						readyToSend = 1;
 8000c52:	4a52      	ldr	r2, [pc, #328]	; (8000d9c <recibirmensaje+0x558>)
 8000c54:	7813      	ldrb	r3, [r2, #0]
 8000c56:	f043 0310 	orr.w	r3, r3, #16
 8000c5a:	7013      	strb	r3, [r2, #0]
					}
				}
			break;
 8000c5c:	e008      	b.n	8000c70 <recibirmensaje+0x42c>
			break;
 8000c5e:	bf00      	nop
 8000c60:	f000 bc1e 	b.w	80014a0 <recibirmensaje+0xc5c>
			break;
 8000c64:	bf00      	nop
 8000c66:	f000 bc1b 	b.w	80014a0 <recibirmensaje+0xc5c>
			break;
 8000c6a:	bf00      	nop
 8000c6c:	f000 bc18 	b.w	80014a0 <recibirmensaje+0xc5c>
			break;
 8000c70:	bf00      	nop
			}
		break;
 8000c72:	f000 bc15 	b.w	80014a0 <recibirmensaje+0xc5c>
		case 6:
			if(buf_rx[indRX_R]==ANS_CIPSTART[coincidencias]){
 8000c76:	4b42      	ldr	r3, [pc, #264]	; (8000d80 <recibirmensaje+0x53c>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4b41      	ldr	r3, [pc, #260]	; (8000d84 <recibirmensaje+0x540>)
 8000c80:	5c9b      	ldrb	r3, [r3, r2]
 8000c82:	b2da      	uxtb	r2, r3
 8000c84:	4b40      	ldr	r3, [pc, #256]	; (8000d88 <recibirmensaje+0x544>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4b4a      	ldr	r3, [pc, #296]	; (8000db4 <recibirmensaje+0x570>)
 8000c8c:	5c5b      	ldrb	r3, [r3, r1]
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d127      	bne.n	8000ce2 <recibirmensaje+0x49e>
				coincidencias++;
 8000c92:	4b3d      	ldr	r3, [pc, #244]	; (8000d88 <recibirmensaje+0x544>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	3301      	adds	r3, #1
 8000c98:	b2da      	uxtb	r2, r3
 8000c9a:	4b3b      	ldr	r3, [pc, #236]	; (8000d88 <recibirmensaje+0x544>)
 8000c9c:	701a      	strb	r2, [r3, #0]

				if(coincidencias>44){
 8000c9e:	4b3a      	ldr	r3, [pc, #232]	; (8000d88 <recibirmensaje+0x544>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	2b2c      	cmp	r3, #44	; 0x2c
 8000ca4:	f240 83fe 	bls.w	80014a4 <recibirmensaje+0xc60>
					coincidencias = 0;
 8000ca8:	4b37      	ldr	r3, [pc, #220]	; (8000d88 <recibirmensaje+0x544>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]
					coincidencias2 = 0;
 8000cae:	4b42      	ldr	r3, [pc, #264]	; (8000db8 <recibirmensaje+0x574>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
					AT=8;
 8000cb4:	4b3e      	ldr	r3, [pc, #248]	; (8000db0 <recibirmensaje+0x56c>)
 8000cb6:	2208      	movs	r2, #8
 8000cb8:	701a      	strb	r2, [r3, #0]
					readyToSend = 1;
 8000cba:	4a38      	ldr	r2, [pc, #224]	; (8000d9c <recibirmensaje+0x558>)
 8000cbc:	7813      	ldrb	r3, [r2, #0]
 8000cbe:	f043 0310 	orr.w	r3, r3, #16
 8000cc2:	7013      	strb	r3, [r2, #0]
					espConnected=1;
 8000cc4:	4a3d      	ldr	r2, [pc, #244]	; (8000dbc <recibirmensaje+0x578>)
 8000cc6:	7813      	ldrb	r3, [r2, #0]
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	7013      	strb	r3, [r2, #0]
					HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000cce:	2120      	movs	r1, #32
 8000cd0:	483b      	ldr	r0, [pc, #236]	; (8000dc0 <recibirmensaje+0x57c>)
 8000cd2:	f003 fe22 	bl	800491a <HAL_GPIO_TogglePin>
					sendALIVE=1;
 8000cd6:	4a39      	ldr	r2, [pc, #228]	; (8000dbc <recibirmensaje+0x578>)
 8000cd8:	7813      	ldrb	r3, [r2, #0]
 8000cda:	f043 0302 	orr.w	r3, r3, #2
 8000cde:	7013      	strb	r3, [r2, #0]
						readyToSend=1;
						break;
					}
				}

		break;
 8000ce0:	e3e0      	b.n	80014a4 <recibirmensaje+0xc60>
					if(!timeout2){
 8000ce2:	4b2c      	ldr	r3, [pc, #176]	; (8000d94 <recibirmensaje+0x550>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f040 83dc 	bne.w	80014a4 <recibirmensaje+0xc60>
						indRX_R=indRX_W;
 8000cec:	4b2a      	ldr	r3, [pc, #168]	; (8000d98 <recibirmensaje+0x554>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	4b23      	ldr	r3, [pc, #140]	; (8000d80 <recibirmensaje+0x53c>)
 8000cf4:	701a      	strb	r2, [r3, #0]
						coincidencias = 0;
 8000cf6:	4b24      	ldr	r3, [pc, #144]	; (8000d88 <recibirmensaje+0x544>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
						readyToSend=1;
 8000cfc:	4a27      	ldr	r2, [pc, #156]	; (8000d9c <recibirmensaje+0x558>)
 8000cfe:	7813      	ldrb	r3, [r2, #0]
 8000d00:	f043 0310 	orr.w	r3, r3, #16
 8000d04:	7013      	strb	r3, [r2, #0]
						break;
 8000d06:	e3d2      	b.n	80014ae <recibirmensaje+0xc6a>
		case 7:
			switch(decoCIPSEND){
 8000d08:	4b2e      	ldr	r3, [pc, #184]	; (8000dc4 <recibirmensaje+0x580>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b07      	cmp	r3, #7
 8000d0e:	f200 83cb 	bhi.w	80014a8 <recibirmensaje+0xc64>
 8000d12:	a201      	add	r2, pc, #4	; (adr r2, 8000d18 <recibirmensaje+0x4d4>)
 8000d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d18:	08000d39 	.word	0x08000d39
 8000d1c:	08000e0d 	.word	0x08000e0d
 8000d20:	08000e95 	.word	0x08000e95
 8000d24:	08000ec7 	.word	0x08000ec7
 8000d28:	08000f67 	.word	0x08000f67
 8000d2c:	08000ff3 	.word	0x08000ff3
 8000d30:	080010d3 	.word	0x080010d3
 8000d34:	08001147 	.word	0x08001147
				case 0:
					if(buf_rx[indRX_R]==CIPSEND[coincidencias]){
 8000d38:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <recibirmensaje+0x53c>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	461a      	mov	r2, r3
 8000d40:	4b10      	ldr	r3, [pc, #64]	; (8000d84 <recibirmensaje+0x540>)
 8000d42:	5c9b      	ldrb	r3, [r3, r2]
 8000d44:	b2da      	uxtb	r2, r3
 8000d46:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <recibirmensaje+0x544>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4b1e      	ldr	r3, [pc, #120]	; (8000dc8 <recibirmensaje+0x584>)
 8000d4e:	5c5b      	ldrb	r3, [r3, r1]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d13b      	bne.n	8000dcc <recibirmensaje+0x588>
						coincidencias++;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <recibirmensaje+0x544>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <recibirmensaje+0x544>)
 8000d5e:	701a      	strb	r2, [r3, #0]

						if(coincidencias>9){
 8000d60:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <recibirmensaje+0x544>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b09      	cmp	r3, #9
 8000d66:	f240 823c 	bls.w	80011e2 <recibirmensaje+0x99e>
							coincidencias = 0;
 8000d6a:	4b07      	ldr	r3, [pc, #28]	; (8000d88 <recibirmensaje+0x544>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	701a      	strb	r2, [r3, #0]
							decoCIPSEND++;
 8000d70:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <recibirmensaje+0x580>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	3301      	adds	r3, #1
 8000d76:	b2da      	uxtb	r2, r3
 8000d78:	4b12      	ldr	r3, [pc, #72]	; (8000dc4 <recibirmensaje+0x580>)
 8000d7a:	701a      	strb	r2, [r3, #0]
							sendALIVE=0;
							timeToSendAlive=30;
							break;
						}
					}
				break;
 8000d7c:	e231      	b.n	80011e2 <recibirmensaje+0x99e>
 8000d7e:	bf00      	nop
 8000d80:	200005fe 	.word	0x200005fe
 8000d84:	200001ec 	.word	0x200001ec
 8000d88:	20000602 	.word	0x20000602
 8000d8c:	08007308 	.word	0x08007308
 8000d90:	20000607 	.word	0x20000607
 8000d94:	2000060a 	.word	0x2000060a
 8000d98:	200005fd 	.word	0x200005fd
 8000d9c:	20000674 	.word	0x20000674
 8000da0:	08007314 	.word	0x08007314
 8000da4:	200005ec 	.word	0x200005ec
 8000da8:	2000060d 	.word	0x2000060d
 8000dac:	080073dc 	.word	0x080073dc
 8000db0:	20000605 	.word	0x20000605
 8000db4:	08007378 	.word	0x08007378
 8000db8:	20000603 	.word	0x20000603
 8000dbc:	20000678 	.word	0x20000678
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	20000606 	.word	0x20000606
 8000dc8:	080073a8 	.word	0x080073a8
						if(!timeout2){
 8000dcc:	4ba1      	ldr	r3, [pc, #644]	; (8001054 <recibirmensaje+0x810>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	f040 8206 	bne.w	80011e2 <recibirmensaje+0x99e>
							indRX_R=indRX_W;
 8000dd6:	4ba0      	ldr	r3, [pc, #640]	; (8001058 <recibirmensaje+0x814>)
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	4b9f      	ldr	r3, [pc, #636]	; (800105c <recibirmensaje+0x818>)
 8000dde:	701a      	strb	r2, [r3, #0]
							coincidencias = 0;
 8000de0:	4b9f      	ldr	r3, [pc, #636]	; (8001060 <recibirmensaje+0x81c>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]
							readyToSend=1;
 8000de6:	4a9f      	ldr	r2, [pc, #636]	; (8001064 <recibirmensaje+0x820>)
 8000de8:	7813      	ldrb	r3, [r2, #0]
 8000dea:	f043 0310 	orr.w	r3, r3, #16
 8000dee:	7013      	strb	r3, [r2, #0]
							espReadyToRecieve=0;
 8000df0:	4a9c      	ldr	r2, [pc, #624]	; (8001064 <recibirmensaje+0x820>)
 8000df2:	7813      	ldrb	r3, [r2, #0]
 8000df4:	f36f 1345 	bfc	r3, #5, #1
 8000df8:	7013      	strb	r3, [r2, #0]
							sendALIVE=0;
 8000dfa:	4a9b      	ldr	r2, [pc, #620]	; (8001068 <recibirmensaje+0x824>)
 8000dfc:	7813      	ldrb	r3, [r2, #0]
 8000dfe:	f36f 0341 	bfc	r3, #1, #1
 8000e02:	7013      	strb	r3, [r2, #0]
							timeToSendAlive=30;
 8000e04:	4b99      	ldr	r3, [pc, #612]	; (800106c <recibirmensaje+0x828>)
 8000e06:	221e      	movs	r2, #30
 8000e08:	701a      	strb	r2, [r3, #0]
							break;
 8000e0a:	e1f9      	b.n	8001200 <recibirmensaje+0x9bc>
				case 1:
					if((buf_rx[indRX_R]==bytesToSend+'0')&&((bytesToSend<10))){//reviso q sean menos de 10 bytes
 8000e0c:	4b93      	ldr	r3, [pc, #588]	; (800105c <recibirmensaje+0x818>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	461a      	mov	r2, r3
 8000e14:	4b96      	ldr	r3, [pc, #600]	; (8001070 <recibirmensaje+0x82c>)
 8000e16:	5c9b      	ldrb	r3, [r3, r2]
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	4b95      	ldr	r3, [pc, #596]	; (8001074 <recibirmensaje+0x830>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	3330      	adds	r3, #48	; 0x30
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d10a      	bne.n	8000e3c <recibirmensaje+0x5f8>
 8000e26:	4b93      	ldr	r3, [pc, #588]	; (8001074 <recibirmensaje+0x830>)
 8000e28:	781b      	ldrb	r3, [r3, #0]
 8000e2a:	2b09      	cmp	r3, #9
 8000e2c:	d806      	bhi.n	8000e3c <recibirmensaje+0x5f8>
						decoCIPSEND+=2;
 8000e2e:	4b92      	ldr	r3, [pc, #584]	; (8001078 <recibirmensaje+0x834>)
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	3302      	adds	r3, #2
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	4b90      	ldr	r3, [pc, #576]	; (8001078 <recibirmensaje+0x834>)
 8000e38:	701a      	strb	r2, [r3, #0]
							decoCIPSEND++;
							bytesToSend_aux=bytesToSend/10;
							bytesToSend_aux*=10;
						}
					}
				break;
 8000e3a:	e1d4      	b.n	80011e6 <recibirmensaje+0x9a2>
						if(buf_rx[indRX_R]==bytesToSend/10+'0'){
 8000e3c:	4b87      	ldr	r3, [pc, #540]	; (800105c <recibirmensaje+0x818>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	461a      	mov	r2, r3
 8000e44:	4b8a      	ldr	r3, [pc, #552]	; (8001070 <recibirmensaje+0x82c>)
 8000e46:	5c9b      	ldrb	r3, [r3, r2]
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4b89      	ldr	r3, [pc, #548]	; (8001074 <recibirmensaje+0x830>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4a8a      	ldr	r2, [pc, #552]	; (800107c <recibirmensaje+0x838>)
 8000e52:	fba2 2303 	umull	r2, r3, r2, r3
 8000e56:	08db      	lsrs	r3, r3, #3
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	3330      	adds	r3, #48	; 0x30
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	f040 81c2 	bne.w	80011e6 <recibirmensaje+0x9a2>
							decoCIPSEND++;
 8000e62:	4b85      	ldr	r3, [pc, #532]	; (8001078 <recibirmensaje+0x834>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	3301      	adds	r3, #1
 8000e68:	b2da      	uxtb	r2, r3
 8000e6a:	4b83      	ldr	r3, [pc, #524]	; (8001078 <recibirmensaje+0x834>)
 8000e6c:	701a      	strb	r2, [r3, #0]
							bytesToSend_aux=bytesToSend/10;
 8000e6e:	4b81      	ldr	r3, [pc, #516]	; (8001074 <recibirmensaje+0x830>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	4a82      	ldr	r2, [pc, #520]	; (800107c <recibirmensaje+0x838>)
 8000e74:	fba2 2303 	umull	r2, r3, r2, r3
 8000e78:	08db      	lsrs	r3, r3, #3
 8000e7a:	b2da      	uxtb	r2, r3
 8000e7c:	4b80      	ldr	r3, [pc, #512]	; (8001080 <recibirmensaje+0x83c>)
 8000e7e:	701a      	strb	r2, [r3, #0]
							bytesToSend_aux*=10;
 8000e80:	4b7f      	ldr	r3, [pc, #508]	; (8001080 <recibirmensaje+0x83c>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	0092      	lsls	r2, r2, #2
 8000e88:	4413      	add	r3, r2
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4b7c      	ldr	r3, [pc, #496]	; (8001080 <recibirmensaje+0x83c>)
 8000e90:	701a      	strb	r2, [r3, #0]
				break;
 8000e92:	e1a8      	b.n	80011e6 <recibirmensaje+0x9a2>
				case 2:
					if(buf_rx[indRX_R]==bytesToSend-bytesToSend_aux+'0'){
 8000e94:	4b71      	ldr	r3, [pc, #452]	; (800105c <recibirmensaje+0x818>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	461a      	mov	r2, r3
 8000e9c:	4b74      	ldr	r3, [pc, #464]	; (8001070 <recibirmensaje+0x82c>)
 8000e9e:	5c9b      	ldrb	r3, [r3, r2]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4b73      	ldr	r3, [pc, #460]	; (8001074 <recibirmensaje+0x830>)
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4b75      	ldr	r3, [pc, #468]	; (8001080 <recibirmensaje+0x83c>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	1acb      	subs	r3, r1, r3
 8000eb0:	3330      	adds	r3, #48	; 0x30
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	f040 8199 	bne.w	80011ea <recibirmensaje+0x9a6>
						decoCIPSEND++;
 8000eb8:	4b6f      	ldr	r3, [pc, #444]	; (8001078 <recibirmensaje+0x834>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	3301      	adds	r3, #1
 8000ebe:	b2da      	uxtb	r2, r3
 8000ec0:	4b6d      	ldr	r3, [pc, #436]	; (8001078 <recibirmensaje+0x834>)
 8000ec2:	701a      	strb	r2, [r3, #0]
					}
				break;
 8000ec4:	e191      	b.n	80011ea <recibirmensaje+0x9a6>
				case 3:
					if(buf_rx[indRX_R]==CIPSEND2[coincidencias]){
 8000ec6:	4b65      	ldr	r3, [pc, #404]	; (800105c <recibirmensaje+0x818>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	461a      	mov	r2, r3
 8000ece:	4b68      	ldr	r3, [pc, #416]	; (8001070 <recibirmensaje+0x82c>)
 8000ed0:	5c9b      	ldrb	r3, [r3, r2]
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	4b62      	ldr	r3, [pc, #392]	; (8001060 <recibirmensaje+0x81c>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4b6a      	ldr	r3, [pc, #424]	; (8001084 <recibirmensaje+0x840>)
 8000edc:	5c5b      	ldrb	r3, [r3, r1]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	d11e      	bne.n	8000f20 <recibirmensaje+0x6dc>
						coincidencias++;
 8000ee2:	4b5f      	ldr	r3, [pc, #380]	; (8001060 <recibirmensaje+0x81c>)
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	b2da      	uxtb	r2, r3
 8000eea:	4b5d      	ldr	r3, [pc, #372]	; (8001060 <recibirmensaje+0x81c>)
 8000eec:	701a      	strb	r2, [r3, #0]

						if(coincidencias>7){
 8000eee:	4b5c      	ldr	r3, [pc, #368]	; (8001060 <recibirmensaje+0x81c>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	2b07      	cmp	r3, #7
 8000ef4:	f240 817b 	bls.w	80011ee <recibirmensaje+0x9aa>
							coincidencias = 0;
 8000ef8:	4b59      	ldr	r3, [pc, #356]	; (8001060 <recibirmensaje+0x81c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	701a      	strb	r2, [r3, #0]
							decoCIPSEND++;
 8000efe:	4b5e      	ldr	r3, [pc, #376]	; (8001078 <recibirmensaje+0x834>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	3301      	adds	r3, #1
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	4b5c      	ldr	r3, [pc, #368]	; (8001078 <recibirmensaje+0x834>)
 8000f08:	701a      	strb	r2, [r3, #0]
							//AT++;
							readyToSend = 1;
 8000f0a:	4a56      	ldr	r2, [pc, #344]	; (8001064 <recibirmensaje+0x820>)
 8000f0c:	7813      	ldrb	r3, [r2, #0]
 8000f0e:	f043 0310 	orr.w	r3, r3, #16
 8000f12:	7013      	strb	r3, [r2, #0]
							espReadyToRecieve=1;
 8000f14:	4a53      	ldr	r2, [pc, #332]	; (8001064 <recibirmensaje+0x820>)
 8000f16:	7813      	ldrb	r3, [r2, #0]
 8000f18:	f043 0320 	orr.w	r3, r3, #32
 8000f1c:	7013      	strb	r3, [r2, #0]
							sendALIVE=0;
							timeToSendAlive=30;
							break;
						}
					}
				break;
 8000f1e:	e166      	b.n	80011ee <recibirmensaje+0x9aa>
						if(!timeout2){
 8000f20:	4b4c      	ldr	r3, [pc, #304]	; (8001054 <recibirmensaje+0x810>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	f040 8162 	bne.w	80011ee <recibirmensaje+0x9aa>
							decoCIPSEND=0;
 8000f2a:	4b53      	ldr	r3, [pc, #332]	; (8001078 <recibirmensaje+0x834>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
							indRX_R=indRX_W;
 8000f30:	4b49      	ldr	r3, [pc, #292]	; (8001058 <recibirmensaje+0x814>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4b49      	ldr	r3, [pc, #292]	; (800105c <recibirmensaje+0x818>)
 8000f38:	701a      	strb	r2, [r3, #0]
							coincidencias = 0;
 8000f3a:	4b49      	ldr	r3, [pc, #292]	; (8001060 <recibirmensaje+0x81c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	701a      	strb	r2, [r3, #0]
							readyToSend=1;
 8000f40:	4a48      	ldr	r2, [pc, #288]	; (8001064 <recibirmensaje+0x820>)
 8000f42:	7813      	ldrb	r3, [r2, #0]
 8000f44:	f043 0310 	orr.w	r3, r3, #16
 8000f48:	7013      	strb	r3, [r2, #0]
							espReadyToRecieve=0;
 8000f4a:	4a46      	ldr	r2, [pc, #280]	; (8001064 <recibirmensaje+0x820>)
 8000f4c:	7813      	ldrb	r3, [r2, #0]
 8000f4e:	f36f 1345 	bfc	r3, #5, #1
 8000f52:	7013      	strb	r3, [r2, #0]
							sendALIVE=0;
 8000f54:	4a44      	ldr	r2, [pc, #272]	; (8001068 <recibirmensaje+0x824>)
 8000f56:	7813      	ldrb	r3, [r2, #0]
 8000f58:	f36f 0341 	bfc	r3, #1, #1
 8000f5c:	7013      	strb	r3, [r2, #0]
							timeToSendAlive=30;
 8000f5e:	4b43      	ldr	r3, [pc, #268]	; (800106c <recibirmensaje+0x828>)
 8000f60:	221e      	movs	r2, #30
 8000f62:	701a      	strb	r2, [r3, #0]
							break;
 8000f64:	e14c      	b.n	8001200 <recibirmensaje+0x9bc>
				case 4:
					if(buf_rx[indRX_R]==CIPSEND3[coincidencias]){
 8000f66:	4b3d      	ldr	r3, [pc, #244]	; (800105c <recibirmensaje+0x818>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b40      	ldr	r3, [pc, #256]	; (8001070 <recibirmensaje+0x82c>)
 8000f70:	5c9b      	ldrb	r3, [r3, r2]
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	4b3a      	ldr	r3, [pc, #232]	; (8001060 <recibirmensaje+0x81c>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4b43      	ldr	r3, [pc, #268]	; (8001088 <recibirmensaje+0x844>)
 8000f7c:	5c5b      	ldrb	r3, [r3, r1]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d114      	bne.n	8000fac <recibirmensaje+0x768>
						coincidencias++;
 8000f82:	4b37      	ldr	r3, [pc, #220]	; (8001060 <recibirmensaje+0x81c>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	3301      	adds	r3, #1
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b35      	ldr	r3, [pc, #212]	; (8001060 <recibirmensaje+0x81c>)
 8000f8c:	701a      	strb	r2, [r3, #0]

						if(coincidencias>3){
 8000f8e:	4b34      	ldr	r3, [pc, #208]	; (8001060 <recibirmensaje+0x81c>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b03      	cmp	r3, #3
 8000f94:	f240 812d 	bls.w	80011f2 <recibirmensaje+0x9ae>
							coincidencias = 0;
 8000f98:	4b31      	ldr	r3, [pc, #196]	; (8001060 <recibirmensaje+0x81c>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
							decoCIPSEND++;
 8000f9e:	4b36      	ldr	r3, [pc, #216]	; (8001078 <recibirmensaje+0x834>)
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	4b34      	ldr	r3, [pc, #208]	; (8001078 <recibirmensaje+0x834>)
 8000fa8:	701a      	strb	r2, [r3, #0]
							sendALIVE=0;
							timeToSendAlive=30;
							break;
						}
					}
				break;
 8000faa:	e122      	b.n	80011f2 <recibirmensaje+0x9ae>
						if(!timeout2){
 8000fac:	4b29      	ldr	r3, [pc, #164]	; (8001054 <recibirmensaje+0x810>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	f040 811e 	bne.w	80011f2 <recibirmensaje+0x9ae>
							decoCIPSEND=0;
 8000fb6:	4b30      	ldr	r3, [pc, #192]	; (8001078 <recibirmensaje+0x834>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	701a      	strb	r2, [r3, #0]
							indRX_R=indRX_W;
 8000fbc:	4b26      	ldr	r3, [pc, #152]	; (8001058 <recibirmensaje+0x814>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	b2da      	uxtb	r2, r3
 8000fc2:	4b26      	ldr	r3, [pc, #152]	; (800105c <recibirmensaje+0x818>)
 8000fc4:	701a      	strb	r2, [r3, #0]
							coincidencias = 0;
 8000fc6:	4b26      	ldr	r3, [pc, #152]	; (8001060 <recibirmensaje+0x81c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	701a      	strb	r2, [r3, #0]
							readyToSend=1;
 8000fcc:	4a25      	ldr	r2, [pc, #148]	; (8001064 <recibirmensaje+0x820>)
 8000fce:	7813      	ldrb	r3, [r2, #0]
 8000fd0:	f043 0310 	orr.w	r3, r3, #16
 8000fd4:	7013      	strb	r3, [r2, #0]
							espReadyToRecieve=0;
 8000fd6:	4a23      	ldr	r2, [pc, #140]	; (8001064 <recibirmensaje+0x820>)
 8000fd8:	7813      	ldrb	r3, [r2, #0]
 8000fda:	f36f 1345 	bfc	r3, #5, #1
 8000fde:	7013      	strb	r3, [r2, #0]
							sendALIVE=0;
 8000fe0:	4a21      	ldr	r2, [pc, #132]	; (8001068 <recibirmensaje+0x824>)
 8000fe2:	7813      	ldrb	r3, [r2, #0]
 8000fe4:	f36f 0341 	bfc	r3, #1, #1
 8000fe8:	7013      	strb	r3, [r2, #0]
							timeToSendAlive=30;
 8000fea:	4b20      	ldr	r3, [pc, #128]	; (800106c <recibirmensaje+0x828>)
 8000fec:	221e      	movs	r2, #30
 8000fee:	701a      	strb	r2, [r3, #0]
							break;
 8000ff0:	e106      	b.n	8001200 <recibirmensaje+0x9bc>
				case 5:
					if((buf_rx[indRX_R]==bytesToSend+'0')&&((bytesToSend<10))){//reviso q sean menos de 10 bytes
 8000ff2:	4b1a      	ldr	r3, [pc, #104]	; (800105c <recibirmensaje+0x818>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b1d      	ldr	r3, [pc, #116]	; (8001070 <recibirmensaje+0x82c>)
 8000ffc:	5c9b      	ldrb	r3, [r3, r2]
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	461a      	mov	r2, r3
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <recibirmensaje+0x830>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	3330      	adds	r3, #48	; 0x30
 8001008:	429a      	cmp	r2, r3
 800100a:	d10a      	bne.n	8001022 <recibirmensaje+0x7de>
 800100c:	4b19      	ldr	r3, [pc, #100]	; (8001074 <recibirmensaje+0x830>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b09      	cmp	r3, #9
 8001012:	d806      	bhi.n	8001022 <recibirmensaje+0x7de>
						decoCIPSEND+=2;
 8001014:	4b18      	ldr	r3, [pc, #96]	; (8001078 <recibirmensaje+0x834>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	3302      	adds	r3, #2
 800101a:	b2da      	uxtb	r2, r3
 800101c:	4b16      	ldr	r3, [pc, #88]	; (8001078 <recibirmensaje+0x834>)
 800101e:	701a      	strb	r2, [r3, #0]
								timeToSendAlive=30;
								break;
							}
						}
					}
				break;
 8001020:	e0e9      	b.n	80011f6 <recibirmensaje+0x9b2>
						if(buf_rx[indRX_R]==bytesToSend/10+'0'){
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <recibirmensaje+0x818>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	b2db      	uxtb	r3, r3
 8001028:	461a      	mov	r2, r3
 800102a:	4b11      	ldr	r3, [pc, #68]	; (8001070 <recibirmensaje+0x82c>)
 800102c:	5c9b      	ldrb	r3, [r3, r2]
 800102e:	b2db      	uxtb	r3, r3
 8001030:	4619      	mov	r1, r3
 8001032:	4b10      	ldr	r3, [pc, #64]	; (8001074 <recibirmensaje+0x830>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	4a11      	ldr	r2, [pc, #68]	; (800107c <recibirmensaje+0x838>)
 8001038:	fba2 2303 	umull	r2, r3, r2, r3
 800103c:	08db      	lsrs	r3, r3, #3
 800103e:	b2db      	uxtb	r3, r3
 8001040:	3330      	adds	r3, #48	; 0x30
 8001042:	4299      	cmp	r1, r3
 8001044:	d122      	bne.n	800108c <recibirmensaje+0x848>
							decoCIPSEND++;
 8001046:	4b0c      	ldr	r3, [pc, #48]	; (8001078 <recibirmensaje+0x834>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <recibirmensaje+0x834>)
 8001050:	701a      	strb	r2, [r3, #0]
				break;
 8001052:	e0d0      	b.n	80011f6 <recibirmensaje+0x9b2>
 8001054:	2000060a 	.word	0x2000060a
 8001058:	200005fd 	.word	0x200005fd
 800105c:	200005fe 	.word	0x200005fe
 8001060:	20000602 	.word	0x20000602
 8001064:	20000674 	.word	0x20000674
 8001068:	20000678 	.word	0x20000678
 800106c:	20000610 	.word	0x20000610
 8001070:	200001ec 	.word	0x200001ec
 8001074:	2000060e 	.word	0x2000060e
 8001078:	20000606 	.word	0x20000606
 800107c:	cccccccd 	.word	0xcccccccd
 8001080:	2000060f 	.word	0x2000060f
 8001084:	080073b4 	.word	0x080073b4
 8001088:	080073c0 	.word	0x080073c0
							if(!timeout2){
 800108c:	4ba4      	ldr	r3, [pc, #656]	; (8001320 <recibirmensaje+0xadc>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	f040 80b0 	bne.w	80011f6 <recibirmensaje+0x9b2>
								decoCIPSEND=0;
 8001096:	4ba3      	ldr	r3, [pc, #652]	; (8001324 <recibirmensaje+0xae0>)
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]
								indRX_R=indRX_W;
 800109c:	4ba2      	ldr	r3, [pc, #648]	; (8001328 <recibirmensaje+0xae4>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b2da      	uxtb	r2, r3
 80010a2:	4ba2      	ldr	r3, [pc, #648]	; (800132c <recibirmensaje+0xae8>)
 80010a4:	701a      	strb	r2, [r3, #0]
								coincidencias = 0;
 80010a6:	4ba2      	ldr	r3, [pc, #648]	; (8001330 <recibirmensaje+0xaec>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	701a      	strb	r2, [r3, #0]
								readyToSend=1;
 80010ac:	4aa1      	ldr	r2, [pc, #644]	; (8001334 <recibirmensaje+0xaf0>)
 80010ae:	7813      	ldrb	r3, [r2, #0]
 80010b0:	f043 0310 	orr.w	r3, r3, #16
 80010b4:	7013      	strb	r3, [r2, #0]
								espReadyToRecieve=0;
 80010b6:	4a9f      	ldr	r2, [pc, #636]	; (8001334 <recibirmensaje+0xaf0>)
 80010b8:	7813      	ldrb	r3, [r2, #0]
 80010ba:	f36f 1345 	bfc	r3, #5, #1
 80010be:	7013      	strb	r3, [r2, #0]
								sendALIVE=0;
 80010c0:	4a9d      	ldr	r2, [pc, #628]	; (8001338 <recibirmensaje+0xaf4>)
 80010c2:	7813      	ldrb	r3, [r2, #0]
 80010c4:	f36f 0341 	bfc	r3, #1, #1
 80010c8:	7013      	strb	r3, [r2, #0]
								timeToSendAlive=30;
 80010ca:	4b9c      	ldr	r3, [pc, #624]	; (800133c <recibirmensaje+0xaf8>)
 80010cc:	221e      	movs	r2, #30
 80010ce:	701a      	strb	r2, [r3, #0]
								break;
 80010d0:	e096      	b.n	8001200 <recibirmensaje+0x9bc>
				case 6:
					if(buf_rx[indRX_R]==bytesToSend-bytesToSend_aux+'0'){
 80010d2:	4b96      	ldr	r3, [pc, #600]	; (800132c <recibirmensaje+0xae8>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	461a      	mov	r2, r3
 80010da:	4b99      	ldr	r3, [pc, #612]	; (8001340 <recibirmensaje+0xafc>)
 80010dc:	5c9b      	ldrb	r3, [r3, r2]
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b98      	ldr	r3, [pc, #608]	; (8001344 <recibirmensaje+0xb00>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	4619      	mov	r1, r3
 80010e8:	4b97      	ldr	r3, [pc, #604]	; (8001348 <recibirmensaje+0xb04>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	1acb      	subs	r3, r1, r3
 80010ee:	3330      	adds	r3, #48	; 0x30
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d106      	bne.n	8001102 <recibirmensaje+0x8be>
						decoCIPSEND++;
 80010f4:	4b8b      	ldr	r3, [pc, #556]	; (8001324 <recibirmensaje+0xae0>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	3301      	adds	r3, #1
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	4b89      	ldr	r3, [pc, #548]	; (8001324 <recibirmensaje+0xae0>)
 80010fe:	701a      	strb	r2, [r3, #0]
							sendALIVE=0;
							timeToSendAlive=30;
							break;
						}
					}
				break;
 8001100:	e07b      	b.n	80011fa <recibirmensaje+0x9b6>
						if(!timeout2){
 8001102:	4b87      	ldr	r3, [pc, #540]	; (8001320 <recibirmensaje+0xadc>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d177      	bne.n	80011fa <recibirmensaje+0x9b6>
							decoCIPSEND=0;
 800110a:	4b86      	ldr	r3, [pc, #536]	; (8001324 <recibirmensaje+0xae0>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
							indRX_R=indRX_W;
 8001110:	4b85      	ldr	r3, [pc, #532]	; (8001328 <recibirmensaje+0xae4>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4b85      	ldr	r3, [pc, #532]	; (800132c <recibirmensaje+0xae8>)
 8001118:	701a      	strb	r2, [r3, #0]
							coincidencias = 0;
 800111a:	4b85      	ldr	r3, [pc, #532]	; (8001330 <recibirmensaje+0xaec>)
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
							readyToSend=1;
 8001120:	4a84      	ldr	r2, [pc, #528]	; (8001334 <recibirmensaje+0xaf0>)
 8001122:	7813      	ldrb	r3, [r2, #0]
 8001124:	f043 0310 	orr.w	r3, r3, #16
 8001128:	7013      	strb	r3, [r2, #0]
							espReadyToRecieve=0;
 800112a:	4a82      	ldr	r2, [pc, #520]	; (8001334 <recibirmensaje+0xaf0>)
 800112c:	7813      	ldrb	r3, [r2, #0]
 800112e:	f36f 1345 	bfc	r3, #5, #1
 8001132:	7013      	strb	r3, [r2, #0]
							sendALIVE=0;
 8001134:	4a80      	ldr	r2, [pc, #512]	; (8001338 <recibirmensaje+0xaf4>)
 8001136:	7813      	ldrb	r3, [r2, #0]
 8001138:	f36f 0341 	bfc	r3, #1, #1
 800113c:	7013      	strb	r3, [r2, #0]
							timeToSendAlive=30;
 800113e:	4b7f      	ldr	r3, [pc, #508]	; (800133c <recibirmensaje+0xaf8>)
 8001140:	221e      	movs	r2, #30
 8001142:	701a      	strb	r2, [r3, #0]
							break;
 8001144:	e05c      	b.n	8001200 <recibirmensaje+0x9bc>
				case 7:
					if(buf_rx[indRX_R]==CIPSEND4[coincidencias]){
 8001146:	4b79      	ldr	r3, [pc, #484]	; (800132c <recibirmensaje+0xae8>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	461a      	mov	r2, r3
 800114e:	4b7c      	ldr	r3, [pc, #496]	; (8001340 <recibirmensaje+0xafc>)
 8001150:	5c9b      	ldrb	r3, [r3, r2]
 8001152:	b2da      	uxtb	r2, r3
 8001154:	4b76      	ldr	r3, [pc, #472]	; (8001330 <recibirmensaje+0xaec>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	4b7c      	ldr	r3, [pc, #496]	; (800134c <recibirmensaje+0xb08>)
 800115c:	5c5b      	ldrb	r3, [r3, r1]
 800115e:	429a      	cmp	r2, r3
 8001160:	d11d      	bne.n	800119e <recibirmensaje+0x95a>
						coincidencias++;
 8001162:	4b73      	ldr	r3, [pc, #460]	; (8001330 <recibirmensaje+0xaec>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	3301      	adds	r3, #1
 8001168:	b2da      	uxtb	r2, r3
 800116a:	4b71      	ldr	r3, [pc, #452]	; (8001330 <recibirmensaje+0xaec>)
 800116c:	701a      	strb	r2, [r3, #0]

						if(coincidencias>17){
 800116e:	4b70      	ldr	r3, [pc, #448]	; (8001330 <recibirmensaje+0xaec>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b11      	cmp	r3, #17
 8001174:	d943      	bls.n	80011fe <recibirmensaje+0x9ba>
							coincidencias = 0;
 8001176:	4b6e      	ldr	r3, [pc, #440]	; (8001330 <recibirmensaje+0xaec>)
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
							decoCIPSEND=0;
 800117c:	4b69      	ldr	r3, [pc, #420]	; (8001324 <recibirmensaje+0xae0>)
 800117e:	2200      	movs	r2, #0
 8001180:	701a      	strb	r2, [r3, #0]
							AT=8;
 8001182:	4b73      	ldr	r3, [pc, #460]	; (8001350 <recibirmensaje+0xb0c>)
 8001184:	2208      	movs	r2, #8
 8001186:	701a      	strb	r2, [r3, #0]
							readyToSend=1;
 8001188:	4a6a      	ldr	r2, [pc, #424]	; (8001334 <recibirmensaje+0xaf0>)
 800118a:	7813      	ldrb	r3, [r2, #0]
 800118c:	f043 0310 	orr.w	r3, r3, #16
 8001190:	7013      	strb	r3, [r2, #0]
							espReadyToRecieve=0;
 8001192:	4a68      	ldr	r2, [pc, #416]	; (8001334 <recibirmensaje+0xaf0>)
 8001194:	7813      	ldrb	r3, [r2, #0]
 8001196:	f36f 1345 	bfc	r3, #5, #1
 800119a:	7013      	strb	r3, [r2, #0]
							sendALIVE=0;
							timeToSendAlive=30;
							break;
						}
					}
				break;
 800119c:	e02f      	b.n	80011fe <recibirmensaje+0x9ba>
						if(!timeout2){
 800119e:	4b60      	ldr	r3, [pc, #384]	; (8001320 <recibirmensaje+0xadc>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d12b      	bne.n	80011fe <recibirmensaje+0x9ba>
							decoCIPSEND=0;
 80011a6:	4b5f      	ldr	r3, [pc, #380]	; (8001324 <recibirmensaje+0xae0>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
							indRX_R=indRX_W;
 80011ac:	4b5e      	ldr	r3, [pc, #376]	; (8001328 <recibirmensaje+0xae4>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4b5e      	ldr	r3, [pc, #376]	; (800132c <recibirmensaje+0xae8>)
 80011b4:	701a      	strb	r2, [r3, #0]
							coincidencias = 0;
 80011b6:	4b5e      	ldr	r3, [pc, #376]	; (8001330 <recibirmensaje+0xaec>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
							readyToSend=1;
 80011bc:	4a5d      	ldr	r2, [pc, #372]	; (8001334 <recibirmensaje+0xaf0>)
 80011be:	7813      	ldrb	r3, [r2, #0]
 80011c0:	f043 0310 	orr.w	r3, r3, #16
 80011c4:	7013      	strb	r3, [r2, #0]
							espReadyToRecieve=0;
 80011c6:	4a5b      	ldr	r2, [pc, #364]	; (8001334 <recibirmensaje+0xaf0>)
 80011c8:	7813      	ldrb	r3, [r2, #0]
 80011ca:	f36f 1345 	bfc	r3, #5, #1
 80011ce:	7013      	strb	r3, [r2, #0]
							sendALIVE=0;
 80011d0:	4a59      	ldr	r2, [pc, #356]	; (8001338 <recibirmensaje+0xaf4>)
 80011d2:	7813      	ldrb	r3, [r2, #0]
 80011d4:	f36f 0341 	bfc	r3, #1, #1
 80011d8:	7013      	strb	r3, [r2, #0]
							timeToSendAlive=30;
 80011da:	4b58      	ldr	r3, [pc, #352]	; (800133c <recibirmensaje+0xaf8>)
 80011dc:	221e      	movs	r2, #30
 80011de:	701a      	strb	r2, [r3, #0]
							break;
 80011e0:	e00e      	b.n	8001200 <recibirmensaje+0x9bc>
				break;
 80011e2:	bf00      	nop
 80011e4:	e160      	b.n	80014a8 <recibirmensaje+0xc64>
				break;
 80011e6:	bf00      	nop
 80011e8:	e15e      	b.n	80014a8 <recibirmensaje+0xc64>
				break;
 80011ea:	bf00      	nop
 80011ec:	e15c      	b.n	80014a8 <recibirmensaje+0xc64>
				break;
 80011ee:	bf00      	nop
 80011f0:	e15a      	b.n	80014a8 <recibirmensaje+0xc64>
				break;
 80011f2:	bf00      	nop
 80011f4:	e158      	b.n	80014a8 <recibirmensaje+0xc64>
				break;
 80011f6:	bf00      	nop
 80011f8:	e156      	b.n	80014a8 <recibirmensaje+0xc64>
				break;
 80011fa:	bf00      	nop
 80011fc:	e154      	b.n	80014a8 <recibirmensaje+0xc64>
				break;
 80011fe:	bf00      	nop
			}
		break;
 8001200:	e152      	b.n	80014a8 <recibirmensaje+0xc64>
		case 8:
			switch(decoIPD){
 8001202:	4b54      	ldr	r3, [pc, #336]	; (8001354 <recibirmensaje+0xb10>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	2b05      	cmp	r3, #5
 8001208:	f200 8150 	bhi.w	80014ac <recibirmensaje+0xc68>
 800120c:	a201      	add	r2, pc, #4	; (adr r2, 8001214 <recibirmensaje+0x9d0>)
 800120e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001212:	bf00      	nop
 8001214:	0800122d 	.word	0x0800122d
 8001218:	0800128f 	.word	0x0800128f
 800121c:	080012b1 	.word	0x080012b1
 8001220:	08001365 	.word	0x08001365
 8001224:	0800139f 	.word	0x0800139f
 8001228:	080013f1 	.word	0x080013f1
				case 0:
					if(buf_rx[indRX_R]==IPD[coincidencias]){
 800122c:	4b3f      	ldr	r3, [pc, #252]	; (800132c <recibirmensaje+0xae8>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	b2db      	uxtb	r3, r3
 8001232:	461a      	mov	r2, r3
 8001234:	4b42      	ldr	r3, [pc, #264]	; (8001340 <recibirmensaje+0xafc>)
 8001236:	5c9b      	ldrb	r3, [r3, r2]
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4b3d      	ldr	r3, [pc, #244]	; (8001330 <recibirmensaje+0xaec>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	4619      	mov	r1, r3
 8001240:	4b45      	ldr	r3, [pc, #276]	; (8001358 <recibirmensaje+0xb14>)
 8001242:	5c5b      	ldrb	r3, [r3, r1]
 8001244:	429a      	cmp	r2, r3
 8001246:	d114      	bne.n	8001272 <recibirmensaje+0xa2e>
						coincidencias++;
 8001248:	4b39      	ldr	r3, [pc, #228]	; (8001330 <recibirmensaje+0xaec>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	3301      	adds	r3, #1
 800124e:	b2da      	uxtb	r2, r3
 8001250:	4b37      	ldr	r3, [pc, #220]	; (8001330 <recibirmensaje+0xaec>)
 8001252:	701a      	strb	r2, [r3, #0]

						if(coincidencias>4){
 8001254:	4b36      	ldr	r3, [pc, #216]	; (8001330 <recibirmensaje+0xaec>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b04      	cmp	r3, #4
 800125a:	f240 8111 	bls.w	8001480 <recibirmensaje+0xc3c>
							coincidencias = 0;
 800125e:	4b34      	ldr	r3, [pc, #208]	; (8001330 <recibirmensaje+0xaec>)
 8001260:	2200      	movs	r2, #0
 8001262:	701a      	strb	r2, [r3, #0]
							decoIPD++;
 8001264:	4b3b      	ldr	r3, [pc, #236]	; (8001354 <recibirmensaje+0xb10>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	3301      	adds	r3, #1
 800126a:	b2da      	uxtb	r2, r3
 800126c:	4b39      	ldr	r3, [pc, #228]	; (8001354 <recibirmensaje+0xb10>)
 800126e:	701a      	strb	r2, [r3, #0]
							indRX_R=indRX_W;
							coincidencias=0;
							break;
						}
					}
				break;
 8001270:	e106      	b.n	8001480 <recibirmensaje+0xc3c>
						if(coincidencias>0){
 8001272:	4b2f      	ldr	r3, [pc, #188]	; (8001330 <recibirmensaje+0xaec>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 8102 	beq.w	8001480 <recibirmensaje+0xc3c>
							indRX_R=indRX_W;
 800127c:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <recibirmensaje+0xae4>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4b2a      	ldr	r3, [pc, #168]	; (800132c <recibirmensaje+0xae8>)
 8001284:	701a      	strb	r2, [r3, #0]
							coincidencias=0;
 8001286:	4b2a      	ldr	r3, [pc, #168]	; (8001330 <recibirmensaje+0xaec>)
 8001288:	2200      	movs	r2, #0
 800128a:	701a      	strb	r2, [r3, #0]
							break;
 800128c:	e0fd      	b.n	800148a <recibirmensaje+0xc46>
				case 1:
					if(buf_rx[indRX_R]==':'){
 800128e:	4b27      	ldr	r3, [pc, #156]	; (800132c <recibirmensaje+0xae8>)
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	461a      	mov	r2, r3
 8001296:	4b2a      	ldr	r3, [pc, #168]	; (8001340 <recibirmensaje+0xafc>)
 8001298:	5c9b      	ldrb	r3, [r3, r2]
 800129a:	b2db      	uxtb	r3, r3
 800129c:	2b3a      	cmp	r3, #58	; 0x3a
 800129e:	f040 80f1 	bne.w	8001484 <recibirmensaje+0xc40>
						decoIPD++;
 80012a2:	4b2c      	ldr	r3, [pc, #176]	; (8001354 <recibirmensaje+0xb10>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <recibirmensaje+0xb10>)
 80012ac:	701a      	strb	r2, [r3, #0]
					}
				break;
 80012ae:	e0e9      	b.n	8001484 <recibirmensaje+0xc40>
				case 2:
					if(buf_rx[indRX_R]==UNER[coincidencias]){
 80012b0:	4b1e      	ldr	r3, [pc, #120]	; (800132c <recibirmensaje+0xae8>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	461a      	mov	r2, r3
 80012b8:	4b21      	ldr	r3, [pc, #132]	; (8001340 <recibirmensaje+0xafc>)
 80012ba:	5c9b      	ldrb	r3, [r3, r2]
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <recibirmensaje+0xaec>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	4619      	mov	r1, r3
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <recibirmensaje+0xb18>)
 80012c6:	5c5b      	ldrb	r3, [r3, r1]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d117      	bne.n	80012fc <recibirmensaje+0xab8>
						coincidencias++;
 80012cc:	4b18      	ldr	r3, [pc, #96]	; (8001330 <recibirmensaje+0xaec>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	3301      	adds	r3, #1
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <recibirmensaje+0xaec>)
 80012d6:	701a      	strb	r2, [r3, #0]

						if(coincidencias>3){
 80012d8:	4b15      	ldr	r3, [pc, #84]	; (8001330 <recibirmensaje+0xaec>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b03      	cmp	r3, #3
 80012de:	f240 80d3 	bls.w	8001488 <recibirmensaje+0xc44>
							coincidencias = 0;
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <recibirmensaje+0xaec>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
							decoIPD++;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <recibirmensaje+0xb10>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	3301      	adds	r3, #1
 80012ee:	b2da      	uxtb	r2, r3
 80012f0:	4b18      	ldr	r3, [pc, #96]	; (8001354 <recibirmensaje+0xb10>)
 80012f2:	701a      	strb	r2, [r3, #0]
							cks='U'^'N'^'E'^'R';
 80012f4:	4b1a      	ldr	r3, [pc, #104]	; (8001360 <recibirmensaje+0xb1c>)
 80012f6:	220c      	movs	r2, #12
 80012f8:	701a      	strb	r2, [r3, #0]
							coincidencias=0;
							decoIPD=0;
							break;
						}
					}
				break;
 80012fa:	e0c5      	b.n	8001488 <recibirmensaje+0xc44>
						if(coincidencias>0){
 80012fc:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <recibirmensaje+0xaec>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	f000 80c1 	beq.w	8001488 <recibirmensaje+0xc44>
							indRX_R=indRX_W;
 8001306:	4b08      	ldr	r3, [pc, #32]	; (8001328 <recibirmensaje+0xae4>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b2da      	uxtb	r2, r3
 800130c:	4b07      	ldr	r3, [pc, #28]	; (800132c <recibirmensaje+0xae8>)
 800130e:	701a      	strb	r2, [r3, #0]
							coincidencias=0;
 8001310:	4b07      	ldr	r3, [pc, #28]	; (8001330 <recibirmensaje+0xaec>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
							decoIPD=0;
 8001316:	4b0f      	ldr	r3, [pc, #60]	; (8001354 <recibirmensaje+0xb10>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
							break;
 800131c:	e0b5      	b.n	800148a <recibirmensaje+0xc46>
 800131e:	bf00      	nop
 8001320:	2000060a 	.word	0x2000060a
 8001324:	20000606 	.word	0x20000606
 8001328:	200005fd 	.word	0x200005fd
 800132c:	200005fe 	.word	0x200005fe
 8001330:	20000602 	.word	0x20000602
 8001334:	20000674 	.word	0x20000674
 8001338:	20000678 	.word	0x20000678
 800133c:	20000610 	.word	0x20000610
 8001340:	200001ec 	.word	0x200001ec
 8001344:	2000060e 	.word	0x2000060e
 8001348:	2000060f 	.word	0x2000060f
 800134c:	080073c8 	.word	0x080073c8
 8001350:	20000605 	.word	0x20000605
 8001354:	20000608 	.word	0x20000608
 8001358:	080073e4 	.word	0x080073e4
 800135c:	080073ec 	.word	0x080073ec
 8001360:	20000611 	.word	0x20000611
				case 3:
					bytesUNERprotocol=buf_rx[indRX_R];
 8001364:	4b56      	ldr	r3, [pc, #344]	; (80014c0 <recibirmensaje+0xc7c>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	461a      	mov	r2, r3
 800136c:	4b55      	ldr	r3, [pc, #340]	; (80014c4 <recibirmensaje+0xc80>)
 800136e:	5c9b      	ldrb	r3, [r3, r2]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b55      	ldr	r3, [pc, #340]	; (80014c8 <recibirmensaje+0xc84>)
 8001374:	701a      	strb	r2, [r3, #0]
					decoIPD++;
 8001376:	4b55      	ldr	r3, [pc, #340]	; (80014cc <recibirmensaje+0xc88>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	3301      	adds	r3, #1
 800137c:	b2da      	uxtb	r2, r3
 800137e:	4b53      	ldr	r3, [pc, #332]	; (80014cc <recibirmensaje+0xc88>)
 8001380:	701a      	strb	r2, [r3, #0]
					cks^=buf_rx[indRX_R];
 8001382:	4b4f      	ldr	r3, [pc, #316]	; (80014c0 <recibirmensaje+0xc7c>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	4b4e      	ldr	r3, [pc, #312]	; (80014c4 <recibirmensaje+0xc80>)
 800138c:	5c9b      	ldrb	r3, [r3, r2]
 800138e:	b2da      	uxtb	r2, r3
 8001390:	4b4f      	ldr	r3, [pc, #316]	; (80014d0 <recibirmensaje+0xc8c>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	4053      	eors	r3, r2
 8001396:	b2da      	uxtb	r2, r3
 8001398:	4b4d      	ldr	r3, [pc, #308]	; (80014d0 <recibirmensaje+0xc8c>)
 800139a:	701a      	strb	r2, [r3, #0]
				break;
 800139c:	e075      	b.n	800148a <recibirmensaje+0xc46>
				case 4:
					if(buf_rx[indRX_R]==':'){
 800139e:	4b48      	ldr	r3, [pc, #288]	; (80014c0 <recibirmensaje+0xc7c>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b47      	ldr	r3, [pc, #284]	; (80014c4 <recibirmensaje+0xc80>)
 80013a8:	5c9b      	ldrb	r3, [r3, r2]
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	2b3a      	cmp	r3, #58	; 0x3a
 80013ae:	d113      	bne.n	80013d8 <recibirmensaje+0xb94>
						decoIPD++;
 80013b0:	4b46      	ldr	r3, [pc, #280]	; (80014cc <recibirmensaje+0xc88>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	3301      	adds	r3, #1
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	4b44      	ldr	r3, [pc, #272]	; (80014cc <recibirmensaje+0xc88>)
 80013ba:	701a      	strb	r2, [r3, #0]
						cks^=buf_rx[indRX_R];
 80013bc:	4b40      	ldr	r3, [pc, #256]	; (80014c0 <recibirmensaje+0xc7c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	461a      	mov	r2, r3
 80013c4:	4b3f      	ldr	r3, [pc, #252]	; (80014c4 <recibirmensaje+0xc80>)
 80013c6:	5c9b      	ldrb	r3, [r3, r2]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4b41      	ldr	r3, [pc, #260]	; (80014d0 <recibirmensaje+0xc8c>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	4053      	eors	r3, r2
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4b3f      	ldr	r3, [pc, #252]	; (80014d0 <recibirmensaje+0xc8c>)
 80013d4:	701a      	strb	r2, [r3, #0]
						indRX_R=indRX_W;
						coincidencias=0;
						decoIPD=0;
						break;
					}
				break;
 80013d6:	e058      	b.n	800148a <recibirmensaje+0xc46>
						indRX_R=indRX_W;
 80013d8:	4b3e      	ldr	r3, [pc, #248]	; (80014d4 <recibirmensaje+0xc90>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	4b38      	ldr	r3, [pc, #224]	; (80014c0 <recibirmensaje+0xc7c>)
 80013e0:	701a      	strb	r2, [r3, #0]
						coincidencias=0;
 80013e2:	4b3d      	ldr	r3, [pc, #244]	; (80014d8 <recibirmensaje+0xc94>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	701a      	strb	r2, [r3, #0]
						decoIPD=0;
 80013e8:	4b38      	ldr	r3, [pc, #224]	; (80014cc <recibirmensaje+0xc88>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	701a      	strb	r2, [r3, #0]
						break;
 80013ee:	e04c      	b.n	800148a <recibirmensaje+0xc46>
				case 5:
					if(contByte==1){
 80013f0:	4b3a      	ldr	r3, [pc, #232]	; (80014dc <recibirmensaje+0xc98>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d104      	bne.n	8001402 <recibirmensaje+0xbbe>
						cmdPosInBuf=indRX_R;
 80013f8:	4b31      	ldr	r3, [pc, #196]	; (80014c0 <recibirmensaje+0xc7c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2da      	uxtb	r2, r3
 80013fe:	4b38      	ldr	r3, [pc, #224]	; (80014e0 <recibirmensaje+0xc9c>)
 8001400:	701a      	strb	r2, [r3, #0]
					}
					if(contByte<bytesUNERprotocol){
 8001402:	4b36      	ldr	r3, [pc, #216]	; (80014dc <recibirmensaje+0xc98>)
 8001404:	781a      	ldrb	r2, [r3, #0]
 8001406:	4b30      	ldr	r3, [pc, #192]	; (80014c8 <recibirmensaje+0xc84>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	429a      	cmp	r2, r3
 800140c:	d213      	bcs.n	8001436 <recibirmensaje+0xbf2>
						cks^=buf_rx[indRX_R];
 800140e:	4b2c      	ldr	r3, [pc, #176]	; (80014c0 <recibirmensaje+0xc7c>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	b2db      	uxtb	r3, r3
 8001414:	461a      	mov	r2, r3
 8001416:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <recibirmensaje+0xc80>)
 8001418:	5c9b      	ldrb	r3, [r3, r2]
 800141a:	b2da      	uxtb	r2, r3
 800141c:	4b2c      	ldr	r3, [pc, #176]	; (80014d0 <recibirmensaje+0xc8c>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	4053      	eors	r3, r2
 8001422:	b2da      	uxtb	r2, r3
 8001424:	4b2a      	ldr	r3, [pc, #168]	; (80014d0 <recibirmensaje+0xc8c>)
 8001426:	701a      	strb	r2, [r3, #0]
						contByte++;
 8001428:	4b2c      	ldr	r3, [pc, #176]	; (80014dc <recibirmensaje+0xc98>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	3301      	adds	r3, #1
 800142e:	b2da      	uxtb	r2, r3
 8001430:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <recibirmensaje+0xc98>)
 8001432:	701a      	strb	r2, [r3, #0]
							contByte=1;
							coincidencias=0;
							decoIPD=0;
						}
					}
				break;
 8001434:	e029      	b.n	800148a <recibirmensaje+0xc46>
						if(cks==buf_rx[indRX_R]){
 8001436:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <recibirmensaje+0xc7c>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	b2db      	uxtb	r3, r3
 800143c:	461a      	mov	r2, r3
 800143e:	4b21      	ldr	r3, [pc, #132]	; (80014c4 <recibirmensaje+0xc80>)
 8001440:	5c9b      	ldrb	r3, [r3, r2]
 8001442:	b2da      	uxtb	r2, r3
 8001444:	4b22      	ldr	r3, [pc, #136]	; (80014d0 <recibirmensaje+0xc8c>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	429a      	cmp	r2, r3
 800144a:	d10f      	bne.n	800146c <recibirmensaje+0xc28>
							DecodeComands((uint8_t*)&buf_rx, cmdPosInBuf);
 800144c:	4b24      	ldr	r3, [pc, #144]	; (80014e0 <recibirmensaje+0xc9c>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	481c      	ldr	r0, [pc, #112]	; (80014c4 <recibirmensaje+0xc80>)
 8001454:	f000 f94e 	bl	80016f4 <DecodeComands>
							contByte=1;
 8001458:	4b20      	ldr	r3, [pc, #128]	; (80014dc <recibirmensaje+0xc98>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
							coincidencias=0;
 800145e:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <recibirmensaje+0xc94>)
 8001460:	2200      	movs	r2, #0
 8001462:	701a      	strb	r2, [r3, #0]
							decoIPD=0;
 8001464:	4b19      	ldr	r3, [pc, #100]	; (80014cc <recibirmensaje+0xc88>)
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
				break;
 800146a:	e00e      	b.n	800148a <recibirmensaje+0xc46>
							contByte=1;
 800146c:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <recibirmensaje+0xc98>)
 800146e:	2201      	movs	r2, #1
 8001470:	701a      	strb	r2, [r3, #0]
							coincidencias=0;
 8001472:	4b19      	ldr	r3, [pc, #100]	; (80014d8 <recibirmensaje+0xc94>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
							decoIPD=0;
 8001478:	4b14      	ldr	r3, [pc, #80]	; (80014cc <recibirmensaje+0xc88>)
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
				break;
 800147e:	e004      	b.n	800148a <recibirmensaje+0xc46>
				break;
 8001480:	bf00      	nop
 8001482:	e013      	b.n	80014ac <recibirmensaje+0xc68>
				break;
 8001484:	bf00      	nop
 8001486:	e011      	b.n	80014ac <recibirmensaje+0xc68>
				break;
 8001488:	bf00      	nop
			}
		break;
 800148a:	e00f      	b.n	80014ac <recibirmensaje+0xc68>
		default:

		break;
 800148c:	bf00      	nop
 800148e:	e00e      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 8001490:	bf00      	nop
 8001492:	e00c      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 8001494:	bf00      	nop
 8001496:	e00a      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 8001498:	bf00      	nop
 800149a:	e008      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 800149c:	bf00      	nop
 800149e:	e006      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 80014a0:	bf00      	nop
 80014a2:	e004      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 80014a4:	bf00      	nop
 80014a6:	e002      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 80014a8:	bf00      	nop
 80014aa:	e000      	b.n	80014ae <recibirmensaje+0xc6a>
		break;
 80014ac:	bf00      	nop
	}
	indRX_R++;
 80014ae:	4b04      	ldr	r3, [pc, #16]	; (80014c0 <recibirmensaje+0xc7c>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	3301      	adds	r3, #1
 80014b6:	b2da      	uxtb	r2, r3
 80014b8:	4b01      	ldr	r3, [pc, #4]	; (80014c0 <recibirmensaje+0xc7c>)
 80014ba:	701a      	strb	r2, [r3, #0]
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200005fe 	.word	0x200005fe
 80014c4:	200001ec 	.word	0x200001ec
 80014c8:	20000612 	.word	0x20000612
 80014cc:	20000608 	.word	0x20000608
 80014d0:	20000611 	.word	0x20000611
 80014d4:	200005fd 	.word	0x200005fd
 80014d8:	20000602 	.word	0x20000602
 80014dc:	20000000 	.word	0x20000000
 80014e0:	20000613 	.word	0x20000613

080014e4 <udpCom>:

void udpCom(uint8_t cmd){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	71fb      	strb	r3, [r7, #7]

	if(readyToSend){
 80014ee:	4b74      	ldr	r3, [pc, #464]	; (80016c0 <udpCom+0x1dc>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 80db 	beq.w	80016b4 <udpCom+0x1d0>
		switch(cmd){
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <udpCom+0x26>
 8001504:	2b01      	cmp	r3, #1
 8001506:	d06c      	beq.n	80015e2 <udpCom+0xfe>
					readyToSend = 0;
				}
			break;*/
		}
	}
}
 8001508:	e0d5      	b.n	80016b6 <udpCom+0x1d2>
				if(!espReadyToRecieve){
 800150a:	4b6d      	ldr	r3, [pc, #436]	; (80016c0 <udpCom+0x1dc>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001512:	b2db      	uxtb	r3, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d132      	bne.n	800157e <udpCom+0x9a>
					AT=7;
 8001518:	4b6a      	ldr	r3, [pc, #424]	; (80016c4 <udpCom+0x1e0>)
 800151a:	2207      	movs	r2, #7
 800151c:	701a      	strb	r2, [r3, #0]
					memcpy((uint8_t*)&buf_tx[indTX_W],CIPSEND,11);
 800151e:	4b6a      	ldr	r3, [pc, #424]	; (80016c8 <udpCom+0x1e4>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	b2db      	uxtb	r3, r3
 8001524:	461a      	mov	r2, r3
 8001526:	4b69      	ldr	r3, [pc, #420]	; (80016cc <udpCom+0x1e8>)
 8001528:	4413      	add	r3, r2
 800152a:	220b      	movs	r2, #11
 800152c:	4968      	ldr	r1, [pc, #416]	; (80016d0 <udpCom+0x1ec>)
 800152e:	4618      	mov	r0, r3
 8001530:	f005 fe60 	bl	80071f4 <memcpy>
					indTX_W+=11;
 8001534:	4b64      	ldr	r3, [pc, #400]	; (80016c8 <udpCom+0x1e4>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	b2db      	uxtb	r3, r3
 800153a:	330b      	adds	r3, #11
 800153c:	b2da      	uxtb	r2, r3
 800153e:	4b62      	ldr	r3, [pc, #392]	; (80016c8 <udpCom+0x1e4>)
 8001540:	701a      	strb	r2, [r3, #0]
					memcpy((uint8_t*)&buf_tx[indTX_W],"8\r\n",3);
 8001542:	4b61      	ldr	r3, [pc, #388]	; (80016c8 <udpCom+0x1e4>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	b2db      	uxtb	r3, r3
 8001548:	461a      	mov	r2, r3
 800154a:	4b60      	ldr	r3, [pc, #384]	; (80016cc <udpCom+0x1e8>)
 800154c:	4413      	add	r3, r2
 800154e:	2203      	movs	r2, #3
 8001550:	4960      	ldr	r1, [pc, #384]	; (80016d4 <udpCom+0x1f0>)
 8001552:	4618      	mov	r0, r3
 8001554:	f005 fe4e 	bl	80071f4 <memcpy>
					indTX_W+=3;
 8001558:	4b5b      	ldr	r3, [pc, #364]	; (80016c8 <udpCom+0x1e4>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	3303      	adds	r3, #3
 8001560:	b2da      	uxtb	r2, r3
 8001562:	4b59      	ldr	r3, [pc, #356]	; (80016c8 <udpCom+0x1e4>)
 8001564:	701a      	strb	r2, [r3, #0]
					bytesToSend=8;
 8001566:	4b5c      	ldr	r3, [pc, #368]	; (80016d8 <udpCom+0x1f4>)
 8001568:	2208      	movs	r2, #8
 800156a:	701a      	strb	r2, [r3, #0]
					timeout2 = 8;
 800156c:	4b5b      	ldr	r3, [pc, #364]	; (80016dc <udpCom+0x1f8>)
 800156e:	2208      	movs	r2, #8
 8001570:	701a      	strb	r2, [r3, #0]
					readyToSend = 0;
 8001572:	4a53      	ldr	r2, [pc, #332]	; (80016c0 <udpCom+0x1dc>)
 8001574:	7813      	ldrb	r3, [r2, #0]
 8001576:	f36f 1304 	bfc	r3, #4, #1
 800157a:	7013      	strb	r3, [r2, #0]
			break;
 800157c:	e09b      	b.n	80016b6 <udpCom+0x1d2>
					memcpy((uint8_t*)&buf_tx[indTX_W],ALIVE,7);
 800157e:	4b52      	ldr	r3, [pc, #328]	; (80016c8 <udpCom+0x1e4>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	b2db      	uxtb	r3, r3
 8001584:	461a      	mov	r2, r3
 8001586:	4b51      	ldr	r3, [pc, #324]	; (80016cc <udpCom+0x1e8>)
 8001588:	4413      	add	r3, r2
 800158a:	4a55      	ldr	r2, [pc, #340]	; (80016e0 <udpCom+0x1fc>)
 800158c:	6810      	ldr	r0, [r2, #0]
 800158e:	6018      	str	r0, [r3, #0]
 8001590:	8891      	ldrh	r1, [r2, #4]
 8001592:	7992      	ldrb	r2, [r2, #6]
 8001594:	8099      	strh	r1, [r3, #4]
 8001596:	719a      	strb	r2, [r3, #6]
					indTX_W+=7;
 8001598:	4b4b      	ldr	r3, [pc, #300]	; (80016c8 <udpCom+0x1e4>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	3307      	adds	r3, #7
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4b49      	ldr	r3, [pc, #292]	; (80016c8 <udpCom+0x1e4>)
 80015a4:	701a      	strb	r2, [r3, #0]
					buf_tx[indTX_W]='U'^'N'^'E'^'R'^0x02^':'^0xF0;
 80015a6:	4b48      	ldr	r3, [pc, #288]	; (80016c8 <udpCom+0x1e4>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	461a      	mov	r2, r3
 80015ae:	4b47      	ldr	r3, [pc, #284]	; (80016cc <udpCom+0x1e8>)
 80015b0:	21c4      	movs	r1, #196	; 0xc4
 80015b2:	5499      	strb	r1, [r3, r2]
					indTX_W+=1;
 80015b4:	4b44      	ldr	r3, [pc, #272]	; (80016c8 <udpCom+0x1e4>)
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	3301      	adds	r3, #1
 80015bc:	b2da      	uxtb	r2, r3
 80015be:	4b42      	ldr	r3, [pc, #264]	; (80016c8 <udpCom+0x1e4>)
 80015c0:	701a      	strb	r2, [r3, #0]
					espReadyToRecieve=0;
 80015c2:	4a3f      	ldr	r2, [pc, #252]	; (80016c0 <udpCom+0x1dc>)
 80015c4:	7813      	ldrb	r3, [r2, #0]
 80015c6:	f36f 1345 	bfc	r3, #5, #1
 80015ca:	7013      	strb	r3, [r2, #0]
					sendALIVE=0;
 80015cc:	4a45      	ldr	r2, [pc, #276]	; (80016e4 <udpCom+0x200>)
 80015ce:	7813      	ldrb	r3, [r2, #0]
 80015d0:	f36f 0341 	bfc	r3, #1, #1
 80015d4:	7013      	strb	r3, [r2, #0]
					readyToSend = 0;
 80015d6:	4a3a      	ldr	r2, [pc, #232]	; (80016c0 <udpCom+0x1dc>)
 80015d8:	7813      	ldrb	r3, [r2, #0]
 80015da:	f36f 1304 	bfc	r3, #4, #1
 80015de:	7013      	strb	r3, [r2, #0]
			break;
 80015e0:	e069      	b.n	80016b6 <udpCom+0x1d2>
				if(!espReadyToRecieve){
 80015e2:	4b37      	ldr	r3, [pc, #220]	; (80016c0 <udpCom+0x1dc>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d132      	bne.n	8001656 <udpCom+0x172>
					AT=7;
 80015f0:	4b34      	ldr	r3, [pc, #208]	; (80016c4 <udpCom+0x1e0>)
 80015f2:	2207      	movs	r2, #7
 80015f4:	701a      	strb	r2, [r3, #0]
					memcpy((uint8_t*)&buf_tx[indTX_W],CIPSEND,11);
 80015f6:	4b34      	ldr	r3, [pc, #208]	; (80016c8 <udpCom+0x1e4>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b33      	ldr	r3, [pc, #204]	; (80016cc <udpCom+0x1e8>)
 8001600:	4413      	add	r3, r2
 8001602:	220b      	movs	r2, #11
 8001604:	4932      	ldr	r1, [pc, #200]	; (80016d0 <udpCom+0x1ec>)
 8001606:	4618      	mov	r0, r3
 8001608:	f005 fdf4 	bl	80071f4 <memcpy>
					indTX_W+=11;
 800160c:	4b2e      	ldr	r3, [pc, #184]	; (80016c8 <udpCom+0x1e4>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	330b      	adds	r3, #11
 8001614:	b2da      	uxtb	r2, r3
 8001616:	4b2c      	ldr	r3, [pc, #176]	; (80016c8 <udpCom+0x1e4>)
 8001618:	701a      	strb	r2, [r3, #0]
					memcpy((uint8_t*)&buf_tx[indTX_W],"9\r\n",3);
 800161a:	4b2b      	ldr	r3, [pc, #172]	; (80016c8 <udpCom+0x1e4>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	b2db      	uxtb	r3, r3
 8001620:	461a      	mov	r2, r3
 8001622:	4b2a      	ldr	r3, [pc, #168]	; (80016cc <udpCom+0x1e8>)
 8001624:	4413      	add	r3, r2
 8001626:	2203      	movs	r2, #3
 8001628:	492f      	ldr	r1, [pc, #188]	; (80016e8 <udpCom+0x204>)
 800162a:	4618      	mov	r0, r3
 800162c:	f005 fde2 	bl	80071f4 <memcpy>
					indTX_W+=3;
 8001630:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <udpCom+0x1e4>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	b2db      	uxtb	r3, r3
 8001636:	3303      	adds	r3, #3
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4b23      	ldr	r3, [pc, #140]	; (80016c8 <udpCom+0x1e4>)
 800163c:	701a      	strb	r2, [r3, #0]
					bytesToSend=9;
 800163e:	4b26      	ldr	r3, [pc, #152]	; (80016d8 <udpCom+0x1f4>)
 8001640:	2209      	movs	r2, #9
 8001642:	701a      	strb	r2, [r3, #0]
					timeout2 = 20;
 8001644:	4b25      	ldr	r3, [pc, #148]	; (80016dc <udpCom+0x1f8>)
 8001646:	2214      	movs	r2, #20
 8001648:	701a      	strb	r2, [r3, #0]
					readyToSend = 0;
 800164a:	4a1d      	ldr	r2, [pc, #116]	; (80016c0 <udpCom+0x1dc>)
 800164c:	7813      	ldrb	r3, [r2, #0]
 800164e:	f36f 1304 	bfc	r3, #4, #1
 8001652:	7013      	strb	r3, [r2, #0]
			break;
 8001654:	e02f      	b.n	80016b6 <udpCom+0x1d2>
					memcpy((uint8_t*)&buf_tx[indTX_W],ACK_D0,9);
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <udpCom+0x1e4>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	b2db      	uxtb	r3, r3
 800165c:	461a      	mov	r2, r3
 800165e:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <udpCom+0x1e8>)
 8001660:	4413      	add	r3, r2
 8001662:	4922      	ldr	r1, [pc, #136]	; (80016ec <udpCom+0x208>)
 8001664:	461a      	mov	r2, r3
 8001666:	460b      	mov	r3, r1
 8001668:	cb03      	ldmia	r3!, {r0, r1}
 800166a:	6010      	str	r0, [r2, #0]
 800166c:	6051      	str	r1, [r2, #4]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	7213      	strb	r3, [r2, #8]
					indTX_W+=9;
 8001672:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <udpCom+0x1e4>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	3309      	adds	r3, #9
 800167a:	b2da      	uxtb	r2, r3
 800167c:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <udpCom+0x1e4>)
 800167e:	701a      	strb	r2, [r3, #0]
					buf_tx[indTX_W]='U'^'N'^'E'^'R'^0x03^':'^0xD0^0x0D;
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <udpCom+0x1e4>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	b2db      	uxtb	r3, r3
 8001686:	461a      	mov	r2, r3
 8001688:	4b10      	ldr	r3, [pc, #64]	; (80016cc <udpCom+0x1e8>)
 800168a:	21e8      	movs	r1, #232	; 0xe8
 800168c:	5499      	strb	r1, [r3, r2]
					indTX_W+=1;
 800168e:	4b0e      	ldr	r3, [pc, #56]	; (80016c8 <udpCom+0x1e4>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	3301      	adds	r3, #1
 8001696:	b2da      	uxtb	r2, r3
 8001698:	4b0b      	ldr	r3, [pc, #44]	; (80016c8 <udpCom+0x1e4>)
 800169a:	701a      	strb	r2, [r3, #0]
					espReadyToRecieve=0;
 800169c:	4a08      	ldr	r2, [pc, #32]	; (80016c0 <udpCom+0x1dc>)
 800169e:	7813      	ldrb	r3, [r2, #0]
 80016a0:	f36f 1345 	bfc	r3, #5, #1
 80016a4:	7013      	strb	r3, [r2, #0]
					duty++;
 80016a6:	4b12      	ldr	r3, [pc, #72]	; (80016f0 <udpCom+0x20c>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	3301      	adds	r3, #1
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	4b10      	ldr	r3, [pc, #64]	; (80016f0 <udpCom+0x20c>)
 80016b0:	701a      	strb	r2, [r3, #0]
			break;
 80016b2:	e000      	b.n	80016b6 <udpCom+0x1d2>
	}
 80016b4:	bf00      	nop
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000674 	.word	0x20000674
 80016c4:	20000605 	.word	0x20000605
 80016c8:	200005ff 	.word	0x200005ff
 80016cc:	200002ec 	.word	0x200002ec
 80016d0:	080073a8 	.word	0x080073a8
 80016d4:	08007238 	.word	0x08007238
 80016d8:	2000060e 	.word	0x2000060e
 80016dc:	2000060a 	.word	0x2000060a
 80016e0:	080073f4 	.word	0x080073f4
 80016e4:	20000678 	.word	0x20000678
 80016e8:	0800723c 	.word	0x0800723c
 80016ec:	080073fc 	.word	0x080073fc
 80016f0:	20000604 	.word	0x20000604

080016f4 <DecodeComands>:

void DecodeComands(uint8_t *buffer,uint8_t indexCMD){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	70fb      	strb	r3, [r7, #3]

	uint8_t i=1;
 8001700:	2301      	movs	r3, #1
 8001702:	73fb      	strb	r3, [r7, #15]

		switch(buffer[indexCMD]){
 8001704:	78fb      	ldrb	r3, [r7, #3]
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2bf1      	cmp	r3, #241	; 0xf1
 800170e:	d079      	beq.n	8001804 <DecodeComands+0x110>
 8001710:	2bf1      	cmp	r3, #241	; 0xf1
 8001712:	f300 822d 	bgt.w	8001b70 <DecodeComands+0x47c>
 8001716:	2bf0      	cmp	r3, #240	; 0xf0
 8001718:	f000 8145 	beq.w	80019a6 <DecodeComands+0x2b2>
 800171c:	2bf0      	cmp	r3, #240	; 0xf0
 800171e:	f300 8227 	bgt.w	8001b70 <DecodeComands+0x47c>
 8001722:	2bd5      	cmp	r3, #213	; 0xd5
 8001724:	d05b      	beq.n	80017de <DecodeComands+0xea>
 8001726:	2bd5      	cmp	r3, #213	; 0xd5
 8001728:	f300 8222 	bgt.w	8001b70 <DecodeComands+0x47c>
 800172c:	2bc0      	cmp	r3, #192	; 0xc0
 800172e:	dc49      	bgt.n	80017c4 <DecodeComands+0xd0>
 8001730:	2ba1      	cmp	r3, #161	; 0xa1
 8001732:	f2c0 821d 	blt.w	8001b70 <DecodeComands+0x47c>
 8001736:	3ba1      	subs	r3, #161	; 0xa1
 8001738:	2b1f      	cmp	r3, #31
 800173a:	f200 8219 	bhi.w	8001b70 <DecodeComands+0x47c>
 800173e:	a201      	add	r2, pc, #4	; (adr r2, 8001744 <DecodeComands+0x50>)
 8001740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001744:	08001b6f 	.word	0x08001b6f
 8001748:	08001b71 	.word	0x08001b71
 800174c:	08001b71 	.word	0x08001b71
 8001750:	08001b71 	.word	0x08001b71
 8001754:	08001b61 	.word	0x08001b61
 8001758:	08001b71 	.word	0x08001b71
 800175c:	08001b71 	.word	0x08001b71
 8001760:	08001b71 	.word	0x08001b71
 8001764:	08001b71 	.word	0x08001b71
 8001768:	08001b71 	.word	0x08001b71
 800176c:	08001b71 	.word	0x08001b71
 8001770:	08001b71 	.word	0x08001b71
 8001774:	08001b71 	.word	0x08001b71
 8001778:	08001b71 	.word	0x08001b71
 800177c:	08001b71 	.word	0x08001b71
 8001780:	08001b71 	.word	0x08001b71
 8001784:	08001b71 	.word	0x08001b71
 8001788:	08001b71 	.word	0x08001b71
 800178c:	080017cd 	.word	0x080017cd
 8001790:	08001b71 	.word	0x08001b71
 8001794:	08001b71 	.word	0x08001b71
 8001798:	08001b71 	.word	0x08001b71
 800179c:	08001b71 	.word	0x08001b71
 80017a0:	08001b71 	.word	0x08001b71
 80017a4:	08001b71 	.word	0x08001b71
 80017a8:	08001b71 	.word	0x08001b71
 80017ac:	08001b71 	.word	0x08001b71
 80017b0:	08001b71 	.word	0x08001b71
 80017b4:	08001b71 	.word	0x08001b71
 80017b8:	08001b71 	.word	0x08001b71
 80017bc:	08001b71 	.word	0x08001b71
 80017c0:	0800187f 	.word	0x0800187f
 80017c4:	2bd0      	cmp	r3, #208	; 0xd0
 80017c6:	f000 810b 	beq.w	80019e0 <DecodeComands+0x2ec>
			case 0xA5: //Calibrar ADC
				calibADC = 1;
				CALIBRADO =0;
			break;
		}
}
 80017ca:	e1d1      	b.n	8001b70 <DecodeComands+0x47c>
					comandoActual=0xB3;
 80017cc:	4b7b      	ldr	r3, [pc, #492]	; (80019bc <DecodeComands+0x2c8>)
 80017ce:	22b3      	movs	r2, #179	; 0xb3
 80017d0:	701a      	strb	r2, [r3, #0]
					stop=1;
 80017d2:	4a7b      	ldr	r2, [pc, #492]	; (80019c0 <DecodeComands+0x2cc>)
 80017d4:	7813      	ldrb	r3, [r2, #0]
 80017d6:	f043 0308 	orr.w	r3, r3, #8
 80017da:	7013      	strb	r3, [r2, #0]
			break;
 80017dc:	e1c8      	b.n	8001b70 <DecodeComands+0x47c>
					PWM_motor2.u32=200;
 80017de:	4b79      	ldr	r3, [pc, #484]	; (80019c4 <DecodeComands+0x2d0>)
 80017e0:	22c8      	movs	r2, #200	; 0xc8
 80017e2:	601a      	str	r2, [r3, #0]
					PWM_motor1.u32=200;
 80017e4:	4b78      	ldr	r3, [pc, #480]	; (80019c8 <DecodeComands+0x2d4>)
 80017e6:	22c8      	movs	r2, #200	; 0xc8
 80017e8:	601a      	str	r2, [r3, #0]
					race=1;
 80017ea:	4a75      	ldr	r2, [pc, #468]	; (80019c0 <DecodeComands+0x2cc>)
 80017ec:	7813      	ldrb	r3, [r2, #0]
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	7013      	strb	r3, [r2, #0]
					timeoutPID=2;
 80017f4:	4b75      	ldr	r3, [pc, #468]	; (80019cc <DecodeComands+0x2d8>)
 80017f6:	2202      	movs	r2, #2
 80017f8:	701a      	strb	r2, [r3, #0]
					calcPID(200,200);
 80017fa:	21c8      	movs	r1, #200	; 0xc8
 80017fc:	20c8      	movs	r0, #200	; 0xc8
 80017fe:	f000 fbd5 	bl	8001fac <calcPID>
			break;
 8001802:	e1b5      	b.n	8001b70 <DecodeComands+0x47c>
					PWM_motor1.u8[0]=buffer[indexCMD+i];
 8001804:	78fa      	ldrb	r2, [r7, #3]
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	4413      	add	r3, r2
 800180a:	461a      	mov	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4413      	add	r3, r2
 8001810:	781a      	ldrb	r2, [r3, #0]
 8001812:	4b6d      	ldr	r3, [pc, #436]	; (80019c8 <DecodeComands+0x2d4>)
 8001814:	701a      	strb	r2, [r3, #0]
					i++;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	3301      	adds	r3, #1
 800181a:	73fb      	strb	r3, [r7, #15]
					PWM_motor1.u8[1]=buffer[indexCMD+i];
 800181c:	78fa      	ldrb	r2, [r7, #3]
 800181e:	7bfb      	ldrb	r3, [r7, #15]
 8001820:	4413      	add	r3, r2
 8001822:	461a      	mov	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4413      	add	r3, r2
 8001828:	781a      	ldrb	r2, [r3, #0]
 800182a:	4b67      	ldr	r3, [pc, #412]	; (80019c8 <DecodeComands+0x2d4>)
 800182c:	705a      	strb	r2, [r3, #1]
					i++;
 800182e:	7bfb      	ldrb	r3, [r7, #15]
 8001830:	3301      	adds	r3, #1
 8001832:	73fb      	strb	r3, [r7, #15]
					PWM_motor1.u8[2]=buffer[indexCMD+i];
 8001834:	78fa      	ldrb	r2, [r7, #3]
 8001836:	7bfb      	ldrb	r3, [r7, #15]
 8001838:	4413      	add	r3, r2
 800183a:	461a      	mov	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4413      	add	r3, r2
 8001840:	781a      	ldrb	r2, [r3, #0]
 8001842:	4b61      	ldr	r3, [pc, #388]	; (80019c8 <DecodeComands+0x2d4>)
 8001844:	709a      	strb	r2, [r3, #2]
					i++;
 8001846:	7bfb      	ldrb	r3, [r7, #15]
 8001848:	3301      	adds	r3, #1
 800184a:	73fb      	strb	r3, [r7, #15]
					PWM_motor1.u8[3]=buffer[indexCMD+i];
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	4413      	add	r3, r2
 8001852:	461a      	mov	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4413      	add	r3, r2
 8001858:	781a      	ldrb	r2, [r3, #0]
 800185a:	4b5b      	ldr	r3, [pc, #364]	; (80019c8 <DecodeComands+0x2d4>)
 800185c:	70da      	strb	r2, [r3, #3]
					PWM_motor2.u32=PWM_motor1.u32;
 800185e:	4b5a      	ldr	r3, [pc, #360]	; (80019c8 <DecodeComands+0x2d4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a58      	ldr	r2, [pc, #352]	; (80019c4 <DecodeComands+0x2d0>)
 8001864:	6013      	str	r3, [r2, #0]
					comandoActual=0xF1;
 8001866:	4b55      	ldr	r3, [pc, #340]	; (80019bc <DecodeComands+0x2c8>)
 8001868:	22f1      	movs	r2, #241	; 0xf1
 800186a:	701a      	strb	r2, [r3, #0]
					race=1;
 800186c:	4a54      	ldr	r2, [pc, #336]	; (80019c0 <DecodeComands+0x2cc>)
 800186e:	7813      	ldrb	r3, [r2, #0]
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	7013      	strb	r3, [r2, #0]
					timeoutPID=2;
 8001876:	4b55      	ldr	r3, [pc, #340]	; (80019cc <DecodeComands+0x2d8>)
 8001878:	2202      	movs	r2, #2
 800187a:	701a      	strb	r2, [r3, #0]
			break;
 800187c:	e178      	b.n	8001b70 <DecodeComands+0x47c>
					Kp.u8[0]=buffer[indexCMD+i];
 800187e:	78fa      	ldrb	r2, [r7, #3]
 8001880:	7bfb      	ldrb	r3, [r7, #15]
 8001882:	4413      	add	r3, r2
 8001884:	461a      	mov	r2, r3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	781a      	ldrb	r2, [r3, #0]
 800188c:	4b50      	ldr	r3, [pc, #320]	; (80019d0 <DecodeComands+0x2dc>)
 800188e:	701a      	strb	r2, [r3, #0]
					i++;
 8001890:	7bfb      	ldrb	r3, [r7, #15]
 8001892:	3301      	adds	r3, #1
 8001894:	73fb      	strb	r3, [r7, #15]
					Kp.u8[1]=buffer[indexCMD+i];
 8001896:	78fa      	ldrb	r2, [r7, #3]
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	4413      	add	r3, r2
 800189c:	461a      	mov	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	781a      	ldrb	r2, [r3, #0]
 80018a4:	4b4a      	ldr	r3, [pc, #296]	; (80019d0 <DecodeComands+0x2dc>)
 80018a6:	705a      	strb	r2, [r3, #1]
					i++;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	3301      	adds	r3, #1
 80018ac:	73fb      	strb	r3, [r7, #15]
					Kp.u8[2]=buffer[indexCMD+i];
 80018ae:	78fa      	ldrb	r2, [r7, #3]
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	4413      	add	r3, r2
 80018b4:	461a      	mov	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	781a      	ldrb	r2, [r3, #0]
 80018bc:	4b44      	ldr	r3, [pc, #272]	; (80019d0 <DecodeComands+0x2dc>)
 80018be:	709a      	strb	r2, [r3, #2]
					i++;
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	3301      	adds	r3, #1
 80018c4:	73fb      	strb	r3, [r7, #15]
					Kp.u8[3]=buffer[indexCMD+i];
 80018c6:	78fa      	ldrb	r2, [r7, #3]
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	4413      	add	r3, r2
 80018cc:	461a      	mov	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	781a      	ldrb	r2, [r3, #0]
 80018d4:	4b3e      	ldr	r3, [pc, #248]	; (80019d0 <DecodeComands+0x2dc>)
 80018d6:	70da      	strb	r2, [r3, #3]
					i++;
 80018d8:	7bfb      	ldrb	r3, [r7, #15]
 80018da:	3301      	adds	r3, #1
 80018dc:	73fb      	strb	r3, [r7, #15]
					Kp.u8[0]=buffer[indexCMD+i];
 80018de:	78fa      	ldrb	r2, [r7, #3]
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
 80018e2:	4413      	add	r3, r2
 80018e4:	461a      	mov	r2, r3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	781a      	ldrb	r2, [r3, #0]
 80018ec:	4b38      	ldr	r3, [pc, #224]	; (80019d0 <DecodeComands+0x2dc>)
 80018ee:	701a      	strb	r2, [r3, #0]
					i++;
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
 80018f2:	3301      	adds	r3, #1
 80018f4:	73fb      	strb	r3, [r7, #15]
					Kd.u8[1]=buffer[indexCMD+i];
 80018f6:	78fa      	ldrb	r2, [r7, #3]
 80018f8:	7bfb      	ldrb	r3, [r7, #15]
 80018fa:	4413      	add	r3, r2
 80018fc:	461a      	mov	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	781a      	ldrb	r2, [r3, #0]
 8001904:	4b33      	ldr	r3, [pc, #204]	; (80019d4 <DecodeComands+0x2e0>)
 8001906:	705a      	strb	r2, [r3, #1]
					i++;
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	3301      	adds	r3, #1
 800190c:	73fb      	strb	r3, [r7, #15]
					Kd.u8[2]=buffer[indexCMD+i];
 800190e:	78fa      	ldrb	r2, [r7, #3]
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	4413      	add	r3, r2
 8001914:	461a      	mov	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4413      	add	r3, r2
 800191a:	781a      	ldrb	r2, [r3, #0]
 800191c:	4b2d      	ldr	r3, [pc, #180]	; (80019d4 <DecodeComands+0x2e0>)
 800191e:	709a      	strb	r2, [r3, #2]
					i++;
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	3301      	adds	r3, #1
 8001924:	73fb      	strb	r3, [r7, #15]
					Kd.u8[3]=buffer[indexCMD+i];
 8001926:	78fa      	ldrb	r2, [r7, #3]
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	4413      	add	r3, r2
 800192c:	461a      	mov	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	781a      	ldrb	r2, [r3, #0]
 8001934:	4b27      	ldr	r3, [pc, #156]	; (80019d4 <DecodeComands+0x2e0>)
 8001936:	70da      	strb	r2, [r3, #3]
					i++;
 8001938:	7bfb      	ldrb	r3, [r7, #15]
 800193a:	3301      	adds	r3, #1
 800193c:	73fb      	strb	r3, [r7, #15]
					Ki.u8[0]=buffer[indexCMD+i];
 800193e:	78fa      	ldrb	r2, [r7, #3]
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	4413      	add	r3, r2
 8001944:	461a      	mov	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	781a      	ldrb	r2, [r3, #0]
 800194c:	4b22      	ldr	r3, [pc, #136]	; (80019d8 <DecodeComands+0x2e4>)
 800194e:	701a      	strb	r2, [r3, #0]
					i++;
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	3301      	adds	r3, #1
 8001954:	73fb      	strb	r3, [r7, #15]
					Ki.u8[1]=buffer[indexCMD+i];
 8001956:	78fa      	ldrb	r2, [r7, #3]
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	4413      	add	r3, r2
 800195c:	461a      	mov	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	781a      	ldrb	r2, [r3, #0]
 8001964:	4b1c      	ldr	r3, [pc, #112]	; (80019d8 <DecodeComands+0x2e4>)
 8001966:	705a      	strb	r2, [r3, #1]
					i++;
 8001968:	7bfb      	ldrb	r3, [r7, #15]
 800196a:	3301      	adds	r3, #1
 800196c:	73fb      	strb	r3, [r7, #15]
					Ki.u8[2]=buffer[indexCMD+i];
 800196e:	78fa      	ldrb	r2, [r7, #3]
 8001970:	7bfb      	ldrb	r3, [r7, #15]
 8001972:	4413      	add	r3, r2
 8001974:	461a      	mov	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4413      	add	r3, r2
 800197a:	781a      	ldrb	r2, [r3, #0]
 800197c:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <DecodeComands+0x2e4>)
 800197e:	709a      	strb	r2, [r3, #2]
					i++;
 8001980:	7bfb      	ldrb	r3, [r7, #15]
 8001982:	3301      	adds	r3, #1
 8001984:	73fb      	strb	r3, [r7, #15]
					Ki.u8[3]=buffer[indexCMD+i];
 8001986:	78fa      	ldrb	r2, [r7, #3]
 8001988:	7bfb      	ldrb	r3, [r7, #15]
 800198a:	4413      	add	r3, r2
 800198c:	461a      	mov	r2, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	781a      	ldrb	r2, [r3, #0]
 8001994:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <DecodeComands+0x2e4>)
 8001996:	70da      	strb	r2, [r3, #3]
					i++;
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	3301      	adds	r3, #1
 800199c:	73fb      	strb	r3, [r7, #15]
					comandoActual=0xC0;
 800199e:	4b07      	ldr	r3, [pc, #28]	; (80019bc <DecodeComands+0x2c8>)
 80019a0:	22c0      	movs	r2, #192	; 0xc0
 80019a2:	701a      	strb	r2, [r3, #0]
			break;
 80019a4:	e0e4      	b.n	8001b70 <DecodeComands+0x47c>
					sendALIVE=1;
 80019a6:	4a0d      	ldr	r2, [pc, #52]	; (80019dc <DecodeComands+0x2e8>)
 80019a8:	7813      	ldrb	r3, [r2, #0]
 80019aa:	f043 0302 	orr.w	r3, r3, #2
 80019ae:	7013      	strb	r3, [r2, #0]
					readyToSend=1;
 80019b0:	4a03      	ldr	r2, [pc, #12]	; (80019c0 <DecodeComands+0x2cc>)
 80019b2:	7813      	ldrb	r3, [r2, #0]
 80019b4:	f043 0310 	orr.w	r3, r3, #16
 80019b8:	7013      	strb	r3, [r2, #0]
			break;
 80019ba:	e0d9      	b.n	8001b70 <DecodeComands+0x47c>
 80019bc:	20000614 	.word	0x20000614
 80019c0:	20000674 	.word	0x20000674
 80019c4:	2000061c 	.word	0x2000061c
 80019c8:	20000618 	.word	0x20000618
 80019cc:	2000060c 	.word	0x2000060c
 80019d0:	20000668 	.word	0x20000668
 80019d4:	2000066c 	.word	0x2000066c
 80019d8:	20000670 	.word	0x20000670
 80019dc:	20000678 	.word	0x20000678
					PWM_motor1.u8[0]=buffer[indexCMD+i];
 80019e0:	78fa      	ldrb	r2, [r7, #3]
 80019e2:	7bfb      	ldrb	r3, [r7, #15]
 80019e4:	4413      	add	r3, r2
 80019e6:	461a      	mov	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4413      	add	r3, r2
 80019ec:	781a      	ldrb	r2, [r3, #0]
 80019ee:	4b62      	ldr	r3, [pc, #392]	; (8001b78 <DecodeComands+0x484>)
 80019f0:	701a      	strb	r2, [r3, #0]
					i++;
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
 80019f4:	3301      	adds	r3, #1
 80019f6:	73fb      	strb	r3, [r7, #15]
					PWM_motor1.u8[1]=buffer[indexCMD+i];
 80019f8:	78fa      	ldrb	r2, [r7, #3]
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	4413      	add	r3, r2
 80019fe:	461a      	mov	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4413      	add	r3, r2
 8001a04:	781a      	ldrb	r2, [r3, #0]
 8001a06:	4b5c      	ldr	r3, [pc, #368]	; (8001b78 <DecodeComands+0x484>)
 8001a08:	705a      	strb	r2, [r3, #1]
					i++;
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	73fb      	strb	r3, [r7, #15]
					PWM_motor1.u8[2]=buffer[indexCMD+i];
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	4413      	add	r3, r2
 8001a16:	461a      	mov	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	781a      	ldrb	r2, [r3, #0]
 8001a1e:	4b56      	ldr	r3, [pc, #344]	; (8001b78 <DecodeComands+0x484>)
 8001a20:	709a      	strb	r2, [r3, #2]
					i++;
 8001a22:	7bfb      	ldrb	r3, [r7, #15]
 8001a24:	3301      	adds	r3, #1
 8001a26:	73fb      	strb	r3, [r7, #15]
					PWM_motor1.u8[3]=buffer[indexCMD+i];
 8001a28:	78fa      	ldrb	r2, [r7, #3]
 8001a2a:	7bfb      	ldrb	r3, [r7, #15]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	461a      	mov	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4413      	add	r3, r2
 8001a34:	781a      	ldrb	r2, [r3, #0]
 8001a36:	4b50      	ldr	r3, [pc, #320]	; (8001b78 <DecodeComands+0x484>)
 8001a38:	70da      	strb	r2, [r3, #3]
					i++;
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	73fb      	strb	r3, [r7, #15]
					PWM_motor2.u8[0]=buffer[indexCMD+i];
 8001a40:	78fa      	ldrb	r2, [r7, #3]
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	4413      	add	r3, r2
 8001a46:	461a      	mov	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	781a      	ldrb	r2, [r3, #0]
 8001a4e:	4b4b      	ldr	r3, [pc, #300]	; (8001b7c <DecodeComands+0x488>)
 8001a50:	701a      	strb	r2, [r3, #0]
					i++;
 8001a52:	7bfb      	ldrb	r3, [r7, #15]
 8001a54:	3301      	adds	r3, #1
 8001a56:	73fb      	strb	r3, [r7, #15]
					PWM_motor2.u8[1]=buffer[indexCMD+i];
 8001a58:	78fa      	ldrb	r2, [r7, #3]
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	461a      	mov	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4413      	add	r3, r2
 8001a64:	781a      	ldrb	r2, [r3, #0]
 8001a66:	4b45      	ldr	r3, [pc, #276]	; (8001b7c <DecodeComands+0x488>)
 8001a68:	705a      	strb	r2, [r3, #1]
					i++;
 8001a6a:	7bfb      	ldrb	r3, [r7, #15]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	73fb      	strb	r3, [r7, #15]
					PWM_motor2.u8[2]=buffer[indexCMD+i];
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	4413      	add	r3, r2
 8001a76:	461a      	mov	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	781a      	ldrb	r2, [r3, #0]
 8001a7e:	4b3f      	ldr	r3, [pc, #252]	; (8001b7c <DecodeComands+0x488>)
 8001a80:	709a      	strb	r2, [r3, #2]
					i++;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	3301      	adds	r3, #1
 8001a86:	73fb      	strb	r3, [r7, #15]
					PWM_motor2.u8[3]=buffer[indexCMD+i];
 8001a88:	78fa      	ldrb	r2, [r7, #3]
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	461a      	mov	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4413      	add	r3, r2
 8001a94:	781a      	ldrb	r2, [r3, #0]
 8001a96:	4b39      	ldr	r3, [pc, #228]	; (8001b7c <DecodeComands+0x488>)
 8001a98:	70da      	strb	r2, [r3, #3]
					i++;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	73fb      	strb	r3, [r7, #15]
					jobTime.u8[0]=buffer[indexCMD+i];
 8001aa0:	78fa      	ldrb	r2, [r7, #3]
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	461a      	mov	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4413      	add	r3, r2
 8001aac:	781a      	ldrb	r2, [r3, #0]
 8001aae:	4b34      	ldr	r3, [pc, #208]	; (8001b80 <DecodeComands+0x48c>)
 8001ab0:	701a      	strb	r2, [r3, #0]
					i++;
 8001ab2:	7bfb      	ldrb	r3, [r7, #15]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	73fb      	strb	r3, [r7, #15]
					jobTime.u8[1]=buffer[indexCMD+i];
 8001ab8:	78fa      	ldrb	r2, [r7, #3]
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	4413      	add	r3, r2
 8001abe:	461a      	mov	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	781a      	ldrb	r2, [r3, #0]
 8001ac6:	4b2e      	ldr	r3, [pc, #184]	; (8001b80 <DecodeComands+0x48c>)
 8001ac8:	705a      	strb	r2, [r3, #1]
					i++;
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
 8001acc:	3301      	adds	r3, #1
 8001ace:	73fb      	strb	r3, [r7, #15]
					jobTime.u8[2]=buffer[indexCMD+i];
 8001ad0:	78fa      	ldrb	r2, [r7, #3]
 8001ad2:	7bfb      	ldrb	r3, [r7, #15]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4413      	add	r3, r2
 8001adc:	781a      	ldrb	r2, [r3, #0]
 8001ade:	4b28      	ldr	r3, [pc, #160]	; (8001b80 <DecodeComands+0x48c>)
 8001ae0:	709a      	strb	r2, [r3, #2]
					i++;
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	73fb      	strb	r3, [r7, #15]
					jobTime.u8[3]=buffer[indexCMD+i];
 8001ae8:	78fa      	ldrb	r2, [r7, #3]
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	4413      	add	r3, r2
 8001aee:	461a      	mov	r2, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4413      	add	r3, r2
 8001af4:	781a      	ldrb	r2, [r3, #0]
 8001af6:	4b22      	ldr	r3, [pc, #136]	; (8001b80 <DecodeComands+0x48c>)
 8001af8:	70da      	strb	r2, [r3, #3]
					i++;
 8001afa:	7bfb      	ldrb	r3, [r7, #15]
 8001afc:	3301      	adds	r3, #1
 8001afe:	73fb      	strb	r3, [r7, #15]
					jobTime.u32=jobTime.u32/100;
 8001b00:	4b1f      	ldr	r3, [pc, #124]	; (8001b80 <DecodeComands+0x48c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a1f      	ldr	r2, [pc, #124]	; (8001b84 <DecodeComands+0x490>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	095b      	lsrs	r3, r3, #5
 8001b0c:	4a1c      	ldr	r2, [pc, #112]	; (8001b80 <DecodeComands+0x48c>)
 8001b0e:	6013      	str	r3, [r2, #0]
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8001b10:	4b1d      	ldr	r3, [pc, #116]	; (8001b88 <DecodeComands+0x494>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2200      	movs	r2, #0
 8001b16:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,PWM_motor1.u32);
 8001b18:	4b1b      	ldr	r3, [pc, #108]	; (8001b88 <DecodeComands+0x494>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a16      	ldr	r2, [pc, #88]	; (8001b78 <DecodeComands+0x484>)
 8001b1e:	6812      	ldr	r2, [r2, #0]
 8001b20:	639a      	str	r2, [r3, #56]	; 0x38
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,PWM_motor2.u32);
 8001b22:	4b19      	ldr	r3, [pc, #100]	; (8001b88 <DecodeComands+0x494>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a15      	ldr	r2, [pc, #84]	; (8001b7c <DecodeComands+0x488>)
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	63da      	str	r2, [r3, #60]	; 0x3c
					__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 8001b2c:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <DecodeComands+0x494>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2200      	movs	r2, #0
 8001b32:	641a      	str	r2, [r3, #64]	; 0x40
					race=1;
 8001b34:	4a15      	ldr	r2, [pc, #84]	; (8001b8c <DecodeComands+0x498>)
 8001b36:	7813      	ldrb	r3, [r2, #0]
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	7013      	strb	r3, [r2, #0]
					killRace=1;
 8001b3e:	4a13      	ldr	r2, [pc, #76]	; (8001b8c <DecodeComands+0x498>)
 8001b40:	7813      	ldrb	r3, [r2, #0]
 8001b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b46:	7013      	strb	r3, [r2, #0]
					timeoutPID=2;
 8001b48:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <DecodeComands+0x49c>)
 8001b4a:	2202      	movs	r2, #2
 8001b4c:	701a      	strb	r2, [r3, #0]
					comandoActual=0xD0;
 8001b4e:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <DecodeComands+0x4a0>)
 8001b50:	22d0      	movs	r2, #208	; 0xd0
 8001b52:	701a      	strb	r2, [r3, #0]
					readyToSend=1;
 8001b54:	4a0d      	ldr	r2, [pc, #52]	; (8001b8c <DecodeComands+0x498>)
 8001b56:	7813      	ldrb	r3, [r2, #0]
 8001b58:	f043 0310 	orr.w	r3, r3, #16
 8001b5c:	7013      	strb	r3, [r2, #0]
			break;
 8001b5e:	e007      	b.n	8001b70 <DecodeComands+0x47c>
				calibADC = 1;
 8001b60:	4b0d      	ldr	r3, [pc, #52]	; (8001b98 <DecodeComands+0x4a4>)
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
				CALIBRADO =0;
 8001b66:	4b0d      	ldr	r3, [pc, #52]	; (8001b9c <DecodeComands+0x4a8>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
			break;
 8001b6c:	e000      	b.n	8001b70 <DecodeComands+0x47c>
		break;
 8001b6e:	bf00      	nop
}
 8001b70:	bf00      	nop
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000618 	.word	0x20000618
 8001b7c:	2000061c 	.word	0x2000061c
 8001b80:	20000620 	.word	0x20000620
 8001b84:	51eb851f 	.word	0x51eb851f
 8001b88:	200000d4 	.word	0x200000d4
 8001b8c:	20000674 	.word	0x20000674
 8001b90:	2000060c 	.word	0x2000060c
 8001b94:	20000614 	.word	0x20000614
 8001b98:	20000002 	.word	0x20000002
 8001b9c:	20000615 	.word	0x20000615

08001ba0 <leerADC>:

void leerADC(){
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0

	if(indADC>2){
 8001ba6:	4b5e      	ldr	r3, [pc, #376]	; (8001d20 <leerADC+0x180>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d93a      	bls.n	8001c26 <leerADC+0x86>
		primLectADC=0;
 8001bb0:	4b5c      	ldr	r3, [pc, #368]	; (8001d24 <leerADC+0x184>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
		for(uint8_t c=0;c<8;c++){
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	71fb      	strb	r3, [r7, #7]
 8001bba:	e030      	b.n	8001c1e <leerADC+0x7e>
			valueADC[c].u32=( ADCData[indADC-1][c]+ADCData[indADC-2][c]+ADCData[indADC-3][c] ) / 3 ;
 8001bbc:	4b58      	ldr	r3, [pc, #352]	; (8001d20 <leerADC+0x180>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	1e5a      	subs	r2, r3, #1
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	4958      	ldr	r1, [pc, #352]	; (8001d28 <leerADC+0x188>)
 8001bc8:	00d2      	lsls	r2, r2, #3
 8001bca:	4413      	add	r3, r2
 8001bcc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	4b52      	ldr	r3, [pc, #328]	; (8001d20 <leerADC+0x180>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	1e9a      	subs	r2, r3, #2
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	4952      	ldr	r1, [pc, #328]	; (8001d28 <leerADC+0x188>)
 8001be0:	00d2      	lsls	r2, r2, #3
 8001be2:	4413      	add	r3, r2
 8001be4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	4403      	add	r3, r0
 8001bec:	4a4c      	ldr	r2, [pc, #304]	; (8001d20 <leerADC+0x180>)
 8001bee:	7812      	ldrb	r2, [r2, #0]
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	1ed1      	subs	r1, r2, #3
 8001bf4:	79fa      	ldrb	r2, [r7, #7]
 8001bf6:	484c      	ldr	r0, [pc, #304]	; (8001d28 <leerADC+0x188>)
 8001bf8:	00c9      	lsls	r1, r1, #3
 8001bfa:	440a      	add	r2, r1
 8001bfc:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8001c00:	b292      	uxth	r2, r2
 8001c02:	4413      	add	r3, r2
 8001c04:	4a49      	ldr	r2, [pc, #292]	; (8001d2c <leerADC+0x18c>)
 8001c06:	fb82 1203 	smull	r1, r2, r2, r3
 8001c0a:	17db      	asrs	r3, r3, #31
 8001c0c:	1ad2      	subs	r2, r2, r3
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	4611      	mov	r1, r2
 8001c12:	4a47      	ldr	r2, [pc, #284]	; (8001d30 <leerADC+0x190>)
 8001c14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(uint8_t c=0;c<8;c++){
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	71fb      	strb	r3, [r7, #7]
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	2b07      	cmp	r3, #7
 8001c22:	d9cb      	bls.n	8001bbc <leerADC+0x1c>
						break;
				}
			}
		}
	}
}
 8001c24:	e076      	b.n	8001d14 <leerADC+0x174>
		if(!primLectADC){
 8001c26:	4b3f      	ldr	r3, [pc, #252]	; (8001d24 <leerADC+0x184>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d172      	bne.n	8001d14 <leerADC+0x174>
			for(uint8_t c=0;c<8;c++){
 8001c2e:	2300      	movs	r3, #0
 8001c30:	71bb      	strb	r3, [r7, #6]
 8001c32:	e06c      	b.n	8001d0e <leerADC+0x16e>
				switch(indADC){
 8001c34:	4b3a      	ldr	r3, [pc, #232]	; (8001d20 <leerADC+0x180>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d006      	beq.n	8001c4c <leerADC+0xac>
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	dc62      	bgt.n	8001d08 <leerADC+0x168>
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d040      	beq.n	8001cc8 <leerADC+0x128>
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d01f      	beq.n	8001c8a <leerADC+0xea>
 8001c4a:	e05d      	b.n	8001d08 <leerADC+0x168>
						valueADC[c].u32=(ADCData[1][c]+ADCData[0][c]+ADCData[31][c]) / 3;
 8001c4c:	79bb      	ldrb	r3, [r7, #6]
 8001c4e:	4a36      	ldr	r2, [pc, #216]	; (8001d28 <leerADC+0x188>)
 8001c50:	3308      	adds	r3, #8
 8001c52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	4619      	mov	r1, r3
 8001c5a:	79bb      	ldrb	r3, [r7, #6]
 8001c5c:	4a32      	ldr	r2, [pc, #200]	; (8001d28 <leerADC+0x188>)
 8001c5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	440b      	add	r3, r1
 8001c66:	79ba      	ldrb	r2, [r7, #6]
 8001c68:	492f      	ldr	r1, [pc, #188]	; (8001d28 <leerADC+0x188>)
 8001c6a:	32f8      	adds	r2, #248	; 0xf8
 8001c6c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001c70:	b292      	uxth	r2, r2
 8001c72:	4413      	add	r3, r2
 8001c74:	4a2d      	ldr	r2, [pc, #180]	; (8001d2c <leerADC+0x18c>)
 8001c76:	fb82 1203 	smull	r1, r2, r2, r3
 8001c7a:	17db      	asrs	r3, r3, #31
 8001c7c:	1ad2      	subs	r2, r2, r3
 8001c7e:	79bb      	ldrb	r3, [r7, #6]
 8001c80:	4611      	mov	r1, r2
 8001c82:	4a2b      	ldr	r2, [pc, #172]	; (8001d30 <leerADC+0x190>)
 8001c84:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						break;
 8001c88:	e03e      	b.n	8001d08 <leerADC+0x168>
						valueADC[c].u32=( ADCData[0][c]+ADCData[31][c]+ADCData[30][c] ) / 3 ;
 8001c8a:	79bb      	ldrb	r3, [r7, #6]
 8001c8c:	4a26      	ldr	r2, [pc, #152]	; (8001d28 <leerADC+0x188>)
 8001c8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	4619      	mov	r1, r3
 8001c96:	79bb      	ldrb	r3, [r7, #6]
 8001c98:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <leerADC+0x188>)
 8001c9a:	33f8      	adds	r3, #248	; 0xf8
 8001c9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	440b      	add	r3, r1
 8001ca4:	79ba      	ldrb	r2, [r7, #6]
 8001ca6:	4920      	ldr	r1, [pc, #128]	; (8001d28 <leerADC+0x188>)
 8001ca8:	32f0      	adds	r2, #240	; 0xf0
 8001caa:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001cae:	b292      	uxth	r2, r2
 8001cb0:	4413      	add	r3, r2
 8001cb2:	4a1e      	ldr	r2, [pc, #120]	; (8001d2c <leerADC+0x18c>)
 8001cb4:	fb82 1203 	smull	r1, r2, r2, r3
 8001cb8:	17db      	asrs	r3, r3, #31
 8001cba:	1ad2      	subs	r2, r2, r3
 8001cbc:	79bb      	ldrb	r3, [r7, #6]
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	4a1b      	ldr	r2, [pc, #108]	; (8001d30 <leerADC+0x190>)
 8001cc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						break;
 8001cc6:	e01f      	b.n	8001d08 <leerADC+0x168>
						valueADC[c].u32=( ADCData[31][c]+ADCData[30][c]+ADCData[29][c] ) / 3;
 8001cc8:	79bb      	ldrb	r3, [r7, #6]
 8001cca:	4a17      	ldr	r2, [pc, #92]	; (8001d28 <leerADC+0x188>)
 8001ccc:	33f8      	adds	r3, #248	; 0xf8
 8001cce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	79bb      	ldrb	r3, [r7, #6]
 8001cd8:	4a13      	ldr	r2, [pc, #76]	; (8001d28 <leerADC+0x188>)
 8001cda:	33f0      	adds	r3, #240	; 0xf0
 8001cdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	440b      	add	r3, r1
 8001ce4:	79ba      	ldrb	r2, [r7, #6]
 8001ce6:	4910      	ldr	r1, [pc, #64]	; (8001d28 <leerADC+0x188>)
 8001ce8:	32e8      	adds	r2, #232	; 0xe8
 8001cea:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001cee:	b292      	uxth	r2, r2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	4a0e      	ldr	r2, [pc, #56]	; (8001d2c <leerADC+0x18c>)
 8001cf4:	fb82 1203 	smull	r1, r2, r2, r3
 8001cf8:	17db      	asrs	r3, r3, #31
 8001cfa:	1ad2      	subs	r2, r2, r3
 8001cfc:	79bb      	ldrb	r3, [r7, #6]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4a0b      	ldr	r2, [pc, #44]	; (8001d30 <leerADC+0x190>)
 8001d02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						break;
 8001d06:	bf00      	nop
			for(uint8_t c=0;c<8;c++){
 8001d08:	79bb      	ldrb	r3, [r7, #6]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	71bb      	strb	r3, [r7, #6]
 8001d0e:	79bb      	ldrb	r3, [r7, #6]
 8001d10:	2b07      	cmp	r3, #7
 8001d12:	d98f      	bls.n	8001c34 <leerADC+0x94>
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	20000601 	.word	0x20000601
 8001d24:	20000001 	.word	0x20000001
 8001d28:	200003ec 	.word	0x200003ec
 8001d2c:	55555556 	.word	0x55555556
 8001d30:	20000628 	.word	0x20000628

08001d34 <findLine>:
uint8_t posMINCenter=0,posMINRight=0,posMINLeft=0;
uint16_t sensorValue=0;
float xMin=0,fx2_fx3,fx2_fx1,x2_x1,x2_x3,x2_x1cuad,x2_x3cuad,denominador, numerador, cuenta;
uint8_t f=0;

void findLine(_sWork *BUFADC){
 8001d34:	b480      	push	{r7}
 8001d36:	b08d      	sub	sp, #52	; 0x34
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

	float aux[10];

		sensorValue = BUFADC[0].i32;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	4b89      	ldr	r3, [pc, #548]	; (8001f68 <findLine+0x234>)
 8001d44:	801a      	strh	r2, [r3, #0]


		posMINCenter=1;
 8001d46:	4b89      	ldr	r3, [pc, #548]	; (8001f6c <findLine+0x238>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
		while(f<8){					//ENCUENTRO LA MENOR LECTURA
 8001d4c:	e032      	b.n	8001db4 <findLine+0x80>
			if(sensorValue > BUFADC[f].i32){
 8001d4e:	4b86      	ldr	r3, [pc, #536]	; (8001f68 <findLine+0x234>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	4619      	mov	r1, r3
 8001d54:	4b86      	ldr	r3, [pc, #536]	; (8001f70 <findLine+0x23c>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4299      	cmp	r1, r3
 8001d62:	dd0e      	ble.n	8001d82 <findLine+0x4e>
				sensorValue=BUFADC[f].i32;
 8001d64:	4b82      	ldr	r3, [pc, #520]	; (8001f70 <findLine+0x23c>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	687a      	ldr	r2, [r7, #4]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	b29a      	uxth	r2, r3
 8001d72:	4b7d      	ldr	r3, [pc, #500]	; (8001f68 <findLine+0x234>)
 8001d74:	801a      	strh	r2, [r3, #0]
				posMINCenter=f+1;
 8001d76:	4b7e      	ldr	r3, [pc, #504]	; (8001f70 <findLine+0x23c>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4b7b      	ldr	r3, [pc, #492]	; (8001f6c <findLine+0x238>)
 8001d80:	701a      	strb	r2, [r3, #0]
			}
			aux[f+1]=BUFADC[f].i32;
 8001d82:	4b7b      	ldr	r3, [pc, #492]	; (8001f70 <findLine+0x23c>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	4b78      	ldr	r3, [pc, #480]	; (8001f70 <findLine+0x23c>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	3301      	adds	r3, #1
 8001d94:	ee07 2a90 	vmov	s15, r2
 8001d98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	3330      	adds	r3, #48	; 0x30
 8001da0:	443b      	add	r3, r7
 8001da2:	3b28      	subs	r3, #40	; 0x28
 8001da4:	edc3 7a00 	vstr	s15, [r3]
			f++;
 8001da8:	4b71      	ldr	r3, [pc, #452]	; (8001f70 <findLine+0x23c>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	3301      	adds	r3, #1
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	4b6f      	ldr	r3, [pc, #444]	; (8001f70 <findLine+0x23c>)
 8001db2:	701a      	strb	r2, [r3, #0]
		while(f<8){					//ENCUENTRO LA MENOR LECTURA
 8001db4:	4b6e      	ldr	r3, [pc, #440]	; (8001f70 <findLine+0x23c>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b07      	cmp	r3, #7
 8001dba:	d9c8      	bls.n	8001d4e <findLine+0x1a>
		}
		f=0;
 8001dbc:	4b6c      	ldr	r3, [pc, #432]	; (8001f70 <findLine+0x23c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	701a      	strb	r2, [r3, #0]
		//posMINCenter+=1;
		aux[0]=aux[2];
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	60bb      	str	r3, [r7, #8]
		aux[9]=aux[7];
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc8:	62fb      	str	r3, [r7, #44]	; 0x2c

		posMINRight=posMINCenter+1;
 8001dca:	4b68      	ldr	r3, [pc, #416]	; (8001f6c <findLine+0x238>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	4b68      	ldr	r3, [pc, #416]	; (8001f74 <findLine+0x240>)
 8001dd4:	701a      	strb	r2, [r3, #0]
		posMINLeft=posMINCenter-1;
 8001dd6:	4b65      	ldr	r3, [pc, #404]	; (8001f6c <findLine+0x238>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	3b01      	subs	r3, #1
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4b66      	ldr	r3, [pc, #408]	; (8001f78 <findLine+0x244>)
 8001de0:	701a      	strb	r2, [r3, #0]

		fx2_fx3=aux[posMINCenter]-aux[posMINRight];
 8001de2:	4b62      	ldr	r3, [pc, #392]	; (8001f6c <findLine+0x238>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	3330      	adds	r3, #48	; 0x30
 8001dea:	443b      	add	r3, r7
 8001dec:	3b28      	subs	r3, #40	; 0x28
 8001dee:	ed93 7a00 	vldr	s14, [r3]
 8001df2:	4b60      	ldr	r3, [pc, #384]	; (8001f74 <findLine+0x240>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	3330      	adds	r3, #48	; 0x30
 8001dfa:	443b      	add	r3, r7
 8001dfc:	3b28      	subs	r3, #40	; 0x28
 8001dfe:	edd3 7a00 	vldr	s15, [r3]
 8001e02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e06:	4b5d      	ldr	r3, [pc, #372]	; (8001f7c <findLine+0x248>)
 8001e08:	edc3 7a00 	vstr	s15, [r3]
		fx2_fx1=aux[posMINCenter]-aux[posMINLeft];
 8001e0c:	4b57      	ldr	r3, [pc, #348]	; (8001f6c <findLine+0x238>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	3330      	adds	r3, #48	; 0x30
 8001e14:	443b      	add	r3, r7
 8001e16:	3b28      	subs	r3, #40	; 0x28
 8001e18:	ed93 7a00 	vldr	s14, [r3]
 8001e1c:	4b56      	ldr	r3, [pc, #344]	; (8001f78 <findLine+0x244>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	3330      	adds	r3, #48	; 0x30
 8001e24:	443b      	add	r3, r7
 8001e26:	3b28      	subs	r3, #40	; 0x28
 8001e28:	edd3 7a00 	vldr	s15, [r3]
 8001e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e30:	4b53      	ldr	r3, [pc, #332]	; (8001f80 <findLine+0x24c>)
 8001e32:	edc3 7a00 	vstr	s15, [r3]

		x2_x1=COORD_SENSORES[posMINCenter]-COORD_SENSORES[posMINLeft];
 8001e36:	4b4d      	ldr	r3, [pc, #308]	; (8001f6c <findLine+0x238>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	4b51      	ldr	r3, [pc, #324]	; (8001f84 <findLine+0x250>)
 8001e3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e42:	4b4d      	ldr	r3, [pc, #308]	; (8001f78 <findLine+0x244>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	4619      	mov	r1, r3
 8001e48:	4b4e      	ldr	r3, [pc, #312]	; (8001f84 <findLine+0x250>)
 8001e4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	ee07 3a90 	vmov	s15, r3
 8001e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e58:	4b4b      	ldr	r3, [pc, #300]	; (8001f88 <findLine+0x254>)
 8001e5a:	edc3 7a00 	vstr	s15, [r3]
		x2_x1cuad=(x2_x1*x2_x1);
 8001e5e:	4b4a      	ldr	r3, [pc, #296]	; (8001f88 <findLine+0x254>)
 8001e60:	ed93 7a00 	vldr	s14, [r3]
 8001e64:	4b48      	ldr	r3, [pc, #288]	; (8001f88 <findLine+0x254>)
 8001e66:	edd3 7a00 	vldr	s15, [r3]
 8001e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e6e:	4b47      	ldr	r3, [pc, #284]	; (8001f8c <findLine+0x258>)
 8001e70:	edc3 7a00 	vstr	s15, [r3]
		x2_x3=COORD_SENSORES[posMINCenter]-COORD_SENSORES[posMINRight];
 8001e74:	4b3d      	ldr	r3, [pc, #244]	; (8001f6c <findLine+0x238>)
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4b42      	ldr	r3, [pc, #264]	; (8001f84 <findLine+0x250>)
 8001e7c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e80:	4b3c      	ldr	r3, [pc, #240]	; (8001f74 <findLine+0x240>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4619      	mov	r1, r3
 8001e86:	4b3f      	ldr	r3, [pc, #252]	; (8001f84 <findLine+0x250>)
 8001e88:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	ee07 3a90 	vmov	s15, r3
 8001e92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e96:	4b3e      	ldr	r3, [pc, #248]	; (8001f90 <findLine+0x25c>)
 8001e98:	edc3 7a00 	vstr	s15, [r3]
		x2_x3cuad=(x2_x3*x2_x3);
 8001e9c:	4b3c      	ldr	r3, [pc, #240]	; (8001f90 <findLine+0x25c>)
 8001e9e:	ed93 7a00 	vldr	s14, [r3]
 8001ea2:	4b3b      	ldr	r3, [pc, #236]	; (8001f90 <findLine+0x25c>)
 8001ea4:	edd3 7a00 	vldr	s15, [r3]
 8001ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eac:	4b39      	ldr	r3, [pc, #228]	; (8001f94 <findLine+0x260>)
 8001eae:	edc3 7a00 	vstr	s15, [r3]

		numerador=((x2_x1cuad*fx2_fx3) - (x2_x3cuad*fx2_fx1));
 8001eb2:	4b36      	ldr	r3, [pc, #216]	; (8001f8c <findLine+0x258>)
 8001eb4:	ed93 7a00 	vldr	s14, [r3]
 8001eb8:	4b30      	ldr	r3, [pc, #192]	; (8001f7c <findLine+0x248>)
 8001eba:	edd3 7a00 	vldr	s15, [r3]
 8001ebe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ec2:	4b34      	ldr	r3, [pc, #208]	; (8001f94 <findLine+0x260>)
 8001ec4:	edd3 6a00 	vldr	s13, [r3]
 8001ec8:	4b2d      	ldr	r3, [pc, #180]	; (8001f80 <findLine+0x24c>)
 8001eca:	edd3 7a00 	vldr	s15, [r3]
 8001ece:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ed6:	4b30      	ldr	r3, [pc, #192]	; (8001f98 <findLine+0x264>)
 8001ed8:	edc3 7a00 	vstr	s15, [r3]
		denominador=(2*((x2_x1*fx2_fx3)-(x2_x3*fx2_fx1)));
 8001edc:	4b2a      	ldr	r3, [pc, #168]	; (8001f88 <findLine+0x254>)
 8001ede:	ed93 7a00 	vldr	s14, [r3]
 8001ee2:	4b26      	ldr	r3, [pc, #152]	; (8001f7c <findLine+0x248>)
 8001ee4:	edd3 7a00 	vldr	s15, [r3]
 8001ee8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eec:	4b28      	ldr	r3, [pc, #160]	; (8001f90 <findLine+0x25c>)
 8001eee:	edd3 6a00 	vldr	s13, [r3]
 8001ef2:	4b23      	ldr	r3, [pc, #140]	; (8001f80 <findLine+0x24c>)
 8001ef4:	edd3 7a00 	vldr	s15, [r3]
 8001ef8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001efc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f00:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f04:	4b25      	ldr	r3, [pc, #148]	; (8001f9c <findLine+0x268>)
 8001f06:	edc3 7a00 	vstr	s15, [r3]
		cuenta=numerador / denominador;
 8001f0a:	4b23      	ldr	r3, [pc, #140]	; (8001f98 <findLine+0x264>)
 8001f0c:	edd3 6a00 	vldr	s13, [r3]
 8001f10:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <findLine+0x268>)
 8001f12:	ed93 7a00 	vldr	s14, [r3]
 8001f16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f1a:	4b21      	ldr	r3, [pc, #132]	; (8001fa0 <findLine+0x26c>)
 8001f1c:	edc3 7a00 	vstr	s15, [r3]
		if(denominador!=0){
 8001f20:	4b1e      	ldr	r3, [pc, #120]	; (8001f9c <findLine+0x268>)
 8001f22:	edd3 7a00 	vldr	s15, [r3]
 8001f26:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2e:	d015      	beq.n	8001f5c <findLine+0x228>
			xMin=COORD_SENSORES[posMINCenter]-cuenta;
 8001f30:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <findLine+0x238>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b13      	ldr	r3, [pc, #76]	; (8001f84 <findLine+0x250>)
 8001f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f3c:	ee07 3a90 	vmov	s15, r3
 8001f40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f44:	4b16      	ldr	r3, [pc, #88]	; (8001fa0 <findLine+0x26c>)
 8001f46:	edd3 7a00 	vldr	s15, [r3]
 8001f4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f4e:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <findLine+0x270>)
 8001f50:	edc3 7a00 	vstr	s15, [r3]
			error.f=xMin;
 8001f54:	4b13      	ldr	r3, [pc, #76]	; (8001fa4 <findLine+0x270>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a13      	ldr	r2, [pc, #76]	; (8001fa8 <findLine+0x274>)
 8001f5a:	6013      	str	r3, [r2, #0]
		}
		//return -xMin;

}
 8001f5c:	bf00      	nop
 8001f5e:	3734      	adds	r7, #52	; 0x34
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	200006b4 	.word	0x200006b4
 8001f6c:	200006b0 	.word	0x200006b0
 8001f70:	200006e0 	.word	0x200006e0
 8001f74:	200006b1 	.word	0x200006b1
 8001f78:	200006b2 	.word	0x200006b2
 8001f7c:	200006bc 	.word	0x200006bc
 8001f80:	200006c0 	.word	0x200006c0
 8001f84:	08007408 	.word	0x08007408
 8001f88:	200006c4 	.word	0x200006c4
 8001f8c:	200006cc 	.word	0x200006cc
 8001f90:	200006c8 	.word	0x200006c8
 8001f94:	200006d0 	.word	0x200006d0
 8001f98:	200006d8 	.word	0x200006d8
 8001f9c:	200006d4 	.word	0x200006d4
 8001fa0:	200006dc 	.word	0x200006dc
 8001fa4:	200006b8 	.word	0x200006b8
 8001fa8:	20000624 	.word	0x20000624

08001fac <calcPID>:

void calcPID(uint32_t pwmBase1,uint32_t pwmBase2){
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]

	float pwm1,pwm2;

		integral+=error.f;
 8001fb6:	4b4a      	ldr	r3, [pc, #296]	; (80020e0 <calcPID+0x134>)
 8001fb8:	ed93 7a00 	vldr	s14, [r3]
 8001fbc:	4b49      	ldr	r3, [pc, #292]	; (80020e4 <calcPID+0x138>)
 8001fbe:	edd3 7a00 	vldr	s15, [r3]
 8001fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc6:	4b47      	ldr	r3, [pc, #284]	; (80020e4 <calcPID+0x138>)
 8001fc8:	edc3 7a00 	vstr	s15, [r3]

		if(integral > 1000){
 8001fcc:	4b45      	ldr	r3, [pc, #276]	; (80020e4 <calcPID+0x138>)
 8001fce:	edd3 7a00 	vldr	s15, [r3]
 8001fd2:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80020e8 <calcPID+0x13c>
 8001fd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fde:	dd03      	ble.n	8001fe8 <calcPID+0x3c>
				integral = 0;
 8001fe0:	4b40      	ldr	r3, [pc, #256]	; (80020e4 <calcPID+0x138>)
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
		}

		derivativo=error.f-lastError;
 8001fe8:	4b3d      	ldr	r3, [pc, #244]	; (80020e0 <calcPID+0x134>)
 8001fea:	ed93 7a00 	vldr	s14, [r3]
 8001fee:	4b3f      	ldr	r3, [pc, #252]	; (80020ec <calcPID+0x140>)
 8001ff0:	edd3 7a00 	vldr	s15, [r3]
 8001ff4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ff8:	4b3d      	ldr	r3, [pc, #244]	; (80020f0 <calcPID+0x144>)
 8001ffa:	edc3 7a00 	vstr	s15, [r3]
		turn= (Kp.f*error.f) + (Kd.f*derivativo) + (Ki.f*integral);
 8001ffe:	4b3d      	ldr	r3, [pc, #244]	; (80020f4 <calcPID+0x148>)
 8002000:	ed93 7a00 	vldr	s14, [r3]
 8002004:	4b36      	ldr	r3, [pc, #216]	; (80020e0 <calcPID+0x134>)
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800200e:	4b3a      	ldr	r3, [pc, #232]	; (80020f8 <calcPID+0x14c>)
 8002010:	edd3 6a00 	vldr	s13, [r3]
 8002014:	4b36      	ldr	r3, [pc, #216]	; (80020f0 <calcPID+0x144>)
 8002016:	edd3 7a00 	vldr	s15, [r3]
 800201a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800201e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002022:	4b36      	ldr	r3, [pc, #216]	; (80020fc <calcPID+0x150>)
 8002024:	edd3 6a00 	vldr	s13, [r3]
 8002028:	4b2e      	ldr	r3, [pc, #184]	; (80020e4 <calcPID+0x138>)
 800202a:	edd3 7a00 	vldr	s15, [r3]
 800202e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002032:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002036:	4b32      	ldr	r3, [pc, #200]	; (8002100 <calcPID+0x154>)
 8002038:	edc3 7a00 	vstr	s15, [r3]
		pwm1=pwmBase1-turn;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	ee07 3a90 	vmov	s15, r3
 8002042:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002046:	4b2e      	ldr	r3, [pc, #184]	; (8002100 <calcPID+0x154>)
 8002048:	edd3 7a00 	vldr	s15, [r3]
 800204c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002050:	edc7 7a03 	vstr	s15, [r7, #12]
		pwm2=pwmBase2+turn;
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	ee07 3a90 	vmov	s15, r3
 800205a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800205e:	4b28      	ldr	r3, [pc, #160]	; (8002100 <calcPID+0x154>)
 8002060:	edd3 7a00 	vldr	s15, [r3]
 8002064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002068:	edc7 7a02 	vstr	s15, [r7, #8]



		if(pwm1>400){
 800206c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002070:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002104 <calcPID+0x158>
 8002074:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800207c:	dd01      	ble.n	8002082 <calcPID+0xd6>
			pwm1=400;
 800207e:	4b22      	ldr	r3, [pc, #136]	; (8002108 <calcPID+0x15c>)
 8002080:	60fb      	str	r3, [r7, #12]
		}
		if(pwm2>400){
 8002082:	edd7 7a02 	vldr	s15, [r7, #8]
 8002086:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002104 <calcPID+0x158>
 800208a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800208e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002092:	dd01      	ble.n	8002098 <calcPID+0xec>
			pwm2=400;
 8002094:	4b1c      	ldr	r3, [pc, #112]	; (8002108 <calcPID+0x15c>)
 8002096:	60bb      	str	r3, [r7, #8]
		}

		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8002098:	4b1c      	ldr	r3, [pc, #112]	; (800210c <calcPID+0x160>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2200      	movs	r2, #0
 800209e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,pwm1);
 80020a0:	4b1a      	ldr	r3, [pc, #104]	; (800210c <calcPID+0x160>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80020a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020ac:	ee17 2a90 	vmov	r2, s15
 80020b0:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,pwm2);
 80020b2:	4b16      	ldr	r3, [pc, #88]	; (800210c <calcPID+0x160>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80020ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020be:	ee17 2a90 	vmov	r2, s15
 80020c2:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <calcPID+0x160>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2200      	movs	r2, #0
 80020ca:	641a      	str	r2, [r3, #64]	; 0x40
		lastError=error.f;
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <calcPID+0x134>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a06      	ldr	r2, [pc, #24]	; (80020ec <calcPID+0x140>)
 80020d2:	6013      	str	r3, [r2, #0]
}
 80020d4:	bf00      	nop
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	20000624 	.word	0x20000624
 80020e4:	2000067c 	.word	0x2000067c
 80020e8:	447a0000 	.word	0x447a0000
 80020ec:	20000688 	.word	0x20000688
 80020f0:	20000680 	.word	0x20000680
 80020f4:	20000668 	.word	0x20000668
 80020f8:	2000066c 	.word	0x2000066c
 80020fc:	20000670 	.word	0x20000670
 8002100:	20000684 	.word	0x20000684
 8002104:	43c80000 	.word	0x43c80000
 8002108:	43c80000 	.word	0x43c80000
 800210c:	200000d4 	.word	0x200000d4

08002110 <calibrarADC>:

void calibrarADC(){
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0

	for (uint8_t i = 1; i < 8; i++) {
 8002116:	2301      	movs	r3, #1
 8002118:	71fb      	strb	r3, [r7, #7]
 800211a:	e013      	b.n	8002144 <calibrarADC+0x34>
			Constante_Relacion[i] = (valueADC[0].f)/(valueADC[i].f);
 800211c:	4b2d      	ldr	r3, [pc, #180]	; (80021d4 <calibrarADC+0xc4>)
 800211e:	edd3 6a00 	vldr	s13, [r3]
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	4a2b      	ldr	r2, [pc, #172]	; (80021d4 <calibrarADC+0xc4>)
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	ed93 7a00 	vldr	s14, [r3]
 800212e:	79fb      	ldrb	r3, [r7, #7]
 8002130:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002134:	4a28      	ldr	r2, [pc, #160]	; (80021d8 <calibrarADC+0xc8>)
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	edc3 7a00 	vstr	s15, [r3]
	for (uint8_t i = 1; i < 8; i++) {
 800213e:	79fb      	ldrb	r3, [r7, #7]
 8002140:	3301      	adds	r3, #1
 8002142:	71fb      	strb	r3, [r7, #7]
 8002144:	79fb      	ldrb	r3, [r7, #7]
 8002146:	2b07      	cmp	r3, #7
 8002148:	d9e8      	bls.n	800211c <calibrarADC+0xc>
			//bufADCCAL[i].f = (bufADC[i].f)*(Constante_Relacion[i]);
		}

		valorsensormax = valueADC[0].f;
 800214a:	4b22      	ldr	r3, [pc, #136]	; (80021d4 <calibrarADC+0xc4>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a23      	ldr	r2, [pc, #140]	; (80021dc <calibrarADC+0xcc>)
 8002150:	6013      	str	r3, [r2, #0]
		for (uint8_t i = 1; i < 8; i++) {
 8002152:	2301      	movs	r3, #1
 8002154:	71bb      	strb	r3, [r7, #6]
 8002156:	e029      	b.n	80021ac <calibrarADC+0x9c>
			if(valorsensormax < (valueADC[i].f * Constante_Relacion[i])){
 8002158:	79bb      	ldrb	r3, [r7, #6]
 800215a:	4a1e      	ldr	r2, [pc, #120]	; (80021d4 <calibrarADC+0xc4>)
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	ed93 7a00 	vldr	s14, [r3]
 8002164:	79bb      	ldrb	r3, [r7, #6]
 8002166:	4a1c      	ldr	r2, [pc, #112]	; (80021d8 <calibrarADC+0xc8>)
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	edd3 7a00 	vldr	s15, [r3]
 8002170:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002174:	4b19      	ldr	r3, [pc, #100]	; (80021dc <calibrarADC+0xcc>)
 8002176:	edd3 7a00 	vldr	s15, [r3]
 800217a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800217e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002182:	dd10      	ble.n	80021a6 <calibrarADC+0x96>
				valorsensormax = (valueADC[i].f * Constante_Relacion[i]);
 8002184:	79bb      	ldrb	r3, [r7, #6]
 8002186:	4a13      	ldr	r2, [pc, #76]	; (80021d4 <calibrarADC+0xc4>)
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	ed93 7a00 	vldr	s14, [r3]
 8002190:	79bb      	ldrb	r3, [r7, #6]
 8002192:	4a11      	ldr	r2, [pc, #68]	; (80021d8 <calibrarADC+0xc8>)
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	edd3 7a00 	vldr	s15, [r3]
 800219c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a0:	4b0e      	ldr	r3, [pc, #56]	; (80021dc <calibrarADC+0xcc>)
 80021a2:	edc3 7a00 	vstr	s15, [r3]
		for (uint8_t i = 1; i < 8; i++) {
 80021a6:	79bb      	ldrb	r3, [r7, #6]
 80021a8:	3301      	adds	r3, #1
 80021aa:	71bb      	strb	r3, [r7, #6]
 80021ac:	79bb      	ldrb	r3, [r7, #6]
 80021ae:	2b07      	cmp	r3, #7
 80021b0:	d9d2      	bls.n	8002158 <calibrarADC+0x48>
			}
		}
		valorsensormax = valorsensormax * 0.75;
 80021b2:	4b0a      	ldr	r3, [pc, #40]	; (80021dc <calibrarADC+0xcc>)
 80021b4:	edd3 7a00 	vldr	s15, [r3]
 80021b8:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 80021bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021c0:	4b06      	ldr	r3, [pc, #24]	; (80021dc <calibrarADC+0xcc>)
 80021c2:	edc3 7a00 	vstr	s15, [r3]
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000628 	.word	0x20000628
 80021d8:	2000068c 	.word	0x2000068c
 80021dc:	200006ac 	.word	0x200006ac

080021e0 <calibrarVal>:

void calibrarVal(void){
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
	valueADCCAL[0].f = valueADC[0].f;
 80021e6:	4b14      	ldr	r3, [pc, #80]	; (8002238 <calibrarVal+0x58>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a14      	ldr	r2, [pc, #80]	; (800223c <calibrarVal+0x5c>)
 80021ec:	6013      	str	r3, [r2, #0]
		for(uint8_t i = 1; i<8; i++){
 80021ee:	2301      	movs	r3, #1
 80021f0:	71fb      	strb	r3, [r7, #7]
 80021f2:	e016      	b.n	8002222 <calibrarVal+0x42>
			valueADCCAL[i].f= (valueADC[i].f)*(Constante_Relacion[i]);
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	4a10      	ldr	r2, [pc, #64]	; (8002238 <calibrarVal+0x58>)
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	ed93 7a00 	vldr	s14, [r3]
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	4a0f      	ldr	r2, [pc, #60]	; (8002240 <calibrarVal+0x60>)
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	edd3 7a00 	vldr	s15, [r3]
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002212:	4a0a      	ldr	r2, [pc, #40]	; (800223c <calibrarVal+0x5c>)
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	edc3 7a00 	vstr	s15, [r3]
		for(uint8_t i = 1; i<8; i++){
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	3301      	adds	r3, #1
 8002220:	71fb      	strb	r3, [r7, #7]
 8002222:	79fb      	ldrb	r3, [r7, #7]
 8002224:	2b07      	cmp	r3, #7
 8002226:	d9e5      	bls.n	80021f4 <calibrarVal+0x14>
		}
}
 8002228:	bf00      	nop
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	20000628 	.word	0x20000628
 800223c:	20000648 	.word	0x20000648
 8002240:	2000068c 	.word	0x2000068c

08002244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002248:	f000 ff38 	bl	80030bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800224c:	f000 f9cc 	bl	80025e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002250:	f000 fc42 	bl	8002ad8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002254:	f000 fc20 	bl	8002a98 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002258:	f000 fbf4 	bl	8002a44 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 800225c:	f000 fb7a 	bl	8002954 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8002260:	f000 fbc6 	bl	80029f0 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8002264:	f000 fae0 	bl	8002828 <MX_TIM3_Init>
  MX_ADC1_Init();
 8002268:	f000 fa2a 	bl	80026c0 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 800226c:	488a      	ldr	r0, [pc, #552]	; (8002498 <main+0x254>)
 800226e:	f003 f8b1 	bl	80053d4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 8002272:	488a      	ldr	r0, [pc, #552]	; (800249c <main+0x258>)
 8002274:	f003 f854 	bl	8005320 <HAL_TIM_Base_Start>
  //HAL_ADC_Start_IT(&hadc1);

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002278:	2100      	movs	r1, #0
 800227a:	4888      	ldr	r0, [pc, #544]	; (800249c <main+0x258>)
 800227c:	f003 f966 	bl	800554c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002280:	2104      	movs	r1, #4
 8002282:	4886      	ldr	r0, [pc, #536]	; (800249c <main+0x258>)
 8002284:	f003 f962 	bl	800554c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002288:	2108      	movs	r1, #8
 800228a:	4884      	ldr	r0, [pc, #528]	; (800249c <main+0x258>)
 800228c:	f003 f95e 	bl	800554c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002290:	210c      	movs	r1, #12
 8002292:	4882      	ldr	r0, [pc, #520]	; (800249c <main+0x258>)
 8002294:	f003 f95a 	bl	800554c <HAL_TIM_PWM_Start>

  timeout2=30;
 8002298:	4b81      	ldr	r3, [pc, #516]	; (80024a0 <main+0x25c>)
 800229a:	221e      	movs	r2, #30
 800229c:	701a      	strb	r2, [r3, #0]
  //timeOut3=10;
  timeToSendAlive=30;
 800229e:	4b81      	ldr	r3, [pc, #516]	; (80024a4 <main+0x260>)
 80022a0:	221e      	movs	r2, #30
 80022a2:	701a      	strb	r2, [r3, #0]
  timeout1=30;
 80022a4:	4b80      	ldr	r3, [pc, #512]	; (80024a8 <main+0x264>)
 80022a6:	221e      	movs	r2, #30
 80022a8:	701a      	strb	r2, [r3, #0]
  timeoutADC=0;
 80022aa:	4b80      	ldr	r3, [pc, #512]	; (80024ac <main+0x268>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]
  readyToSend=1;
 80022b0:	4a7f      	ldr	r2, [pc, #508]	; (80024b0 <main+0x26c>)
 80022b2:	7813      	ldrb	r3, [r2, #0]
 80022b4:	f043 0310 	orr.w	r3, r3, #16
 80022b8:	7013      	strb	r3, [r2, #0]
  race=0;
 80022ba:	4a7d      	ldr	r2, [pc, #500]	; (80024b0 <main+0x26c>)
 80022bc:	7813      	ldrb	r3, [r2, #0]
 80022be:	f36f 0300 	bfc	r3, #0, #1
 80022c2:	7013      	strb	r3, [r2, #0]
  killRace=0;
 80022c4:	4a7a      	ldr	r2, [pc, #488]	; (80024b0 <main+0x26c>)
 80022c6:	7813      	ldrb	r3, [r2, #0]
 80022c8:	f36f 1386 	bfc	r3, #6, #1
 80022cc:	7013      	strb	r3, [r2, #0]
  stop=0;
 80022ce:	4a78      	ldr	r2, [pc, #480]	; (80024b0 <main+0x26c>)
 80022d0:	7813      	ldrb	r3, [r2, #0]
 80022d2:	f36f 03c3 	bfc	r3, #3, #1
 80022d6:	7013      	strb	r3, [r2, #0]
  duty=0;
 80022d8:	4b76      	ldr	r3, [pc, #472]	; (80024b4 <main+0x270>)
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
  espConnected=0;
 80022de:	4a76      	ldr	r2, [pc, #472]	; (80024b8 <main+0x274>)
 80022e0:	7813      	ldrb	r3, [r2, #0]
 80022e2:	f36f 0300 	bfc	r3, #0, #1
 80022e6:	7013      	strb	r3, [r2, #0]
  sendALIVE=0;
 80022e8:	4a73      	ldr	r2, [pc, #460]	; (80024b8 <main+0x274>)
 80022ea:	7813      	ldrb	r3, [r2, #0]
 80022ec:	f36f 0341 	bfc	r3, #1, #1
 80022f0:	7013      	strb	r3, [r2, #0]

  PWM_motor1.u32=0;
 80022f2:	4b72      	ldr	r3, [pc, #456]	; (80024bc <main+0x278>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
  PWM_motor2.u32=0;
 80022f8:	4b71      	ldr	r3, [pc, #452]	; (80024c0 <main+0x27c>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
  time100ms=10;
 80022fe:	4b71      	ldr	r3, [pc, #452]	; (80024c4 <main+0x280>)
 8002300:	220a      	movs	r2, #10
 8002302:	701a      	strb	r2, [r3, #0]
  time10ms=1;
 8002304:	4b70      	ldr	r3, [pc, #448]	; (80024c8 <main+0x284>)
 8002306:	2201      	movs	r2, #1
 8002308:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(ON100MS){
 800230a:	4b69      	ldr	r3, [pc, #420]	; (80024b0 <main+0x26c>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002312:	b2db      	uxtb	r3, r3
 8002314:	2b00      	cmp	r3, #0
 8002316:	d032      	beq.n	800237e <main+0x13a>
	  	 		ON100MS=0;
 8002318:	4a65      	ldr	r2, [pc, #404]	; (80024b0 <main+0x26c>)
 800231a:	7813      	ldrb	r3, [r2, #0]
 800231c:	f36f 0341 	bfc	r3, #1, #1
 8002320:	7013      	strb	r3, [r2, #0]
	  	 	  	if(timeout1>0)
 8002322:	4b61      	ldr	r3, [pc, #388]	; (80024a8 <main+0x264>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d005      	beq.n	8002336 <main+0xf2>
	  	 	  		timeout1--;
 800232a:	4b5f      	ldr	r3, [pc, #380]	; (80024a8 <main+0x264>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	3b01      	subs	r3, #1
 8002330:	b2da      	uxtb	r2, r3
 8002332:	4b5d      	ldr	r3, [pc, #372]	; (80024a8 <main+0x264>)
 8002334:	701a      	strb	r2, [r3, #0]
	  	 		if(timeout2>0)
 8002336:	4b5a      	ldr	r3, [pc, #360]	; (80024a0 <main+0x25c>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d005      	beq.n	800234a <main+0x106>
	  	 			timeout2--;
 800233e:	4b58      	ldr	r3, [pc, #352]	; (80024a0 <main+0x25c>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	3b01      	subs	r3, #1
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4b56      	ldr	r3, [pc, #344]	; (80024a0 <main+0x25c>)
 8002348:	701a      	strb	r2, [r3, #0]
	  	 		if(jobTime.u32>0)
 800234a:	4b60      	ldr	r3, [pc, #384]	; (80024cc <main+0x288>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d004      	beq.n	800235c <main+0x118>
	  	 			jobTime.u32--;
 8002352:	4b5e      	ldr	r3, [pc, #376]	; (80024cc <main+0x288>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	3b01      	subs	r3, #1
 8002358:	4a5c      	ldr	r2, [pc, #368]	; (80024cc <main+0x288>)
 800235a:	6013      	str	r3, [r2, #0]
	  	 		if((timeToSendAlive>0)&&(espConnected))
 800235c:	4b51      	ldr	r3, [pc, #324]	; (80024a4 <main+0x260>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d00c      	beq.n	800237e <main+0x13a>
 8002364:	4b54      	ldr	r3, [pc, #336]	; (80024b8 <main+0x274>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d005      	beq.n	800237e <main+0x13a>
	  	 			timeToSendAlive--;
 8002372:	4b4c      	ldr	r3, [pc, #304]	; (80024a4 <main+0x260>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	3b01      	subs	r3, #1
 8002378:	b2da      	uxtb	r2, r3
 800237a:	4b4a      	ldr	r3, [pc, #296]	; (80024a4 <main+0x260>)
 800237c:	701a      	strb	r2, [r3, #0]
	  	  }

	  if(ON10MS){
 800237e:	4b4c      	ldr	r3, [pc, #304]	; (80024b0 <main+0x26c>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d018      	beq.n	80023be <main+0x17a>
		  ON10MS=0;
 800238c:	4a48      	ldr	r2, [pc, #288]	; (80024b0 <main+0x26c>)
 800238e:	7813      	ldrb	r3, [r2, #0]
 8002390:	f36f 0382 	bfc	r3, #2, #1
 8002394:	7013      	strb	r3, [r2, #0]
		  if(timeoutADC>0){
 8002396:	4b45      	ldr	r3, [pc, #276]	; (80024ac <main+0x268>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d005      	beq.n	80023aa <main+0x166>
			  timeoutADC--;
 800239e:	4b43      	ldr	r3, [pc, #268]	; (80024ac <main+0x268>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	4b41      	ldr	r3, [pc, #260]	; (80024ac <main+0x268>)
 80023a8:	701a      	strb	r2, [r3, #0]
		  }
		  if(timeoutPID>0){
 80023aa:	4b49      	ldr	r3, [pc, #292]	; (80024d0 <main+0x28c>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <main+0x17a>
		  		timeoutPID--;
 80023b2:	4b47      	ldr	r3, [pc, #284]	; (80024d0 <main+0x28c>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4b45      	ldr	r3, [pc, #276]	; (80024d0 <main+0x28c>)
 80023bc:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  	  if( (!timeToSendAlive) && (espConnected) ){
 80023be:	4b39      	ldr	r3, [pc, #228]	; (80024a4 <main+0x260>)
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d118      	bne.n	80023f8 <main+0x1b4>
 80023c6:	4b3c      	ldr	r3, [pc, #240]	; (80024b8 <main+0x274>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d011      	beq.n	80023f8 <main+0x1b4>
	  		  sendALIVE=1;
 80023d4:	4a38      	ldr	r2, [pc, #224]	; (80024b8 <main+0x274>)
 80023d6:	7813      	ldrb	r3, [r2, #0]
 80023d8:	f043 0302 	orr.w	r3, r3, #2
 80023dc:	7013      	strb	r3, [r2, #0]
	  		  espReadyToRecieve=0;
 80023de:	4a34      	ldr	r2, [pc, #208]	; (80024b0 <main+0x26c>)
 80023e0:	7813      	ldrb	r3, [r2, #0]
 80023e2:	f36f 1345 	bfc	r3, #5, #1
 80023e6:	7013      	strb	r3, [r2, #0]
	  		  timeToSendAlive=50;
 80023e8:	4b2e      	ldr	r3, [pc, #184]	; (80024a4 <main+0x260>)
 80023ea:	2232      	movs	r2, #50	; 0x32
 80023ec:	701a      	strb	r2, [r3, #0]
	  		  readyToSend=1;
 80023ee:	4a30      	ldr	r2, [pc, #192]	; (80024b0 <main+0x26c>)
 80023f0:	7813      	ldrb	r3, [r2, #0]
 80023f2:	f043 0310 	orr.w	r3, r3, #16
 80023f6:	7013      	strb	r3, [r2, #0]
	  	  }

	  	  if(sendALIVE){
 80023f8:	4b2f      	ldr	r3, [pc, #188]	; (80024b8 <main+0x274>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d002      	beq.n	800240c <main+0x1c8>
	  	  	udpCom(0);
 8002406:	2000      	movs	r0, #0
 8002408:	f7ff f86c 	bl	80014e4 <udpCom>
	  	  }

	  	  if(calibADC && !CALIBRADO){
 800240c:	4b31      	ldr	r3, [pc, #196]	; (80024d4 <main+0x290>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d008      	beq.n	8002426 <main+0x1e2>
 8002414:	4b30      	ldr	r3, [pc, #192]	; (80024d8 <main+0x294>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d104      	bne.n	8002426 <main+0x1e2>
	  		calibrarADC();
 800241c:	f7ff fe78 	bl	8002110 <calibrarADC>
	  		CALIBRADO=1;
 8002420:	4b2d      	ldr	r3, [pc, #180]	; (80024d8 <main+0x294>)
 8002422:	2201      	movs	r2, #1
 8002424:	701a      	strb	r2, [r3, #0]
	  	  }

	  	switch(duty){
 8002426:	4b23      	ldr	r3, [pc, #140]	; (80024b4 <main+0x270>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d021      	beq.n	8002472 <main+0x22e>
 800242e:	2b02      	cmp	r3, #2
 8002430:	dc22      	bgt.n	8002478 <main+0x234>
 8002432:	2b00      	cmp	r3, #0
 8002434:	d002      	beq.n	800243c <main+0x1f8>
 8002436:	2b01      	cmp	r3, #1
 8002438:	d018      	beq.n	800246c <main+0x228>
 800243a:	e01d      	b.n	8002478 <main+0x234>
	  		case 0:
	  			if(!timeout1){
 800243c:	4b1a      	ldr	r3, [pc, #104]	; (80024a8 <main+0x264>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d118      	bne.n	8002476 <main+0x232>
	  				initEsp();
 8002444:	f7fe f8fa 	bl	800063c <initEsp>
	  				HAL_UART_Receive_IT(&huart1, (uint8_t *)&buf_rx[indRX_W], 1);
 8002448:	4b24      	ldr	r3, [pc, #144]	; (80024dc <main+0x298>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	b2db      	uxtb	r3, r3
 800244e:	461a      	mov	r2, r3
 8002450:	4b23      	ldr	r3, [pc, #140]	; (80024e0 <main+0x29c>)
 8002452:	4413      	add	r3, r2
 8002454:	2201      	movs	r2, #1
 8002456:	4619      	mov	r1, r3
 8002458:	4822      	ldr	r0, [pc, #136]	; (80024e4 <main+0x2a0>)
 800245a:	f003 ff7c 	bl	8006356 <HAL_UART_Receive_IT>
	  				duty++;
 800245e:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <main+0x270>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	3301      	adds	r3, #1
 8002464:	b2da      	uxtb	r2, r3
 8002466:	4b13      	ldr	r3, [pc, #76]	; (80024b4 <main+0x270>)
 8002468:	701a      	strb	r2, [r3, #0]
	  			}
	  		break;
 800246a:	e004      	b.n	8002476 <main+0x232>
	  		case 1:
	  			initEsp();
 800246c:	f7fe f8e6 	bl	800063c <initEsp>
	  		break;
 8002470:	e002      	b.n	8002478 <main+0x234>
	  		case 2:
	  			//udpCom(0);
	  			//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	  		break;
 8002472:	bf00      	nop
 8002474:	e000      	b.n	8002478 <main+0x234>
	  		break;
 8002476:	bf00      	nop
	  	}

	  	if(!timeoutADC){
 8002478:	4b0c      	ldr	r3, [pc, #48]	; (80024ac <main+0x268>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d13d      	bne.n	80024fc <main+0x2b8>


	  		if(calibADC){
 8002480:	4b14      	ldr	r3, [pc, #80]	; (80024d4 <main+0x290>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d031      	beq.n	80024ec <main+0x2a8>
	  		  	leerADC();
 8002488:	f7ff fb8a 	bl	8001ba0 <leerADC>
	  		  	calibrarVal();
 800248c:	f7ff fea8 	bl	80021e0 <calibrarVal>
	  		  	findLine(valueADCCAL);
 8002490:	4815      	ldr	r0, [pc, #84]	; (80024e8 <main+0x2a4>)
 8002492:	f7ff fc4f 	bl	8001d34 <findLine>
 8002496:	e02e      	b.n	80024f6 <main+0x2b2>
 8002498:	2000011c 	.word	0x2000011c
 800249c:	200000d4 	.word	0x200000d4
 80024a0:	2000060a 	.word	0x2000060a
 80024a4:	20000610 	.word	0x20000610
 80024a8:	20000609 	.word	0x20000609
 80024ac:	2000060b 	.word	0x2000060b
 80024b0:	20000674 	.word	0x20000674
 80024b4:	20000604 	.word	0x20000604
 80024b8:	20000678 	.word	0x20000678
 80024bc:	20000618 	.word	0x20000618
 80024c0:	2000061c 	.word	0x2000061c
 80024c4:	200005fb 	.word	0x200005fb
 80024c8:	200005fc 	.word	0x200005fc
 80024cc:	20000620 	.word	0x20000620
 80024d0:	2000060c 	.word	0x2000060c
 80024d4:	20000002 	.word	0x20000002
 80024d8:	20000615 	.word	0x20000615
 80024dc:	200005fd 	.word	0x200005fd
 80024e0:	200001ec 	.word	0x200001ec
 80024e4:	20000164 	.word	0x20000164
 80024e8:	20000648 	.word	0x20000648
	  		}else{
	  			leerADC();
 80024ec:	f7ff fb58 	bl	8001ba0 <leerADC>
	  			findLine(valueADC);
 80024f0:	4831      	ldr	r0, [pc, #196]	; (80025b8 <main+0x374>)
 80024f2:	f7ff fc1f 	bl	8001d34 <findLine>
	  		}
	  		//findLine(valueADC);
	  		timeoutADC=3;
 80024f6:	4b31      	ldr	r3, [pc, #196]	; (80025bc <main+0x378>)
 80024f8:	2203      	movs	r2, #3
 80024fa:	701a      	strb	r2, [r3, #0]
	  	}

	  	if((race)&&(!timeoutPID)){
 80024fc:	4b30      	ldr	r3, [pc, #192]	; (80025c0 <main+0x37c>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d00e      	beq.n	8002528 <main+0x2e4>
 800250a:	4b2e      	ldr	r3, [pc, #184]	; (80025c4 <main+0x380>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10a      	bne.n	8002528 <main+0x2e4>
	  		  	calcPID(PWM_motor1.u32,PWM_motor2.u32);
 8002512:	4b2d      	ldr	r3, [pc, #180]	; (80025c8 <main+0x384>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a2d      	ldr	r2, [pc, #180]	; (80025cc <main+0x388>)
 8002518:	6812      	ldr	r2, [r2, #0]
 800251a:	4611      	mov	r1, r2
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff fd45 	bl	8001fac <calcPID>
	  		  	timeoutPID=2;
 8002522:	4b28      	ldr	r3, [pc, #160]	; (80025c4 <main+0x380>)
 8002524:	2202      	movs	r2, #2
 8002526:	701a      	strb	r2, [r3, #0]
	  	}


	  		if( ( ( (!jobTime.u32) && (killRace) ) ) || (stop) ) {
 8002528:	4b29      	ldr	r3, [pc, #164]	; (80025d0 <main+0x38c>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d106      	bne.n	800253e <main+0x2fa>
 8002530:	4b23      	ldr	r3, [pc, #140]	; (80025c0 <main+0x37c>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d106      	bne.n	800254c <main+0x308>
 800253e:	4b20      	ldr	r3, [pc, #128]	; (80025c0 <main+0x37c>)
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b00      	cmp	r3, #0
 800254a:	d01e      	beq.n	800258a <main+0x346>
	  				  stop=0;
 800254c:	4a1c      	ldr	r2, [pc, #112]	; (80025c0 <main+0x37c>)
 800254e:	7813      	ldrb	r3, [r2, #0]
 8002550:	f36f 03c3 	bfc	r3, #3, #1
 8002554:	7013      	strb	r3, [r2, #0]
	  				  race=0;
 8002556:	4a1a      	ldr	r2, [pc, #104]	; (80025c0 <main+0x37c>)
 8002558:	7813      	ldrb	r3, [r2, #0]
 800255a:	f36f 0300 	bfc	r3, #0, #1
 800255e:	7013      	strb	r3, [r2, #0]
	  				  killRace=0;
 8002560:	4a17      	ldr	r2, [pc, #92]	; (80025c0 <main+0x37c>)
 8002562:	7813      	ldrb	r3, [r2, #0]
 8002564:	f36f 1386 	bfc	r3, #6, #1
 8002568:	7013      	strb	r3, [r2, #0]
	  				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 800256a:	4b1a      	ldr	r3, [pc, #104]	; (80025d4 <main+0x390>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2200      	movs	r2, #0
 8002570:	635a      	str	r2, [r3, #52]	; 0x34
	  				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
 8002572:	4b18      	ldr	r3, [pc, #96]	; (80025d4 <main+0x390>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2200      	movs	r2, #0
 8002578:	639a      	str	r2, [r3, #56]	; 0x38
	  				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 800257a:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <main+0x390>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2200      	movs	r2, #0
 8002580:	63da      	str	r2, [r3, #60]	; 0x3c
	  				__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 8002582:	4b14      	ldr	r3, [pc, #80]	; (80025d4 <main+0x390>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2200      	movs	r2, #0
 8002588:	641a      	str	r2, [r3, #64]	; 0x40
	  		}

	  		if(indTX_R!=indTX_W){
 800258a:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <main+0x394>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	b2da      	uxtb	r2, r3
 8002590:	4b12      	ldr	r3, [pc, #72]	; (80025dc <main+0x398>)
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	b2db      	uxtb	r3, r3
 8002596:	429a      	cmp	r2, r3
 8002598:	d001      	beq.n	800259e <main+0x35a>
	  			uart();
 800259a:	f7fe f829 	bl	80005f0 <uart>
	  		}

	  		if(indRX_R!=indRX_W){
 800259e:	4b10      	ldr	r3, [pc, #64]	; (80025e0 <main+0x39c>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <main+0x3a0>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	429a      	cmp	r2, r3
 80025ac:	f43f aead 	beq.w	800230a <main+0xc6>
	  			recibirmensaje();
 80025b0:	f7fe f948 	bl	8000844 <recibirmensaje>
	  if(ON100MS){
 80025b4:	e6a9      	b.n	800230a <main+0xc6>
 80025b6:	bf00      	nop
 80025b8:	20000628 	.word	0x20000628
 80025bc:	2000060b 	.word	0x2000060b
 80025c0:	20000674 	.word	0x20000674
 80025c4:	2000060c 	.word	0x2000060c
 80025c8:	20000618 	.word	0x20000618
 80025cc:	2000061c 	.word	0x2000061c
 80025d0:	20000620 	.word	0x20000620
 80025d4:	200000d4 	.word	0x200000d4
 80025d8:	20000600 	.word	0x20000600
 80025dc:	200005ff 	.word	0x200005ff
 80025e0:	200005fe 	.word	0x200005fe
 80025e4:	200005fd 	.word	0x200005fd

080025e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b094      	sub	sp, #80	; 0x50
 80025ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025ee:	f107 0320 	add.w	r3, r7, #32
 80025f2:	2230      	movs	r2, #48	; 0x30
 80025f4:	2100      	movs	r1, #0
 80025f6:	4618      	mov	r0, r3
 80025f8:	f004 fe0a 	bl	8007210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025fc:	f107 030c 	add.w	r3, r7, #12
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]
 800260a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800260c:	2300      	movs	r3, #0
 800260e:	60bb      	str	r3, [r7, #8]
 8002610:	4b29      	ldr	r3, [pc, #164]	; (80026b8 <SystemClock_Config+0xd0>)
 8002612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002614:	4a28      	ldr	r2, [pc, #160]	; (80026b8 <SystemClock_Config+0xd0>)
 8002616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800261a:	6413      	str	r3, [r2, #64]	; 0x40
 800261c:	4b26      	ldr	r3, [pc, #152]	; (80026b8 <SystemClock_Config+0xd0>)
 800261e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002624:	60bb      	str	r3, [r7, #8]
 8002626:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002628:	2300      	movs	r3, #0
 800262a:	607b      	str	r3, [r7, #4]
 800262c:	4b23      	ldr	r3, [pc, #140]	; (80026bc <SystemClock_Config+0xd4>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002634:	4a21      	ldr	r2, [pc, #132]	; (80026bc <SystemClock_Config+0xd4>)
 8002636:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800263a:	6013      	str	r3, [r2, #0]
 800263c:	4b1f      	ldr	r3, [pc, #124]	; (80026bc <SystemClock_Config+0xd4>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002644:	607b      	str	r3, [r7, #4]
 8002646:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002648:	2302      	movs	r3, #2
 800264a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800264c:	2301      	movs	r3, #1
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002650:	2310      	movs	r3, #16
 8002652:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002654:	2302      	movs	r3, #2
 8002656:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002658:	2300      	movs	r3, #0
 800265a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800265c:	2310      	movs	r3, #16
 800265e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002660:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002664:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002666:	2304      	movs	r3, #4
 8002668:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800266a:	2307      	movs	r3, #7
 800266c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800266e:	f107 0320 	add.w	r3, r7, #32
 8002672:	4618      	mov	r0, r3
 8002674:	f002 f96c 	bl	8004950 <HAL_RCC_OscConfig>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800267e:	f000 fa99 	bl	8002bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002682:	230f      	movs	r3, #15
 8002684:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002686:	2302      	movs	r3, #2
 8002688:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800268e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002692:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002694:	2300      	movs	r3, #0
 8002696:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002698:	f107 030c 	add.w	r3, r7, #12
 800269c:	2102      	movs	r1, #2
 800269e:	4618      	mov	r0, r3
 80026a0:	f002 fbce 	bl	8004e40 <HAL_RCC_ClockConfig>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80026aa:	f000 fa83 	bl	8002bb4 <Error_Handler>
  }
}
 80026ae:	bf00      	nop
 80026b0:	3750      	adds	r7, #80	; 0x50
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40007000 	.word	0x40007000

080026c0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026c6:	463b      	mov	r3, r7
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80026d2:	4b52      	ldr	r3, [pc, #328]	; (800281c <MX_ADC1_Init+0x15c>)
 80026d4:	4a52      	ldr	r2, [pc, #328]	; (8002820 <MX_ADC1_Init+0x160>)
 80026d6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80026d8:	4b50      	ldr	r3, [pc, #320]	; (800281c <MX_ADC1_Init+0x15c>)
 80026da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80026de:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026e0:	4b4e      	ldr	r3, [pc, #312]	; (800281c <MX_ADC1_Init+0x15c>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80026e6:	4b4d      	ldr	r3, [pc, #308]	; (800281c <MX_ADC1_Init+0x15c>)
 80026e8:	2201      	movs	r2, #1
 80026ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80026ec:	4b4b      	ldr	r3, [pc, #300]	; (800281c <MX_ADC1_Init+0x15c>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026f2:	4b4a      	ldr	r3, [pc, #296]	; (800281c <MX_ADC1_Init+0x15c>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026fa:	4b48      	ldr	r3, [pc, #288]	; (800281c <MX_ADC1_Init+0x15c>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002700:	4b46      	ldr	r3, [pc, #280]	; (800281c <MX_ADC1_Init+0x15c>)
 8002702:	4a48      	ldr	r2, [pc, #288]	; (8002824 <MX_ADC1_Init+0x164>)
 8002704:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002706:	4b45      	ldr	r3, [pc, #276]	; (800281c <MX_ADC1_Init+0x15c>)
 8002708:	2200      	movs	r2, #0
 800270a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 800270c:	4b43      	ldr	r3, [pc, #268]	; (800281c <MX_ADC1_Init+0x15c>)
 800270e:	2208      	movs	r2, #8
 8002710:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002712:	4b42      	ldr	r3, [pc, #264]	; (800281c <MX_ADC1_Init+0x15c>)
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800271a:	4b40      	ldr	r3, [pc, #256]	; (800281c <MX_ADC1_Init+0x15c>)
 800271c:	2200      	movs	r2, #0
 800271e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002720:	483e      	ldr	r0, [pc, #248]	; (800281c <MX_ADC1_Init+0x15c>)
 8002722:	f000 fd3d 	bl	80031a0 <HAL_ADC_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800272c:	f000 fa42 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002730:	2300      	movs	r3, #0
 8002732:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002734:	2301      	movs	r3, #1
 8002736:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002738:	2301      	movs	r3, #1
 800273a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800273c:	463b      	mov	r3, r7
 800273e:	4619      	mov	r1, r3
 8002740:	4836      	ldr	r0, [pc, #216]	; (800281c <MX_ADC1_Init+0x15c>)
 8002742:	f000 ff8f 	bl	8003664 <HAL_ADC_ConfigChannel>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800274c:	f000 fa32 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002750:	2301      	movs	r3, #1
 8002752:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002754:	2302      	movs	r3, #2
 8002756:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002758:	463b      	mov	r3, r7
 800275a:	4619      	mov	r1, r3
 800275c:	482f      	ldr	r0, [pc, #188]	; (800281c <MX_ADC1_Init+0x15c>)
 800275e:	f000 ff81 	bl	8003664 <HAL_ADC_ConfigChannel>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002768:	f000 fa24 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800276c:	2304      	movs	r3, #4
 800276e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002770:	2303      	movs	r3, #3
 8002772:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002774:	463b      	mov	r3, r7
 8002776:	4619      	mov	r1, r3
 8002778:	4828      	ldr	r0, [pc, #160]	; (800281c <MX_ADC1_Init+0x15c>)
 800277a:	f000 ff73 	bl	8003664 <HAL_ADC_ConfigChannel>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8002784:	f000 fa16 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002788:	2308      	movs	r3, #8
 800278a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800278c:	2304      	movs	r3, #4
 800278e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002790:	463b      	mov	r3, r7
 8002792:	4619      	mov	r1, r3
 8002794:	4821      	ldr	r0, [pc, #132]	; (800281c <MX_ADC1_Init+0x15c>)
 8002796:	f000 ff65 	bl	8003664 <HAL_ADC_ConfigChannel>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80027a0:	f000 fa08 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80027a4:	230a      	movs	r3, #10
 80027a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80027a8:	2305      	movs	r3, #5
 80027aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027ac:	463b      	mov	r3, r7
 80027ae:	4619      	mov	r1, r3
 80027b0:	481a      	ldr	r0, [pc, #104]	; (800281c <MX_ADC1_Init+0x15c>)
 80027b2:	f000 ff57 	bl	8003664 <HAL_ADC_ConfigChannel>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80027bc:	f000 f9fa 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80027c0:	230b      	movs	r3, #11
 80027c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80027c4:	2306      	movs	r3, #6
 80027c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027c8:	463b      	mov	r3, r7
 80027ca:	4619      	mov	r1, r3
 80027cc:	4813      	ldr	r0, [pc, #76]	; (800281c <MX_ADC1_Init+0x15c>)
 80027ce:	f000 ff49 	bl	8003664 <HAL_ADC_ConfigChannel>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80027d8:	f000 f9ec 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80027dc:	230c      	movs	r3, #12
 80027de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80027e0:	2307      	movs	r3, #7
 80027e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027e4:	463b      	mov	r3, r7
 80027e6:	4619      	mov	r1, r3
 80027e8:	480c      	ldr	r0, [pc, #48]	; (800281c <MX_ADC1_Init+0x15c>)
 80027ea:	f000 ff3b 	bl	8003664 <HAL_ADC_ConfigChannel>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80027f4:	f000 f9de 	bl	8002bb4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80027f8:	230d      	movs	r3, #13
 80027fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80027fc:	2308      	movs	r3, #8
 80027fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002800:	463b      	mov	r3, r7
 8002802:	4619      	mov	r1, r3
 8002804:	4805      	ldr	r0, [pc, #20]	; (800281c <MX_ADC1_Init+0x15c>)
 8002806:	f000 ff2d 	bl	8003664 <HAL_ADC_ConfigChannel>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8002810:	f000 f9d0 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	2000002c 	.word	0x2000002c
 8002820:	40012000 	.word	0x40012000
 8002824:	0f000001 	.word	0x0f000001

08002828 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08e      	sub	sp, #56	; 0x38
 800282c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800282e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002832:	2200      	movs	r2, #0
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	605a      	str	r2, [r3, #4]
 8002838:	609a      	str	r2, [r3, #8]
 800283a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800283c:	f107 0320 	add.w	r3, r7, #32
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002846:	1d3b      	adds	r3, r7, #4
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	60da      	str	r2, [r3, #12]
 8002852:	611a      	str	r2, [r3, #16]
 8002854:	615a      	str	r2, [r3, #20]
 8002856:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002858:	4b3c      	ldr	r3, [pc, #240]	; (800294c <MX_TIM3_Init+0x124>)
 800285a:	4a3d      	ldr	r2, [pc, #244]	; (8002950 <MX_TIM3_Init+0x128>)
 800285c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 800285e:	4b3b      	ldr	r3, [pc, #236]	; (800294c <MX_TIM3_Init+0x124>)
 8002860:	2263      	movs	r2, #99	; 0x63
 8002862:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002864:	4b39      	ldr	r3, [pc, #228]	; (800294c <MX_TIM3_Init+0x124>)
 8002866:	2200      	movs	r2, #0
 8002868:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 210;
 800286a:	4b38      	ldr	r3, [pc, #224]	; (800294c <MX_TIM3_Init+0x124>)
 800286c:	22d2      	movs	r2, #210	; 0xd2
 800286e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002870:	4b36      	ldr	r3, [pc, #216]	; (800294c <MX_TIM3_Init+0x124>)
 8002872:	2200      	movs	r2, #0
 8002874:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002876:	4b35      	ldr	r3, [pc, #212]	; (800294c <MX_TIM3_Init+0x124>)
 8002878:	2200      	movs	r2, #0
 800287a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800287c:	4833      	ldr	r0, [pc, #204]	; (800294c <MX_TIM3_Init+0x124>)
 800287e:	f002 fcff 	bl	8005280 <HAL_TIM_Base_Init>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002888:	f000 f994 	bl	8002bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800288c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002890:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002892:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002896:	4619      	mov	r1, r3
 8002898:	482c      	ldr	r0, [pc, #176]	; (800294c <MX_TIM3_Init+0x124>)
 800289a:	f003 f8d1 	bl	8005a40 <HAL_TIM_ConfigClockSource>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80028a4:	f000 f986 	bl	8002bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028a8:	4828      	ldr	r0, [pc, #160]	; (800294c <MX_TIM3_Init+0x124>)
 80028aa:	f002 fdf5 	bl	8005498 <HAL_TIM_PWM_Init>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80028b4:	f000 f97e 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028b8:	2300      	movs	r3, #0
 80028ba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028bc:	2300      	movs	r3, #0
 80028be:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028c0:	f107 0320 	add.w	r3, r7, #32
 80028c4:	4619      	mov	r1, r3
 80028c6:	4821      	ldr	r0, [pc, #132]	; (800294c <MX_TIM3_Init+0x124>)
 80028c8:	f003 fc76 	bl	80061b8 <HAL_TIMEx_MasterConfigSynchronization>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80028d2:	f000 f96f 	bl	8002bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028d6:	2360      	movs	r3, #96	; 0x60
 80028d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028da:	2300      	movs	r3, #0
 80028dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028de:	2300      	movs	r3, #0
 80028e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028e6:	1d3b      	adds	r3, r7, #4
 80028e8:	2200      	movs	r2, #0
 80028ea:	4619      	mov	r1, r3
 80028ec:	4817      	ldr	r0, [pc, #92]	; (800294c <MX_TIM3_Init+0x124>)
 80028ee:	f002 ffe5 	bl	80058bc <HAL_TIM_PWM_ConfigChannel>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80028f8:	f000 f95c 	bl	8002bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028fc:	1d3b      	adds	r3, r7, #4
 80028fe:	2204      	movs	r2, #4
 8002900:	4619      	mov	r1, r3
 8002902:	4812      	ldr	r0, [pc, #72]	; (800294c <MX_TIM3_Init+0x124>)
 8002904:	f002 ffda 	bl	80058bc <HAL_TIM_PWM_ConfigChannel>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 800290e:	f000 f951 	bl	8002bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002912:	1d3b      	adds	r3, r7, #4
 8002914:	2208      	movs	r2, #8
 8002916:	4619      	mov	r1, r3
 8002918:	480c      	ldr	r0, [pc, #48]	; (800294c <MX_TIM3_Init+0x124>)
 800291a:	f002 ffcf 	bl	80058bc <HAL_TIM_PWM_ConfigChannel>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 8002924:	f000 f946 	bl	8002bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	220c      	movs	r2, #12
 800292c:	4619      	mov	r1, r3
 800292e:	4807      	ldr	r0, [pc, #28]	; (800294c <MX_TIM3_Init+0x124>)
 8002930:	f002 ffc4 	bl	80058bc <HAL_TIM_PWM_ConfigChannel>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 800293a:	f000 f93b 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800293e:	4803      	ldr	r0, [pc, #12]	; (800294c <MX_TIM3_Init+0x124>)
 8002940:	f000 fa66 	bl	8002e10 <HAL_TIM_MspPostInit>

}
 8002944:	bf00      	nop
 8002946:	3738      	adds	r7, #56	; 0x38
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	200000d4 	.word	0x200000d4
 8002950:	40000400 	.word	0x40000400

08002954 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800295a:	f107 0308 	add.w	r3, r7, #8
 800295e:	2200      	movs	r2, #0
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	605a      	str	r2, [r3, #4]
 8002964:	609a      	str	r2, [r3, #8]
 8002966:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002968:	463b      	mov	r3, r7
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002970:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <MX_TIM4_Init+0x94>)
 8002972:	4a1e      	ldr	r2, [pc, #120]	; (80029ec <MX_TIM4_Init+0x98>)
 8002974:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 100;
 8002976:	4b1c      	ldr	r3, [pc, #112]	; (80029e8 <MX_TIM4_Init+0x94>)
 8002978:	2264      	movs	r2, #100	; 0x64
 800297a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800297c:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <MX_TIM4_Init+0x94>)
 800297e:	2200      	movs	r2, #0
 8002980:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8400;
 8002982:	4b19      	ldr	r3, [pc, #100]	; (80029e8 <MX_TIM4_Init+0x94>)
 8002984:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8002988:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800298a:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <MX_TIM4_Init+0x94>)
 800298c:	2200      	movs	r2, #0
 800298e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002990:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <MX_TIM4_Init+0x94>)
 8002992:	2200      	movs	r2, #0
 8002994:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002996:	4814      	ldr	r0, [pc, #80]	; (80029e8 <MX_TIM4_Init+0x94>)
 8002998:	f002 fc72 	bl	8005280 <HAL_TIM_Base_Init>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80029a2:	f000 f907 	bl	8002bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029ac:	f107 0308 	add.w	r3, r7, #8
 80029b0:	4619      	mov	r1, r3
 80029b2:	480d      	ldr	r0, [pc, #52]	; (80029e8 <MX_TIM4_Init+0x94>)
 80029b4:	f003 f844 	bl	8005a40 <HAL_TIM_ConfigClockSource>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80029be:	f000 f8f9 	bl	8002bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029c2:	2300      	movs	r3, #0
 80029c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c6:	2300      	movs	r3, #0
 80029c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029ca:	463b      	mov	r3, r7
 80029cc:	4619      	mov	r1, r3
 80029ce:	4806      	ldr	r0, [pc, #24]	; (80029e8 <MX_TIM4_Init+0x94>)
 80029d0:	f003 fbf2 	bl	80061b8 <HAL_TIMEx_MasterConfigSynchronization>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80029da:	f000 f8eb 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80029de:	bf00      	nop
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	2000011c 	.word	0x2000011c
 80029ec:	40000800 	.word	0x40000800

080029f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029f4:	4b11      	ldr	r3, [pc, #68]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 80029f6:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <MX_USART1_UART_Init+0x50>)
 80029f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029fa:	4b10      	ldr	r3, [pc, #64]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 80029fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a00:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a02:	4b0e      	ldr	r3, [pc, #56]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a08:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a0e:	4b0b      	ldr	r3, [pc, #44]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a14:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 8002a16:	220c      	movs	r2, #12
 8002a18:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a1a:	4b08      	ldr	r3, [pc, #32]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a20:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a26:	4805      	ldr	r0, [pc, #20]	; (8002a3c <MX_USART1_UART_Init+0x4c>)
 8002a28:	f003 fc48 	bl	80062bc <HAL_UART_Init>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a32:	f000 f8bf 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000164 	.word	0x20000164
 8002a40:	40011000 	.word	0x40011000

08002a44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a48:	4b11      	ldr	r3, [pc, #68]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a4a:	4a12      	ldr	r2, [pc, #72]	; (8002a94 <MX_USART2_UART_Init+0x50>)
 8002a4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a4e:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a56:	4b0e      	ldr	r3, [pc, #56]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a5c:	4b0c      	ldr	r3, [pc, #48]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a62:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a68:	4b09      	ldr	r3, [pc, #36]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a6a:	220c      	movs	r2, #12
 8002a6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a6e:	4b08      	ldr	r3, [pc, #32]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a74:	4b06      	ldr	r3, [pc, #24]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a7a:	4805      	ldr	r0, [pc, #20]	; (8002a90 <MX_USART2_UART_Init+0x4c>)
 8002a7c:	f003 fc1e 	bl	80062bc <HAL_UART_Init>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a86:	f000 f895 	bl	8002bb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a8a:	bf00      	nop
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	200001a8 	.word	0x200001a8
 8002a94:	40004400 	.word	0x40004400

08002a98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	607b      	str	r3, [r7, #4]
 8002aa2:	4b0c      	ldr	r3, [pc, #48]	; (8002ad4 <MX_DMA_Init+0x3c>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	4a0b      	ldr	r2, [pc, #44]	; (8002ad4 <MX_DMA_Init+0x3c>)
 8002aa8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002aac:	6313      	str	r3, [r2, #48]	; 0x30
 8002aae:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <MX_DMA_Init+0x3c>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ab6:	607b      	str	r3, [r7, #4]
 8002ab8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002aba:	2200      	movs	r2, #0
 8002abc:	2100      	movs	r1, #0
 8002abe:	2038      	movs	r0, #56	; 0x38
 8002ac0:	f001 f955 	bl	8003d6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002ac4:	2038      	movs	r0, #56	; 0x38
 8002ac6:	f001 f96e 	bl	8003da6 <HAL_NVIC_EnableIRQ>

}
 8002aca:	bf00      	nop
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40023800 	.word	0x40023800

08002ad8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08a      	sub	sp, #40	; 0x28
 8002adc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ade:	f107 0314 	add.w	r3, r7, #20
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	601a      	str	r2, [r3, #0]
 8002ae6:	605a      	str	r2, [r3, #4]
 8002ae8:	609a      	str	r2, [r3, #8]
 8002aea:	60da      	str	r2, [r3, #12]
 8002aec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	613b      	str	r3, [r7, #16]
 8002af2:	4b2d      	ldr	r3, [pc, #180]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af6:	4a2c      	ldr	r2, [pc, #176]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002af8:	f043 0304 	orr.w	r3, r3, #4
 8002afc:	6313      	str	r3, [r2, #48]	; 0x30
 8002afe:	4b2a      	ldr	r3, [pc, #168]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	f003 0304 	and.w	r3, r3, #4
 8002b06:	613b      	str	r3, [r7, #16]
 8002b08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	4b26      	ldr	r3, [pc, #152]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b12:	4a25      	ldr	r2, [pc, #148]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b18:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1a:	4b23      	ldr	r3, [pc, #140]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]
 8002b2a:	4b1f      	ldr	r3, [pc, #124]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	4a1e      	ldr	r2, [pc, #120]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	6313      	str	r3, [r2, #48]	; 0x30
 8002b36:	4b1c      	ldr	r3, [pc, #112]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	60bb      	str	r3, [r7, #8]
 8002b40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	607b      	str	r3, [r7, #4]
 8002b46:	4b18      	ldr	r3, [pc, #96]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4a:	4a17      	ldr	r2, [pc, #92]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b4c:	f043 0302 	orr.w	r3, r3, #2
 8002b50:	6313      	str	r3, [r2, #48]	; 0x30
 8002b52:	4b15      	ldr	r3, [pc, #84]	; (8002ba8 <MX_GPIO_Init+0xd0>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	607b      	str	r3, [r7, #4]
 8002b5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2120      	movs	r1, #32
 8002b62:	4812      	ldr	r0, [pc, #72]	; (8002bac <MX_GPIO_Init+0xd4>)
 8002b64:	f001 fec0 	bl	80048e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002b68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b6e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002b78:	f107 0314 	add.w	r3, r7, #20
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	480c      	ldr	r0, [pc, #48]	; (8002bb0 <MX_GPIO_Init+0xd8>)
 8002b80:	f001 fd2e 	bl	80045e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002b84:	2320      	movs	r3, #32
 8002b86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b90:	2300      	movs	r3, #0
 8002b92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002b94:	f107 0314 	add.w	r3, r7, #20
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4804      	ldr	r0, [pc, #16]	; (8002bac <MX_GPIO_Init+0xd4>)
 8002b9c:	f001 fd20 	bl	80045e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ba0:	bf00      	nop
 8002ba2:	3728      	adds	r7, #40	; 0x28
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40020000 	.word	0x40020000
 8002bb0:	40020800 	.word	0x40020800

08002bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb8:	b672      	cpsid	i
}
 8002bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bbc:	e7fe      	b.n	8002bbc <Error_Handler+0x8>
	...

08002bc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	607b      	str	r3, [r7, #4]
 8002bca:	4b10      	ldr	r3, [pc, #64]	; (8002c0c <HAL_MspInit+0x4c>)
 8002bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bce:	4a0f      	ldr	r2, [pc, #60]	; (8002c0c <HAL_MspInit+0x4c>)
 8002bd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd4:	6453      	str	r3, [r2, #68]	; 0x44
 8002bd6:	4b0d      	ldr	r3, [pc, #52]	; (8002c0c <HAL_MspInit+0x4c>)
 8002bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bde:	607b      	str	r3, [r7, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	603b      	str	r3, [r7, #0]
 8002be6:	4b09      	ldr	r3, [pc, #36]	; (8002c0c <HAL_MspInit+0x4c>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	4a08      	ldr	r2, [pc, #32]	; (8002c0c <HAL_MspInit+0x4c>)
 8002bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf2:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <HAL_MspInit+0x4c>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfa:	603b      	str	r3, [r7, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002bfe:	2007      	movs	r0, #7
 8002c00:	f001 f8aa 	bl	8003d58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c04:	bf00      	nop
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40023800 	.word	0x40023800

08002c10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08c      	sub	sp, #48	; 0x30
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c18:	f107 031c 	add.w	r3, r7, #28
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
 8002c26:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a4e      	ldr	r2, [pc, #312]	; (8002d68 <HAL_ADC_MspInit+0x158>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	f040 8095 	bne.w	8002d5e <HAL_ADC_MspInit+0x14e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c34:	2300      	movs	r3, #0
 8002c36:	61bb      	str	r3, [r7, #24]
 8002c38:	4b4c      	ldr	r3, [pc, #304]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3c:	4a4b      	ldr	r2, [pc, #300]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c42:	6453      	str	r3, [r2, #68]	; 0x44
 8002c44:	4b49      	ldr	r3, [pc, #292]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c4c:	61bb      	str	r3, [r7, #24]
 8002c4e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	4b45      	ldr	r3, [pc, #276]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c58:	4a44      	ldr	r2, [pc, #272]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c5a:	f043 0304 	orr.w	r3, r3, #4
 8002c5e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c60:	4b42      	ldr	r3, [pc, #264]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	617b      	str	r3, [r7, #20]
 8002c6a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	613b      	str	r3, [r7, #16]
 8002c70:	4b3e      	ldr	r3, [pc, #248]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c74:	4a3d      	ldr	r2, [pc, #244]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c76:	f043 0301 	orr.w	r3, r3, #1
 8002c7a:	6313      	str	r3, [r2, #48]	; 0x30
 8002c7c:	4b3b      	ldr	r3, [pc, #236]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	4b37      	ldr	r3, [pc, #220]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	4a36      	ldr	r2, [pc, #216]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c92:	f043 0302 	orr.w	r3, r3, #2
 8002c96:	6313      	str	r3, [r2, #48]	; 0x30
 8002c98:	4b34      	ldr	r3, [pc, #208]	; (8002d6c <HAL_ADC_MspInit+0x15c>)
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002ca4:	230f      	movs	r3, #15
 8002ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cac:	2300      	movs	r3, #0
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cb0:	f107 031c 	add.w	r3, r7, #28
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	482e      	ldr	r0, [pc, #184]	; (8002d70 <HAL_ADC_MspInit+0x160>)
 8002cb8:	f001 fc92 	bl	80045e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8002cbc:	2313      	movs	r3, #19
 8002cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cc8:	f107 031c 	add.w	r3, r7, #28
 8002ccc:	4619      	mov	r1, r3
 8002cce:	4829      	ldr	r0, [pc, #164]	; (8002d74 <HAL_ADC_MspInit+0x164>)
 8002cd0:	f001 fc86 	bl	80045e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cd8:	2303      	movs	r3, #3
 8002cda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ce0:	f107 031c 	add.w	r3, r7, #28
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	4824      	ldr	r0, [pc, #144]	; (8002d78 <HAL_ADC_MspInit+0x168>)
 8002ce8:	f001 fc7a 	bl	80045e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002cec:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002cee:	4a24      	ldr	r2, [pc, #144]	; (8002d80 <HAL_ADC_MspInit+0x170>)
 8002cf0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002cf2:	4b22      	ldr	r3, [pc, #136]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cf8:	4b20      	ldr	r3, [pc, #128]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cfe:	4b1f      	ldr	r3, [pc, #124]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002d04:	4b1d      	ldr	r3, [pc, #116]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d0a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d0c:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002d12:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d14:	4b19      	ldr	r3, [pc, #100]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d1a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002d1c:	4b17      	ldr	r3, [pc, #92]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d22:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002d24:	4b15      	ldr	r3, [pc, #84]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d2a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d2c:	4b13      	ldr	r3, [pc, #76]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002d32:	4812      	ldr	r0, [pc, #72]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d34:	f001 f852 	bl	8003ddc <HAL_DMA_Init>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <HAL_ADC_MspInit+0x132>
    {
      Error_Handler();
 8002d3e:	f7ff ff39 	bl	8002bb4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a0d      	ldr	r2, [pc, #52]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d46:	639a      	str	r2, [r3, #56]	; 0x38
 8002d48:	4a0c      	ldr	r2, [pc, #48]	; (8002d7c <HAL_ADC_MspInit+0x16c>)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002d4e:	2200      	movs	r2, #0
 8002d50:	2100      	movs	r1, #0
 8002d52:	2012      	movs	r0, #18
 8002d54:	f001 f80b 	bl	8003d6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002d58:	2012      	movs	r0, #18
 8002d5a:	f001 f824 	bl	8003da6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002d5e:	bf00      	nop
 8002d60:	3730      	adds	r7, #48	; 0x30
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40012000 	.word	0x40012000
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40020800 	.word	0x40020800
 8002d74:	40020000 	.word	0x40020000
 8002d78:	40020400 	.word	0x40020400
 8002d7c:	20000074 	.word	0x20000074
 8002d80:	40026410 	.word	0x40026410

08002d84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1c      	ldr	r2, [pc, #112]	; (8002e04 <HAL_TIM_Base_MspInit+0x80>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d116      	bne.n	8002dc4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	4b1b      	ldr	r3, [pc, #108]	; (8002e08 <HAL_TIM_Base_MspInit+0x84>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	4a1a      	ldr	r2, [pc, #104]	; (8002e08 <HAL_TIM_Base_MspInit+0x84>)
 8002da0:	f043 0302 	orr.w	r3, r3, #2
 8002da4:	6413      	str	r3, [r2, #64]	; 0x40
 8002da6:	4b18      	ldr	r3, [pc, #96]	; (8002e08 <HAL_TIM_Base_MspInit+0x84>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002db2:	2200      	movs	r2, #0
 8002db4:	2100      	movs	r1, #0
 8002db6:	201d      	movs	r0, #29
 8002db8:	f000 ffd9 	bl	8003d6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002dbc:	201d      	movs	r0, #29
 8002dbe:	f000 fff2 	bl	8003da6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002dc2:	e01a      	b.n	8002dfa <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM4)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a10      	ldr	r2, [pc, #64]	; (8002e0c <HAL_TIM_Base_MspInit+0x88>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d115      	bne.n	8002dfa <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <HAL_TIM_Base_MspInit+0x84>)
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd6:	4a0c      	ldr	r2, [pc, #48]	; (8002e08 <HAL_TIM_Base_MspInit+0x84>)
 8002dd8:	f043 0304 	orr.w	r3, r3, #4
 8002ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dde:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <HAL_TIM_Base_MspInit+0x84>)
 8002de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de2:	f003 0304 	and.w	r3, r3, #4
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002dea:	2200      	movs	r2, #0
 8002dec:	2100      	movs	r1, #0
 8002dee:	201e      	movs	r0, #30
 8002df0:	f000 ffbd 	bl	8003d6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002df4:	201e      	movs	r0, #30
 8002df6:	f000 ffd6 	bl	8003da6 <HAL_NVIC_EnableIRQ>
}
 8002dfa:	bf00      	nop
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40000400 	.word	0x40000400
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40000800 	.word	0x40000800

08002e10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b088      	sub	sp, #32
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e18:	f107 030c 	add.w	r3, r7, #12
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	609a      	str	r2, [r3, #8]
 8002e24:	60da      	str	r2, [r3, #12]
 8002e26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a12      	ldr	r2, [pc, #72]	; (8002e78 <HAL_TIM_MspPostInit+0x68>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d11e      	bne.n	8002e70 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e32:	2300      	movs	r3, #0
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	4b11      	ldr	r3, [pc, #68]	; (8002e7c <HAL_TIM_MspPostInit+0x6c>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	4a10      	ldr	r2, [pc, #64]	; (8002e7c <HAL_TIM_MspPostInit+0x6c>)
 8002e3c:	f043 0304 	orr.w	r3, r3, #4
 8002e40:	6313      	str	r3, [r2, #48]	; 0x30
 8002e42:	4b0e      	ldr	r3, [pc, #56]	; (8002e7c <HAL_TIM_MspPostInit+0x6c>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	60bb      	str	r3, [r7, #8]
 8002e4c:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002e4e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002e52:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e54:	2302      	movs	r3, #2
 8002e56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e60:	2302      	movs	r3, #2
 8002e62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e64:	f107 030c 	add.w	r3, r7, #12
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4805      	ldr	r0, [pc, #20]	; (8002e80 <HAL_TIM_MspPostInit+0x70>)
 8002e6c:	f001 fbb8 	bl	80045e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002e70:	bf00      	nop
 8002e72:	3720      	adds	r7, #32
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40000400 	.word	0x40000400
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	40020800 	.word	0x40020800

08002e84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b08c      	sub	sp, #48	; 0x30
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e8c:	f107 031c 	add.w	r3, r7, #28
 8002e90:	2200      	movs	r2, #0
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	605a      	str	r2, [r3, #4]
 8002e96:	609a      	str	r2, [r3, #8]
 8002e98:	60da      	str	r2, [r3, #12]
 8002e9a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a36      	ldr	r2, [pc, #216]	; (8002f7c <HAL_UART_MspInit+0xf8>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d135      	bne.n	8002f12 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61bb      	str	r3, [r7, #24]
 8002eaa:	4b35      	ldr	r3, [pc, #212]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eae:	4a34      	ldr	r2, [pc, #208]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002eb0:	f043 0310 	orr.w	r3, r3, #16
 8002eb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002eb6:	4b32      	ldr	r3, [pc, #200]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eba:	f003 0310 	and.w	r3, r3, #16
 8002ebe:	61bb      	str	r3, [r7, #24]
 8002ec0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	617b      	str	r3, [r7, #20]
 8002ec6:	4b2e      	ldr	r3, [pc, #184]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	4a2d      	ldr	r2, [pc, #180]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002ecc:	f043 0301 	orr.w	r3, r3, #1
 8002ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed2:	4b2b      	ldr	r3, [pc, #172]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	617b      	str	r3, [r7, #20]
 8002edc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ede:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002ee2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eec:	2303      	movs	r3, #3
 8002eee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ef0:	2307      	movs	r3, #7
 8002ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef4:	f107 031c 	add.w	r3, r7, #28
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4822      	ldr	r0, [pc, #136]	; (8002f84 <HAL_UART_MspInit+0x100>)
 8002efc:	f001 fb70 	bl	80045e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f00:	2200      	movs	r2, #0
 8002f02:	2100      	movs	r1, #0
 8002f04:	2025      	movs	r0, #37	; 0x25
 8002f06:	f000 ff32 	bl	8003d6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f0a:	2025      	movs	r0, #37	; 0x25
 8002f0c:	f000 ff4b 	bl	8003da6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f10:	e030      	b.n	8002f74 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a1c      	ldr	r2, [pc, #112]	; (8002f88 <HAL_UART_MspInit+0x104>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d12b      	bne.n	8002f74 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	613b      	str	r3, [r7, #16]
 8002f20:	4b17      	ldr	r3, [pc, #92]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f24:	4a16      	ldr	r2, [pc, #88]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002f26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f2a:	6413      	str	r3, [r2, #64]	; 0x40
 8002f2c:	4b14      	ldr	r3, [pc, #80]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f34:	613b      	str	r3, [r7, #16]
 8002f36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f40:	4a0f      	ldr	r2, [pc, #60]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002f42:	f043 0301 	orr.w	r3, r3, #1
 8002f46:	6313      	str	r3, [r2, #48]	; 0x30
 8002f48:	4b0d      	ldr	r3, [pc, #52]	; (8002f80 <HAL_UART_MspInit+0xfc>)
 8002f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	60fb      	str	r3, [r7, #12]
 8002f52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f54:	230c      	movs	r3, #12
 8002f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f58:	2302      	movs	r3, #2
 8002f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f60:	2300      	movs	r3, #0
 8002f62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f64:	2307      	movs	r3, #7
 8002f66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f68:	f107 031c 	add.w	r3, r7, #28
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4805      	ldr	r0, [pc, #20]	; (8002f84 <HAL_UART_MspInit+0x100>)
 8002f70:	f001 fb36 	bl	80045e0 <HAL_GPIO_Init>
}
 8002f74:	bf00      	nop
 8002f76:	3730      	adds	r7, #48	; 0x30
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	40011000 	.word	0x40011000
 8002f80:	40023800 	.word	0x40023800
 8002f84:	40020000 	.word	0x40020000
 8002f88:	40004400 	.word	0x40004400

08002f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f90:	e7fe      	b.n	8002f90 <NMI_Handler+0x4>

08002f92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f92:	b480      	push	{r7}
 8002f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f96:	e7fe      	b.n	8002f96 <HardFault_Handler+0x4>

08002f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f9c:	e7fe      	b.n	8002f9c <MemManage_Handler+0x4>

08002f9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fa2:	e7fe      	b.n	8002fa2 <BusFault_Handler+0x4>

08002fa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fa8:	e7fe      	b.n	8002fa8 <UsageFault_Handler+0x4>

08002faa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002faa:	b480      	push	{r7}
 8002fac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fae:	bf00      	nop
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fbc:	bf00      	nop
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr

08002fc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fca:	bf00      	nop
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fd8:	f000 f8c2 	bl	8003160 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fdc:	bf00      	nop
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002fe4:	4802      	ldr	r0, [pc, #8]	; (8002ff0 <ADC_IRQHandler+0x10>)
 8002fe6:	f000 f91e 	bl	8003226 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002fea:	bf00      	nop
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	2000002c 	.word	0x2000002c

08002ff4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ff8:	4802      	ldr	r0, [pc, #8]	; (8003004 <TIM3_IRQHandler+0x10>)
 8002ffa:	f002 fb57 	bl	80056ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ffe:	bf00      	nop
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	200000d4 	.word	0x200000d4

08003008 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800300c:	4802      	ldr	r0, [pc, #8]	; (8003018 <TIM4_IRQHandler+0x10>)
 800300e:	f002 fb4d 	bl	80056ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003012:	bf00      	nop
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	2000011c 	.word	0x2000011c

0800301c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003020:	4802      	ldr	r0, [pc, #8]	; (800302c <USART1_IRQHandler+0x10>)
 8003022:	f003 f9c9 	bl	80063b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003026:	bf00      	nop
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000164 	.word	0x20000164

08003030 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003034:	4802      	ldr	r0, [pc, #8]	; (8003040 <DMA2_Stream0_IRQHandler+0x10>)
 8003036:	f001 f869 	bl	800410c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	20000074 	.word	0x20000074

08003044 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003048:	4b06      	ldr	r3, [pc, #24]	; (8003064 <SystemInit+0x20>)
 800304a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304e:	4a05      	ldr	r2, [pc, #20]	; (8003064 <SystemInit+0x20>)
 8003050:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003054:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	e000ed00 	.word	0xe000ed00

08003068 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003068:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800306c:	480d      	ldr	r0, [pc, #52]	; (80030a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800306e:	490e      	ldr	r1, [pc, #56]	; (80030a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003070:	4a0e      	ldr	r2, [pc, #56]	; (80030ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003072:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003074:	e002      	b.n	800307c <LoopCopyDataInit>

08003076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800307a:	3304      	adds	r3, #4

0800307c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800307c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800307e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003080:	d3f9      	bcc.n	8003076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003082:	4a0b      	ldr	r2, [pc, #44]	; (80030b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003084:	4c0b      	ldr	r4, [pc, #44]	; (80030b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003088:	e001      	b.n	800308e <LoopFillZerobss>

0800308a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800308a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800308c:	3204      	adds	r2, #4

0800308e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800308e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003090:	d3fb      	bcc.n	800308a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003092:	f7ff ffd7 	bl	8003044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003096:	f004 f889 	bl	80071ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800309a:	f7ff f8d3 	bl	8002244 <main>
  bx  lr    
 800309e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80030a0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80030a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030a8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80030ac:	08007460 	.word	0x08007460
  ldr r2, =_sbss
 80030b0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80030b4:	200006e8 	.word	0x200006e8

080030b8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030b8:	e7fe      	b.n	80030b8 <DMA1_Stream0_IRQHandler>
	...

080030bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030c0:	4b0e      	ldr	r3, [pc, #56]	; (80030fc <HAL_Init+0x40>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a0d      	ldr	r2, [pc, #52]	; (80030fc <HAL_Init+0x40>)
 80030c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <HAL_Init+0x40>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <HAL_Init+0x40>)
 80030d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030d8:	4b08      	ldr	r3, [pc, #32]	; (80030fc <HAL_Init+0x40>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a07      	ldr	r2, [pc, #28]	; (80030fc <HAL_Init+0x40>)
 80030de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030e4:	2003      	movs	r0, #3
 80030e6:	f000 fe37 	bl	8003d58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030ea:	2000      	movs	r0, #0
 80030ec:	f000 f808 	bl	8003100 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030f0:	f7ff fd66 	bl	8002bc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40023c00 	.word	0x40023c00

08003100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003108:	4b12      	ldr	r3, [pc, #72]	; (8003154 <HAL_InitTick+0x54>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4b12      	ldr	r3, [pc, #72]	; (8003158 <HAL_InitTick+0x58>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	4619      	mov	r1, r3
 8003112:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003116:	fbb3 f3f1 	udiv	r3, r3, r1
 800311a:	fbb2 f3f3 	udiv	r3, r2, r3
 800311e:	4618      	mov	r0, r3
 8003120:	f000 fe4f 	bl	8003dc2 <HAL_SYSTICK_Config>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e00e      	b.n	800314c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b0f      	cmp	r3, #15
 8003132:	d80a      	bhi.n	800314a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003134:	2200      	movs	r2, #0
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	f04f 30ff 	mov.w	r0, #4294967295
 800313c:	f000 fe17 	bl	8003d6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003140:	4a06      	ldr	r2, [pc, #24]	; (800315c <HAL_InitTick+0x5c>)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	e000      	b.n	800314c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
}
 800314c:	4618      	mov	r0, r3
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	20000004 	.word	0x20000004
 8003158:	2000000c 	.word	0x2000000c
 800315c:	20000008 	.word	0x20000008

08003160 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003164:	4b06      	ldr	r3, [pc, #24]	; (8003180 <HAL_IncTick+0x20>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	461a      	mov	r2, r3
 800316a:	4b06      	ldr	r3, [pc, #24]	; (8003184 <HAL_IncTick+0x24>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4413      	add	r3, r2
 8003170:	4a04      	ldr	r2, [pc, #16]	; (8003184 <HAL_IncTick+0x24>)
 8003172:	6013      	str	r3, [r2, #0]
}
 8003174:	bf00      	nop
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	2000000c 	.word	0x2000000c
 8003184:	200006e4 	.word	0x200006e4

08003188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  return uwTick;
 800318c:	4b03      	ldr	r3, [pc, #12]	; (800319c <HAL_GetTick+0x14>)
 800318e:	681b      	ldr	r3, [r3, #0]
}
 8003190:	4618      	mov	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	200006e4 	.word	0x200006e4

080031a0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031a8:	2300      	movs	r3, #0
 80031aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e033      	b.n	800321e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d109      	bne.n	80031d2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7ff fd26 	bl	8002c10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	f003 0310 	and.w	r3, r3, #16
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d118      	bne.n	8003210 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031e6:	f023 0302 	bic.w	r3, r3, #2
 80031ea:	f043 0202 	orr.w	r2, r3, #2
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80031f2:	6878      	ldr	r0, [r7, #4]
 80031f4:	f000 fb58 	bl	80038a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	f023 0303 	bic.w	r3, r3, #3
 8003206:	f043 0201 	orr.w	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	641a      	str	r2, [r3, #64]	; 0x40
 800320e:	e001      	b.n	8003214 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800321c:	7bfb      	ldrb	r3, [r7, #15]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b086      	sub	sp, #24
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	2300      	movs	r3, #0
 8003234:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	f003 0320 	and.w	r3, r3, #32
 8003254:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d049      	beq.n	80032f0 <HAL_ADC_IRQHandler+0xca>
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d046      	beq.n	80032f0 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	f003 0310 	and.w	r3, r3, #16
 800326a:	2b00      	cmp	r3, #0
 800326c:	d105      	bne.n	800327a <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d12b      	bne.n	80032e0 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800328c:	2b00      	cmp	r3, #0
 800328e:	d127      	bne.n	80032e0 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003296:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800329a:	2b00      	cmp	r3, #0
 800329c:	d006      	beq.n	80032ac <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d119      	bne.n	80032e0 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f022 0220 	bic.w	r2, r2, #32
 80032ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d105      	bne.n	80032e0 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	f043 0201 	orr.w	r2, r3, #1
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	f7fd f919 	bl	8000518 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f06f 0212 	mvn.w	r2, #18
 80032ee:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f003 0304 	and.w	r3, r3, #4
 80032f6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032fe:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d057      	beq.n	80033b6 <HAL_ADC_IRQHandler+0x190>
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d054      	beq.n	80033b6 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003310:	f003 0310 	and.w	r3, r3, #16
 8003314:	2b00      	cmp	r3, #0
 8003316:	d105      	bne.n	8003324 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d139      	bne.n	80033a6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003338:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800333c:	2b00      	cmp	r3, #0
 800333e:	d006      	beq.n	800334e <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800334a:	2b00      	cmp	r3, #0
 800334c:	d12b      	bne.n	80033a6 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003358:	2b00      	cmp	r3, #0
 800335a:	d124      	bne.n	80033a6 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003366:	2b00      	cmp	r3, #0
 8003368:	d11d      	bne.n	80033a6 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800336e:	2b00      	cmp	r3, #0
 8003370:	d119      	bne.n	80033a6 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003380:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003396:	2b00      	cmp	r3, #0
 8003398:	d105      	bne.n	80033a6 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	f043 0201 	orr.w	r2, r3, #1
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 fbfc 	bl	8003ba4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f06f 020c 	mvn.w	r2, #12
 80033b4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c4:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d017      	beq.n	80033fc <HAL_ADC_IRQHandler+0x1d6>
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d014      	beq.n	80033fc <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d10d      	bne.n	80033fc <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 f925 	bl	800363c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f06f 0201 	mvn.w	r2, #1
 80033fa:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800340a:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d015      	beq.n	800343e <HAL_ADC_IRQHandler+0x218>
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d012      	beq.n	800343e <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341c:	f043 0202 	orr.w	r2, r3, #2
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f06f 0220 	mvn.w	r2, #32
 800342c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 f90e 	bl	8003650 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f06f 0220 	mvn.w	r2, #32
 800343c:	601a      	str	r2, [r3, #0]
  }
}
 800343e:	bf00      	nop
 8003440:	3718      	adds	r7, #24
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800345e:	2b01      	cmp	r3, #1
 8003460:	d101      	bne.n	8003466 <HAL_ADC_Start_DMA+0x1e>
 8003462:	2302      	movs	r3, #2
 8003464:	e0ce      	b.n	8003604 <HAL_ADC_Start_DMA+0x1bc>
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b01      	cmp	r3, #1
 800347a:	d018      	beq.n	80034ae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689a      	ldr	r2, [r3, #8]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f042 0201 	orr.w	r2, r2, #1
 800348a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800348c:	4b5f      	ldr	r3, [pc, #380]	; (800360c <HAL_ADC_Start_DMA+0x1c4>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a5f      	ldr	r2, [pc, #380]	; (8003610 <HAL_ADC_Start_DMA+0x1c8>)
 8003492:	fba2 2303 	umull	r2, r3, r2, r3
 8003496:	0c9a      	lsrs	r2, r3, #18
 8003498:	4613      	mov	r3, r2
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	4413      	add	r3, r2
 800349e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80034a0:	e002      	b.n	80034a8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	3b01      	subs	r3, #1
 80034a6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f9      	bne.n	80034a2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034bc:	d107      	bne.n	80034ce <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034cc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b01      	cmp	r3, #1
 80034da:	f040 8086 	bne.w	80035ea <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034e6:	f023 0301 	bic.w	r3, r3, #1
 80034ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d007      	beq.n	8003510 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003504:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003508:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003514:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003518:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800351c:	d106      	bne.n	800352c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003522:	f023 0206 	bic.w	r2, r3, #6
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	645a      	str	r2, [r3, #68]	; 0x44
 800352a:	e002      	b.n	8003532 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800353a:	4b36      	ldr	r3, [pc, #216]	; (8003614 <HAL_ADC_Start_DMA+0x1cc>)
 800353c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003542:	4a35      	ldr	r2, [pc, #212]	; (8003618 <HAL_ADC_Start_DMA+0x1d0>)
 8003544:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354a:	4a34      	ldr	r2, [pc, #208]	; (800361c <HAL_ADC_Start_DMA+0x1d4>)
 800354c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003552:	4a33      	ldr	r2, [pc, #204]	; (8003620 <HAL_ADC_Start_DMA+0x1d8>)
 8003554:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800355e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800356e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800357e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	334c      	adds	r3, #76	; 0x4c
 800358a:	4619      	mov	r1, r3
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f000 fcd2 	bl	8003f38 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 031f 	and.w	r3, r3, #31
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10f      	bne.n	80035c0 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d129      	bne.n	8003602 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035bc:	609a      	str	r2, [r3, #8]
 80035be:	e020      	b.n	8003602 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a17      	ldr	r2, [pc, #92]	; (8003624 <HAL_ADC_Start_DMA+0x1dc>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d11b      	bne.n	8003602 <HAL_ADC_Start_DMA+0x1ba>
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d114      	bne.n	8003602 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035e6:	609a      	str	r2, [r3, #8]
 80035e8:	e00b      	b.n	8003602 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ee:	f043 0210 	orr.w	r2, r3, #16
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fa:	f043 0201 	orr.w	r2, r3, #1
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3718      	adds	r7, #24
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20000004 	.word	0x20000004
 8003610:	431bde83 	.word	0x431bde83
 8003614:	40012300 	.word	0x40012300
 8003618:	08003aa1 	.word	0x08003aa1
 800361c:	08003b5b 	.word	0x08003b5b
 8003620:	08003b77 	.word	0x08003b77
 8003624:	40012000 	.word	0x40012000

08003628 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800366e:	2300      	movs	r3, #0
 8003670:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x1c>
 800367c:	2302      	movs	r3, #2
 800367e:	e105      	b.n	800388c <HAL_ADC_ConfigChannel+0x228>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2b09      	cmp	r3, #9
 800368e:	d925      	bls.n	80036dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68d9      	ldr	r1, [r3, #12]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	b29b      	uxth	r3, r3
 800369c:	461a      	mov	r2, r3
 800369e:	4613      	mov	r3, r2
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	4413      	add	r3, r2
 80036a4:	3b1e      	subs	r3, #30
 80036a6:	2207      	movs	r2, #7
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43da      	mvns	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	400a      	ands	r2, r1
 80036b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68d9      	ldr	r1, [r3, #12]
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	4618      	mov	r0, r3
 80036c8:	4603      	mov	r3, r0
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	4403      	add	r3, r0
 80036ce:	3b1e      	subs	r3, #30
 80036d0:	409a      	lsls	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	60da      	str	r2, [r3, #12]
 80036da:	e022      	b.n	8003722 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	6919      	ldr	r1, [r3, #16]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	461a      	mov	r2, r3
 80036ea:	4613      	mov	r3, r2
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	4413      	add	r3, r2
 80036f0:	2207      	movs	r2, #7
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	43da      	mvns	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	400a      	ands	r2, r1
 80036fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6919      	ldr	r1, [r3, #16]
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	689a      	ldr	r2, [r3, #8]
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	b29b      	uxth	r3, r3
 8003710:	4618      	mov	r0, r3
 8003712:	4603      	mov	r3, r0
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	4403      	add	r3, r0
 8003718:	409a      	lsls	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b06      	cmp	r3, #6
 8003728:	d824      	bhi.n	8003774 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	4613      	mov	r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4413      	add	r3, r2
 800373a:	3b05      	subs	r3, #5
 800373c:	221f      	movs	r2, #31
 800373e:	fa02 f303 	lsl.w	r3, r2, r3
 8003742:	43da      	mvns	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	400a      	ands	r2, r1
 800374a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	b29b      	uxth	r3, r3
 8003758:	4618      	mov	r0, r3
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	4613      	mov	r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	4413      	add	r3, r2
 8003764:	3b05      	subs	r3, #5
 8003766:	fa00 f203 	lsl.w	r2, r0, r3
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	635a      	str	r2, [r3, #52]	; 0x34
 8003772:	e04c      	b.n	800380e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b0c      	cmp	r3, #12
 800377a:	d824      	bhi.n	80037c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	009b      	lsls	r3, r3, #2
 800378a:	4413      	add	r3, r2
 800378c:	3b23      	subs	r3, #35	; 0x23
 800378e:	221f      	movs	r2, #31
 8003790:	fa02 f303 	lsl.w	r3, r2, r3
 8003794:	43da      	mvns	r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	400a      	ands	r2, r1
 800379c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	4618      	mov	r0, r3
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	4613      	mov	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	4413      	add	r3, r2
 80037b6:	3b23      	subs	r3, #35	; 0x23
 80037b8:	fa00 f203 	lsl.w	r2, r0, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	631a      	str	r2, [r3, #48]	; 0x30
 80037c4:	e023      	b.n	800380e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685a      	ldr	r2, [r3, #4]
 80037d0:	4613      	mov	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	3b41      	subs	r3, #65	; 0x41
 80037d8:	221f      	movs	r2, #31
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	43da      	mvns	r2, r3
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	400a      	ands	r2, r1
 80037e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	4618      	mov	r0, r3
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	4613      	mov	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	4413      	add	r3, r2
 8003800:	3b41      	subs	r3, #65	; 0x41
 8003802:	fa00 f203 	lsl.w	r2, r0, r3
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800380e:	4b22      	ldr	r3, [pc, #136]	; (8003898 <HAL_ADC_ConfigChannel+0x234>)
 8003810:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a21      	ldr	r2, [pc, #132]	; (800389c <HAL_ADC_ConfigChannel+0x238>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d109      	bne.n	8003830 <HAL_ADC_ConfigChannel+0x1cc>
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b12      	cmp	r3, #18
 8003822:	d105      	bne.n	8003830 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a19      	ldr	r2, [pc, #100]	; (800389c <HAL_ADC_ConfigChannel+0x238>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d123      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x21e>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2b10      	cmp	r3, #16
 8003840:	d003      	beq.n	800384a <HAL_ADC_ConfigChannel+0x1e6>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2b11      	cmp	r3, #17
 8003848:	d11b      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2b10      	cmp	r3, #16
 800385c:	d111      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800385e:	4b10      	ldr	r3, [pc, #64]	; (80038a0 <HAL_ADC_ConfigChannel+0x23c>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a10      	ldr	r2, [pc, #64]	; (80038a4 <HAL_ADC_ConfigChannel+0x240>)
 8003864:	fba2 2303 	umull	r2, r3, r2, r3
 8003868:	0c9a      	lsrs	r2, r3, #18
 800386a:	4613      	mov	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	005b      	lsls	r3, r3, #1
 8003872:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003874:	e002      	b.n	800387c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	3b01      	subs	r3, #1
 800387a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f9      	bne.n	8003876 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	40012300 	.word	0x40012300
 800389c:	40012000 	.word	0x40012000
 80038a0:	20000004 	.word	0x20000004
 80038a4:	431bde83 	.word	0x431bde83

080038a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038b0:	4b79      	ldr	r3, [pc, #484]	; (8003a98 <ADC_Init+0x1f0>)
 80038b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	431a      	orrs	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	685a      	ldr	r2, [r3, #4]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	6859      	ldr	r1, [r3, #4]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	691b      	ldr	r3, [r3, #16]
 80038e8:	021a      	lsls	r2, r3, #8
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003900:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	6859      	ldr	r1, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	430a      	orrs	r2, r1
 8003912:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003922:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6899      	ldr	r1, [r3, #8]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	68da      	ldr	r2, [r3, #12]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	430a      	orrs	r2, r1
 8003934:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393a:	4a58      	ldr	r2, [pc, #352]	; (8003a9c <ADC_Init+0x1f4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d022      	beq.n	8003986 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800394e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6899      	ldr	r1, [r3, #8]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003970:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6899      	ldr	r1, [r3, #8]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	430a      	orrs	r2, r1
 8003982:	609a      	str	r2, [r3, #8]
 8003984:	e00f      	b.n	80039a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003994:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689a      	ldr	r2, [r3, #8]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80039a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 0202 	bic.w	r2, r2, #2
 80039b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6899      	ldr	r1, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	7e1b      	ldrb	r3, [r3, #24]
 80039c0:	005a      	lsls	r2, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	430a      	orrs	r2, r1
 80039c8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d01b      	beq.n	8003a0c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039e2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685a      	ldr	r2, [r3, #4]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80039f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	6859      	ldr	r1, [r3, #4]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	3b01      	subs	r3, #1
 8003a00:	035a      	lsls	r2, r3, #13
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	605a      	str	r2, [r3, #4]
 8003a0a:	e007      	b.n	8003a1c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	685a      	ldr	r2, [r3, #4]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a1a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003a2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	3b01      	subs	r3, #1
 8003a38:	051a      	lsls	r2, r3, #20
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689a      	ldr	r2, [r3, #8]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003a50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6899      	ldr	r1, [r3, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a5e:	025a      	lsls	r2, r3, #9
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689a      	ldr	r2, [r3, #8]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6899      	ldr	r1, [r3, #8]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	029a      	lsls	r2, r3, #10
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	609a      	str	r2, [r3, #8]
}
 8003a8c:	bf00      	nop
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	40012300 	.word	0x40012300
 8003a9c:	0f000001 	.word	0x0f000001

08003aa0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aac:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d13c      	bne.n	8003b34 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d12b      	bne.n	8003b2c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d127      	bne.n	8003b2c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d006      	beq.n	8003af8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d119      	bne.n	8003b2c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0220 	bic.w	r2, r2, #32
 8003b06:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d105      	bne.n	8003b2c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b24:	f043 0201 	orr.w	r2, r3, #1
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f7fc fcf3 	bl	8000518 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003b32:	e00e      	b.n	8003b52 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	f003 0310 	and.w	r3, r3, #16
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d003      	beq.n	8003b48 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f7ff fd85 	bl	8003650 <HAL_ADC_ErrorCallback>
}
 8003b46:	e004      	b.n	8003b52 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	4798      	blx	r3
}
 8003b52:	bf00      	nop
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b084      	sub	sp, #16
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b66:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f7ff fd5d 	bl	8003628 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b6e:	bf00      	nop
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b084      	sub	sp, #16
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b82:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2240      	movs	r2, #64	; 0x40
 8003b88:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8e:	f043 0204 	orr.w	r2, r3, #4
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f7ff fd5a 	bl	8003650 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b9c:	bf00      	nop
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f003 0307 	and.w	r3, r3, #7
 8003bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bc8:	4b0c      	ldr	r3, [pc, #48]	; (8003bfc <__NVIC_SetPriorityGrouping+0x44>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bea:	4a04      	ldr	r2, [pc, #16]	; (8003bfc <__NVIC_SetPriorityGrouping+0x44>)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	60d3      	str	r3, [r2, #12]
}
 8003bf0:	bf00      	nop
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr
 8003bfc:	e000ed00 	.word	0xe000ed00

08003c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c04:	4b04      	ldr	r3, [pc, #16]	; (8003c18 <__NVIC_GetPriorityGrouping+0x18>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	0a1b      	lsrs	r3, r3, #8
 8003c0a:	f003 0307 	and.w	r3, r3, #7
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr
 8003c18:	e000ed00 	.word	0xe000ed00

08003c1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b083      	sub	sp, #12
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	4603      	mov	r3, r0
 8003c24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	db0b      	blt.n	8003c46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	f003 021f 	and.w	r2, r3, #31
 8003c34:	4907      	ldr	r1, [pc, #28]	; (8003c54 <__NVIC_EnableIRQ+0x38>)
 8003c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c3a:	095b      	lsrs	r3, r3, #5
 8003c3c:	2001      	movs	r0, #1
 8003c3e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	e000e100 	.word	0xe000e100

08003c58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	6039      	str	r1, [r7, #0]
 8003c62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	db0a      	blt.n	8003c82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	b2da      	uxtb	r2, r3
 8003c70:	490c      	ldr	r1, [pc, #48]	; (8003ca4 <__NVIC_SetPriority+0x4c>)
 8003c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c76:	0112      	lsls	r2, r2, #4
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	440b      	add	r3, r1
 8003c7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c80:	e00a      	b.n	8003c98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	b2da      	uxtb	r2, r3
 8003c86:	4908      	ldr	r1, [pc, #32]	; (8003ca8 <__NVIC_SetPriority+0x50>)
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	3b04      	subs	r3, #4
 8003c90:	0112      	lsls	r2, r2, #4
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	440b      	add	r3, r1
 8003c96:	761a      	strb	r2, [r3, #24]
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr
 8003ca4:	e000e100 	.word	0xe000e100
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b089      	sub	sp, #36	; 0x24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	f1c3 0307 	rsb	r3, r3, #7
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	bf28      	it	cs
 8003cca:	2304      	movcs	r3, #4
 8003ccc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	2b06      	cmp	r3, #6
 8003cd4:	d902      	bls.n	8003cdc <NVIC_EncodePriority+0x30>
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	3b03      	subs	r3, #3
 8003cda:	e000      	b.n	8003cde <NVIC_EncodePriority+0x32>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	43da      	mvns	r2, r3
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	401a      	ands	r2, r3
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cf4:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfe:	43d9      	mvns	r1, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d04:	4313      	orrs	r3, r2
         );
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3724      	adds	r7, #36	; 0x24
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr
	...

08003d14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d24:	d301      	bcc.n	8003d2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d26:	2301      	movs	r3, #1
 8003d28:	e00f      	b.n	8003d4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d2a:	4a0a      	ldr	r2, [pc, #40]	; (8003d54 <SysTick_Config+0x40>)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d32:	210f      	movs	r1, #15
 8003d34:	f04f 30ff 	mov.w	r0, #4294967295
 8003d38:	f7ff ff8e 	bl	8003c58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d3c:	4b05      	ldr	r3, [pc, #20]	; (8003d54 <SysTick_Config+0x40>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d42:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <SysTick_Config+0x40>)
 8003d44:	2207      	movs	r2, #7
 8003d46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3708      	adds	r7, #8
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	e000e010 	.word	0xe000e010

08003d58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7ff ff29 	bl	8003bb8 <__NVIC_SetPriorityGrouping>
}
 8003d66:	bf00      	nop
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b086      	sub	sp, #24
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	4603      	mov	r3, r0
 8003d76:	60b9      	str	r1, [r7, #8]
 8003d78:	607a      	str	r2, [r7, #4]
 8003d7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d80:	f7ff ff3e 	bl	8003c00 <__NVIC_GetPriorityGrouping>
 8003d84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	68b9      	ldr	r1, [r7, #8]
 8003d8a:	6978      	ldr	r0, [r7, #20]
 8003d8c:	f7ff ff8e 	bl	8003cac <NVIC_EncodePriority>
 8003d90:	4602      	mov	r2, r0
 8003d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d96:	4611      	mov	r1, r2
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff ff5d 	bl	8003c58 <__NVIC_SetPriority>
}
 8003d9e:	bf00      	nop
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b082      	sub	sp, #8
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	4603      	mov	r3, r0
 8003dae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7ff ff31 	bl	8003c1c <__NVIC_EnableIRQ>
}
 8003dba:	bf00      	nop
 8003dbc:	3708      	adds	r7, #8
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b082      	sub	sp, #8
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7ff ffa2 	bl	8003d14 <SysTick_Config>
 8003dd0:	4603      	mov	r3, r0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
	...

08003ddc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b086      	sub	sp, #24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003de8:	f7ff f9ce 	bl	8003188 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d101      	bne.n	8003df8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e099      	b.n	8003f2c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2202      	movs	r2, #2
 8003dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0201 	bic.w	r2, r2, #1
 8003e16:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e18:	e00f      	b.n	8003e3a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e1a:	f7ff f9b5 	bl	8003188 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b05      	cmp	r3, #5
 8003e26:	d908      	bls.n	8003e3a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2203      	movs	r2, #3
 8003e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e078      	b.n	8003f2c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1e8      	bne.n	8003e1a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e50:	697a      	ldr	r2, [r7, #20]
 8003e52:	4b38      	ldr	r3, [pc, #224]	; (8003f34 <HAL_DMA_Init+0x158>)
 8003e54:	4013      	ands	r3, r2
 8003e56:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685a      	ldr	r2, [r3, #4]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e66:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d107      	bne.n	8003ea4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	f023 0307 	bic.w	r3, r3, #7
 8003eba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	697a      	ldr	r2, [r7, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d117      	bne.n	8003efe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00e      	beq.n	8003efe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 fb01 	bl	80044e8 <DMA_CheckFifoParam>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d008      	beq.n	8003efe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2240      	movs	r2, #64	; 0x40
 8003ef0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003efa:	2301      	movs	r3, #1
 8003efc:	e016      	b.n	8003f2c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	697a      	ldr	r2, [r7, #20]
 8003f04:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 fab8 	bl	800447c <DMA_CalcBaseAndBitshift>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f14:	223f      	movs	r2, #63	; 0x3f
 8003f16:	409a      	lsls	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3718      	adds	r7, #24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	f010803f 	.word	0xf010803f

08003f38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f4e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d101      	bne.n	8003f5e <HAL_DMA_Start_IT+0x26>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e040      	b.n	8003fe0 <HAL_DMA_Start_IT+0xa8>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d12f      	bne.n	8003fd2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2202      	movs	r2, #2
 8003f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 fa4a 	bl	8004420 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f90:	223f      	movs	r2, #63	; 0x3f
 8003f92:	409a      	lsls	r2, r3
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0216 	orr.w	r2, r2, #22
 8003fa6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d007      	beq.n	8003fc0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0208 	orr.w	r2, r2, #8
 8003fbe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 0201 	orr.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	e005      	b.n	8003fde <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003fda:	2302      	movs	r3, #2
 8003fdc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ff6:	f7ff f8c7 	bl	8003188 <HAL_GetTick>
 8003ffa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d008      	beq.n	800401a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2280      	movs	r2, #128	; 0x80
 800400c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e052      	b.n	80040c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0216 	bic.w	r2, r2, #22
 8004028:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	695a      	ldr	r2, [r3, #20]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004038:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403e:	2b00      	cmp	r3, #0
 8004040:	d103      	bne.n	800404a <HAL_DMA_Abort+0x62>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004046:	2b00      	cmp	r3, #0
 8004048:	d007      	beq.n	800405a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 0208 	bic.w	r2, r2, #8
 8004058:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 0201 	bic.w	r2, r2, #1
 8004068:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800406a:	e013      	b.n	8004094 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800406c:	f7ff f88c 	bl	8003188 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b05      	cmp	r3, #5
 8004078:	d90c      	bls.n	8004094 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2220      	movs	r2, #32
 800407e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2203      	movs	r2, #3
 8004084:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e015      	b.n	80040c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1e4      	bne.n	800406c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a6:	223f      	movs	r2, #63	; 0x3f
 80040a8:	409a      	lsls	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d004      	beq.n	80040e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2280      	movs	r2, #128	; 0x80
 80040e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e00c      	b.n	8004100 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2205      	movs	r2, #5
 80040ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0201 	bic.w	r2, r2, #1
 80040fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004114:	2300      	movs	r3, #0
 8004116:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004118:	4b8e      	ldr	r3, [pc, #568]	; (8004354 <HAL_DMA_IRQHandler+0x248>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a8e      	ldr	r2, [pc, #568]	; (8004358 <HAL_DMA_IRQHandler+0x24c>)
 800411e:	fba2 2303 	umull	r2, r3, r2, r3
 8004122:	0a9b      	lsrs	r3, r3, #10
 8004124:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004136:	2208      	movs	r2, #8
 8004138:	409a      	lsls	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4013      	ands	r3, r2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d01a      	beq.n	8004178 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0304 	and.w	r3, r3, #4
 800414c:	2b00      	cmp	r3, #0
 800414e:	d013      	beq.n	8004178 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0204 	bic.w	r2, r2, #4
 800415e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004164:	2208      	movs	r2, #8
 8004166:	409a      	lsls	r2, r3
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004170:	f043 0201 	orr.w	r2, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800417c:	2201      	movs	r2, #1
 800417e:	409a      	lsls	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	4013      	ands	r3, r2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d012      	beq.n	80041ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00b      	beq.n	80041ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419a:	2201      	movs	r2, #1
 800419c:	409a      	lsls	r2, r3
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041a6:	f043 0202 	orr.w	r2, r3, #2
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041b2:	2204      	movs	r2, #4
 80041b4:	409a      	lsls	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	4013      	ands	r3, r2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d012      	beq.n	80041e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00b      	beq.n	80041e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041d0:	2204      	movs	r2, #4
 80041d2:	409a      	lsls	r2, r3
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041dc:	f043 0204 	orr.w	r2, r3, #4
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e8:	2210      	movs	r2, #16
 80041ea:	409a      	lsls	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	4013      	ands	r3, r2
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d043      	beq.n	800427c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0308 	and.w	r3, r3, #8
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d03c      	beq.n	800427c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004206:	2210      	movs	r2, #16
 8004208:	409a      	lsls	r2, r3
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d018      	beq.n	800424e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d108      	bne.n	800423c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	2b00      	cmp	r3, #0
 8004230:	d024      	beq.n	800427c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	4798      	blx	r3
 800423a:	e01f      	b.n	800427c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004240:	2b00      	cmp	r3, #0
 8004242:	d01b      	beq.n	800427c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	4798      	blx	r3
 800424c:	e016      	b.n	800427c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004258:	2b00      	cmp	r3, #0
 800425a:	d107      	bne.n	800426c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f022 0208 	bic.w	r2, r2, #8
 800426a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	2b00      	cmp	r3, #0
 8004272:	d003      	beq.n	800427c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004280:	2220      	movs	r2, #32
 8004282:	409a      	lsls	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	4013      	ands	r3, r2
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 808f 	beq.w	80043ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 8087 	beq.w	80043ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042a2:	2220      	movs	r2, #32
 80042a4:	409a      	lsls	r2, r3
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b05      	cmp	r3, #5
 80042b4:	d136      	bne.n	8004324 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0216 	bic.w	r2, r2, #22
 80042c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d103      	bne.n	80042e6 <HAL_DMA_IRQHandler+0x1da>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d007      	beq.n	80042f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f022 0208 	bic.w	r2, r2, #8
 80042f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042fa:	223f      	movs	r2, #63	; 0x3f
 80042fc:	409a      	lsls	r2, r3
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2201      	movs	r2, #1
 8004306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004316:	2b00      	cmp	r3, #0
 8004318:	d07e      	beq.n	8004418 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800431e:	6878      	ldr	r0, [r7, #4]
 8004320:	4798      	blx	r3
        }
        return;
 8004322:	e079      	b.n	8004418 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d01d      	beq.n	800436e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10d      	bne.n	800435c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004344:	2b00      	cmp	r3, #0
 8004346:	d031      	beq.n	80043ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	4798      	blx	r3
 8004350:	e02c      	b.n	80043ac <HAL_DMA_IRQHandler+0x2a0>
 8004352:	bf00      	nop
 8004354:	20000004 	.word	0x20000004
 8004358:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004360:	2b00      	cmp	r3, #0
 8004362:	d023      	beq.n	80043ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	4798      	blx	r3
 800436c:	e01e      	b.n	80043ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10f      	bne.n	800439c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0210 	bic.w	r2, r2, #16
 800438a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d003      	beq.n	80043ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d032      	beq.n	800441a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b8:	f003 0301 	and.w	r3, r3, #1
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d022      	beq.n	8004406 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2205      	movs	r2, #5
 80043c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f022 0201 	bic.w	r2, r2, #1
 80043d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	3301      	adds	r3, #1
 80043dc:	60bb      	str	r3, [r7, #8]
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d307      	bcc.n	80043f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f2      	bne.n	80043d8 <HAL_DMA_IRQHandler+0x2cc>
 80043f2:	e000      	b.n	80043f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80043f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800440a:	2b00      	cmp	r3, #0
 800440c:	d005      	beq.n	800441a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	4798      	blx	r3
 8004416:	e000      	b.n	800441a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004418:	bf00      	nop
    }
  }
}
 800441a:	3718      	adds	r7, #24
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
 800442c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800443c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	683a      	ldr	r2, [r7, #0]
 8004444:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	2b40      	cmp	r3, #64	; 0x40
 800444c:	d108      	bne.n	8004460 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800445e:	e007      	b.n	8004470 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68ba      	ldr	r2, [r7, #8]
 8004466:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	60da      	str	r2, [r3, #12]
}
 8004470:	bf00      	nop
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	b2db      	uxtb	r3, r3
 800448a:	3b10      	subs	r3, #16
 800448c:	4a14      	ldr	r2, [pc, #80]	; (80044e0 <DMA_CalcBaseAndBitshift+0x64>)
 800448e:	fba2 2303 	umull	r2, r3, r2, r3
 8004492:	091b      	lsrs	r3, r3, #4
 8004494:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004496:	4a13      	ldr	r2, [pc, #76]	; (80044e4 <DMA_CalcBaseAndBitshift+0x68>)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	4413      	add	r3, r2
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d909      	bls.n	80044be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044b2:	f023 0303 	bic.w	r3, r3, #3
 80044b6:	1d1a      	adds	r2, r3, #4
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	659a      	str	r2, [r3, #88]	; 0x58
 80044bc:	e007      	b.n	80044ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80044c6:	f023 0303 	bic.w	r3, r3, #3
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	aaaaaaab 	.word	0xaaaaaaab
 80044e4:	08007448 	.word	0x08007448

080044e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044f0:	2300      	movs	r3, #0
 80044f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d11f      	bne.n	8004542 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	2b03      	cmp	r3, #3
 8004506:	d856      	bhi.n	80045b6 <DMA_CheckFifoParam+0xce>
 8004508:	a201      	add	r2, pc, #4	; (adr r2, 8004510 <DMA_CheckFifoParam+0x28>)
 800450a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450e:	bf00      	nop
 8004510:	08004521 	.word	0x08004521
 8004514:	08004533 	.word	0x08004533
 8004518:	08004521 	.word	0x08004521
 800451c:	080045b7 	.word	0x080045b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004524:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d046      	beq.n	80045ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004530:	e043      	b.n	80045ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004536:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800453a:	d140      	bne.n	80045be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004540:	e03d      	b.n	80045be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800454a:	d121      	bne.n	8004590 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	2b03      	cmp	r3, #3
 8004550:	d837      	bhi.n	80045c2 <DMA_CheckFifoParam+0xda>
 8004552:	a201      	add	r2, pc, #4	; (adr r2, 8004558 <DMA_CheckFifoParam+0x70>)
 8004554:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004558:	08004569 	.word	0x08004569
 800455c:	0800456f 	.word	0x0800456f
 8004560:	08004569 	.word	0x08004569
 8004564:	08004581 	.word	0x08004581
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	73fb      	strb	r3, [r7, #15]
      break;
 800456c:	e030      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004572:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d025      	beq.n	80045c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800457e:	e022      	b.n	80045c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004584:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004588:	d11f      	bne.n	80045ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800458e:	e01c      	b.n	80045ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	2b02      	cmp	r3, #2
 8004594:	d903      	bls.n	800459e <DMA_CheckFifoParam+0xb6>
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	2b03      	cmp	r3, #3
 800459a:	d003      	beq.n	80045a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800459c:	e018      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	73fb      	strb	r3, [r7, #15]
      break;
 80045a2:	e015      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00e      	beq.n	80045ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	73fb      	strb	r3, [r7, #15]
      break;
 80045b4:	e00b      	b.n	80045ce <DMA_CheckFifoParam+0xe6>
      break;
 80045b6:	bf00      	nop
 80045b8:	e00a      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      break;
 80045ba:	bf00      	nop
 80045bc:	e008      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      break;
 80045be:	bf00      	nop
 80045c0:	e006      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      break;
 80045c2:	bf00      	nop
 80045c4:	e004      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      break;
 80045c6:	bf00      	nop
 80045c8:	e002      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80045ca:	bf00      	nop
 80045cc:	e000      	b.n	80045d0 <DMA_CheckFifoParam+0xe8>
      break;
 80045ce:	bf00      	nop
    }
  } 
  
  return status; 
 80045d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop

080045e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b089      	sub	sp, #36	; 0x24
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045f6:	2300      	movs	r3, #0
 80045f8:	61fb      	str	r3, [r7, #28]
 80045fa:	e159      	b.n	80048b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80045fc:	2201      	movs	r2, #1
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	fa02 f303 	lsl.w	r3, r2, r3
 8004604:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	4013      	ands	r3, r2
 800460e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	429a      	cmp	r2, r3
 8004616:	f040 8148 	bne.w	80048aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f003 0303 	and.w	r3, r3, #3
 8004622:	2b01      	cmp	r3, #1
 8004624:	d005      	beq.n	8004632 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800462e:	2b02      	cmp	r3, #2
 8004630:	d130      	bne.n	8004694 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	2203      	movs	r2, #3
 800463e:	fa02 f303 	lsl.w	r3, r2, r3
 8004642:	43db      	mvns	r3, r3
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	4013      	ands	r3, r2
 8004648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	68da      	ldr	r2, [r3, #12]
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	005b      	lsls	r3, r3, #1
 8004652:	fa02 f303 	lsl.w	r3, r2, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4313      	orrs	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69ba      	ldr	r2, [r7, #24]
 8004660:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004668:	2201      	movs	r2, #1
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	43db      	mvns	r3, r3
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	4013      	ands	r3, r2
 8004676:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	091b      	lsrs	r3, r3, #4
 800467e:	f003 0201 	and.w	r2, r3, #1
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	fa02 f303 	lsl.w	r3, r2, r3
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	4313      	orrs	r3, r2
 800468c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f003 0303 	and.w	r3, r3, #3
 800469c:	2b03      	cmp	r3, #3
 800469e:	d017      	beq.n	80046d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	2203      	movs	r2, #3
 80046ac:	fa02 f303 	lsl.w	r3, r2, r3
 80046b0:	43db      	mvns	r3, r3
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	4013      	ands	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	689a      	ldr	r2, [r3, #8]
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	fa02 f303 	lsl.w	r3, r2, r3
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	69ba      	ldr	r2, [r7, #24]
 80046ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	f003 0303 	and.w	r3, r3, #3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d123      	bne.n	8004724 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	08da      	lsrs	r2, r3, #3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3208      	adds	r2, #8
 80046e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	f003 0307 	and.w	r3, r3, #7
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	220f      	movs	r2, #15
 80046f4:	fa02 f303 	lsl.w	r3, r2, r3
 80046f8:	43db      	mvns	r3, r3
 80046fa:	69ba      	ldr	r2, [r7, #24]
 80046fc:	4013      	ands	r3, r2
 80046fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	691a      	ldr	r2, [r3, #16]
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f003 0307 	and.w	r3, r3, #7
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	4313      	orrs	r3, r2
 8004714:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	08da      	lsrs	r2, r3, #3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	3208      	adds	r2, #8
 800471e:	69b9      	ldr	r1, [r7, #24]
 8004720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	005b      	lsls	r3, r3, #1
 800472e:	2203      	movs	r2, #3
 8004730:	fa02 f303 	lsl.w	r3, r2, r3
 8004734:	43db      	mvns	r3, r3
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	4013      	ands	r3, r2
 800473a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	f003 0203 	and.w	r2, r3, #3
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4313      	orrs	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 80a2 	beq.w	80048aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004766:	2300      	movs	r3, #0
 8004768:	60fb      	str	r3, [r7, #12]
 800476a:	4b57      	ldr	r3, [pc, #348]	; (80048c8 <HAL_GPIO_Init+0x2e8>)
 800476c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800476e:	4a56      	ldr	r2, [pc, #344]	; (80048c8 <HAL_GPIO_Init+0x2e8>)
 8004770:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004774:	6453      	str	r3, [r2, #68]	; 0x44
 8004776:	4b54      	ldr	r3, [pc, #336]	; (80048c8 <HAL_GPIO_Init+0x2e8>)
 8004778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004782:	4a52      	ldr	r2, [pc, #328]	; (80048cc <HAL_GPIO_Init+0x2ec>)
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	089b      	lsrs	r3, r3, #2
 8004788:	3302      	adds	r3, #2
 800478a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800478e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	f003 0303 	and.w	r3, r3, #3
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	220f      	movs	r2, #15
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	43db      	mvns	r3, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	4013      	ands	r3, r2
 80047a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a49      	ldr	r2, [pc, #292]	; (80048d0 <HAL_GPIO_Init+0x2f0>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d019      	beq.n	80047e2 <HAL_GPIO_Init+0x202>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a48      	ldr	r2, [pc, #288]	; (80048d4 <HAL_GPIO_Init+0x2f4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d013      	beq.n	80047de <HAL_GPIO_Init+0x1fe>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a47      	ldr	r2, [pc, #284]	; (80048d8 <HAL_GPIO_Init+0x2f8>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d00d      	beq.n	80047da <HAL_GPIO_Init+0x1fa>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a46      	ldr	r2, [pc, #280]	; (80048dc <HAL_GPIO_Init+0x2fc>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d007      	beq.n	80047d6 <HAL_GPIO_Init+0x1f6>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a45      	ldr	r2, [pc, #276]	; (80048e0 <HAL_GPIO_Init+0x300>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d101      	bne.n	80047d2 <HAL_GPIO_Init+0x1f2>
 80047ce:	2304      	movs	r3, #4
 80047d0:	e008      	b.n	80047e4 <HAL_GPIO_Init+0x204>
 80047d2:	2307      	movs	r3, #7
 80047d4:	e006      	b.n	80047e4 <HAL_GPIO_Init+0x204>
 80047d6:	2303      	movs	r3, #3
 80047d8:	e004      	b.n	80047e4 <HAL_GPIO_Init+0x204>
 80047da:	2302      	movs	r3, #2
 80047dc:	e002      	b.n	80047e4 <HAL_GPIO_Init+0x204>
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <HAL_GPIO_Init+0x204>
 80047e2:	2300      	movs	r3, #0
 80047e4:	69fa      	ldr	r2, [r7, #28]
 80047e6:	f002 0203 	and.w	r2, r2, #3
 80047ea:	0092      	lsls	r2, r2, #2
 80047ec:	4093      	lsls	r3, r2
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047f4:	4935      	ldr	r1, [pc, #212]	; (80048cc <HAL_GPIO_Init+0x2ec>)
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	089b      	lsrs	r3, r3, #2
 80047fa:	3302      	adds	r3, #2
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004802:	4b38      	ldr	r3, [pc, #224]	; (80048e4 <HAL_GPIO_Init+0x304>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	43db      	mvns	r3, r3
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	4013      	ands	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	4313      	orrs	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004826:	4a2f      	ldr	r2, [pc, #188]	; (80048e4 <HAL_GPIO_Init+0x304>)
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800482c:	4b2d      	ldr	r3, [pc, #180]	; (80048e4 <HAL_GPIO_Init+0x304>)
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	43db      	mvns	r3, r3
 8004836:	69ba      	ldr	r2, [r7, #24]
 8004838:	4013      	ands	r3, r2
 800483a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4313      	orrs	r3, r2
 800484e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004850:	4a24      	ldr	r2, [pc, #144]	; (80048e4 <HAL_GPIO_Init+0x304>)
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004856:	4b23      	ldr	r3, [pc, #140]	; (80048e4 <HAL_GPIO_Init+0x304>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	43db      	mvns	r3, r3
 8004860:	69ba      	ldr	r2, [r7, #24]
 8004862:	4013      	ands	r3, r2
 8004864:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800487a:	4a1a      	ldr	r2, [pc, #104]	; (80048e4 <HAL_GPIO_Init+0x304>)
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004880:	4b18      	ldr	r3, [pc, #96]	; (80048e4 <HAL_GPIO_Init+0x304>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	43db      	mvns	r3, r3
 800488a:	69ba      	ldr	r2, [r7, #24]
 800488c:	4013      	ands	r3, r2
 800488e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048a4:	4a0f      	ldr	r2, [pc, #60]	; (80048e4 <HAL_GPIO_Init+0x304>)
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	3301      	adds	r3, #1
 80048ae:	61fb      	str	r3, [r7, #28]
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	2b0f      	cmp	r3, #15
 80048b4:	f67f aea2 	bls.w	80045fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048b8:	bf00      	nop
 80048ba:	bf00      	nop
 80048bc:	3724      	adds	r7, #36	; 0x24
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	40023800 	.word	0x40023800
 80048cc:	40013800 	.word	0x40013800
 80048d0:	40020000 	.word	0x40020000
 80048d4:	40020400 	.word	0x40020400
 80048d8:	40020800 	.word	0x40020800
 80048dc:	40020c00 	.word	0x40020c00
 80048e0:	40021000 	.word	0x40021000
 80048e4:	40013c00 	.word	0x40013c00

080048e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	460b      	mov	r3, r1
 80048f2:	807b      	strh	r3, [r7, #2]
 80048f4:	4613      	mov	r3, r2
 80048f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048f8:	787b      	ldrb	r3, [r7, #1]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d003      	beq.n	8004906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048fe:	887a      	ldrh	r2, [r7, #2]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004904:	e003      	b.n	800490e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004906:	887b      	ldrh	r3, [r7, #2]
 8004908:	041a      	lsls	r2, r3, #16
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	619a      	str	r2, [r3, #24]
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800491a:	b480      	push	{r7}
 800491c:	b085      	sub	sp, #20
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
 8004922:	460b      	mov	r3, r1
 8004924:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800492c:	887a      	ldrh	r2, [r7, #2]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	4013      	ands	r3, r2
 8004932:	041a      	lsls	r2, r3, #16
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	43d9      	mvns	r1, r3
 8004938:	887b      	ldrh	r3, [r7, #2]
 800493a:	400b      	ands	r3, r1
 800493c:	431a      	orrs	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	619a      	str	r2, [r3, #24]
}
 8004942:	bf00      	nop
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
	...

08004950 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e267      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b00      	cmp	r3, #0
 800496c:	d075      	beq.n	8004a5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800496e:	4b88      	ldr	r3, [pc, #544]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 030c 	and.w	r3, r3, #12
 8004976:	2b04      	cmp	r3, #4
 8004978:	d00c      	beq.n	8004994 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800497a:	4b85      	ldr	r3, [pc, #532]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004982:	2b08      	cmp	r3, #8
 8004984:	d112      	bne.n	80049ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004986:	4b82      	ldr	r3, [pc, #520]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800498e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004992:	d10b      	bne.n	80049ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004994:	4b7e      	ldr	r3, [pc, #504]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d05b      	beq.n	8004a58 <HAL_RCC_OscConfig+0x108>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d157      	bne.n	8004a58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e242      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b4:	d106      	bne.n	80049c4 <HAL_RCC_OscConfig+0x74>
 80049b6:	4b76      	ldr	r3, [pc, #472]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a75      	ldr	r2, [pc, #468]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049c0:	6013      	str	r3, [r2, #0]
 80049c2:	e01d      	b.n	8004a00 <HAL_RCC_OscConfig+0xb0>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049cc:	d10c      	bne.n	80049e8 <HAL_RCC_OscConfig+0x98>
 80049ce:	4b70      	ldr	r3, [pc, #448]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a6f      	ldr	r2, [pc, #444]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049d8:	6013      	str	r3, [r2, #0]
 80049da:	4b6d      	ldr	r3, [pc, #436]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a6c      	ldr	r2, [pc, #432]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049e4:	6013      	str	r3, [r2, #0]
 80049e6:	e00b      	b.n	8004a00 <HAL_RCC_OscConfig+0xb0>
 80049e8:	4b69      	ldr	r3, [pc, #420]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a68      	ldr	r2, [pc, #416]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	4b66      	ldr	r3, [pc, #408]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a65      	ldr	r2, [pc, #404]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 80049fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d013      	beq.n	8004a30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a08:	f7fe fbbe 	bl	8003188 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a10:	f7fe fbba 	bl	8003188 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b64      	cmp	r3, #100	; 0x64
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e207      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a22:	4b5b      	ldr	r3, [pc, #364]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0f0      	beq.n	8004a10 <HAL_RCC_OscConfig+0xc0>
 8004a2e:	e014      	b.n	8004a5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a30:	f7fe fbaa 	bl	8003188 <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a38:	f7fe fba6 	bl	8003188 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b64      	cmp	r3, #100	; 0x64
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e1f3      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a4a:	4b51      	ldr	r3, [pc, #324]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1f0      	bne.n	8004a38 <HAL_RCC_OscConfig+0xe8>
 8004a56:	e000      	b.n	8004a5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d063      	beq.n	8004b2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a66:	4b4a      	ldr	r3, [pc, #296]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00b      	beq.n	8004a8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a72:	4b47      	ldr	r3, [pc, #284]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004a7a:	2b08      	cmp	r3, #8
 8004a7c:	d11c      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a7e:	4b44      	ldr	r3, [pc, #272]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d116      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a8a:	4b41      	ldr	r3, [pc, #260]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d005      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x152>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d001      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e1c7      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aa2:	4b3b      	ldr	r3, [pc, #236]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	4937      	ldr	r1, [pc, #220]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ab6:	e03a      	b.n	8004b2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d020      	beq.n	8004b02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ac0:	4b34      	ldr	r3, [pc, #208]	; (8004b94 <HAL_RCC_OscConfig+0x244>)
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac6:	f7fe fb5f 	bl	8003188 <HAL_GetTick>
 8004aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004acc:	e008      	b.n	8004ae0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ace:	f7fe fb5b 	bl	8003188 <HAL_GetTick>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	1ad3      	subs	r3, r2, r3
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d901      	bls.n	8004ae0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004adc:	2303      	movs	r3, #3
 8004ade:	e1a8      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ae0:	4b2b      	ldr	r3, [pc, #172]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0f0      	beq.n	8004ace <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004aec:	4b28      	ldr	r3, [pc, #160]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	4925      	ldr	r1, [pc, #148]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	600b      	str	r3, [r1, #0]
 8004b00:	e015      	b.n	8004b2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b02:	4b24      	ldr	r3, [pc, #144]	; (8004b94 <HAL_RCC_OscConfig+0x244>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b08:	f7fe fb3e 	bl	8003188 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b10:	f7fe fb3a 	bl	8003188 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e187      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b22:	4b1b      	ldr	r3, [pc, #108]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0308 	and.w	r3, r3, #8
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d036      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d016      	beq.n	8004b70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b42:	4b15      	ldr	r3, [pc, #84]	; (8004b98 <HAL_RCC_OscConfig+0x248>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b48:	f7fe fb1e 	bl	8003188 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b50:	f7fe fb1a 	bl	8003188 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e167      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b62:	4b0b      	ldr	r3, [pc, #44]	; (8004b90 <HAL_RCC_OscConfig+0x240>)
 8004b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b66:	f003 0302 	and.w	r3, r3, #2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d0f0      	beq.n	8004b50 <HAL_RCC_OscConfig+0x200>
 8004b6e:	e01b      	b.n	8004ba8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b70:	4b09      	ldr	r3, [pc, #36]	; (8004b98 <HAL_RCC_OscConfig+0x248>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b76:	f7fe fb07 	bl	8003188 <HAL_GetTick>
 8004b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b7c:	e00e      	b.n	8004b9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004b7e:	f7fe fb03 	bl	8003188 <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d907      	bls.n	8004b9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	e150      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
 8004b90:	40023800 	.word	0x40023800
 8004b94:	42470000 	.word	0x42470000
 8004b98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b9c:	4b88      	ldr	r3, [pc, #544]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004b9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1ea      	bne.n	8004b7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f000 8097 	beq.w	8004ce4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bba:	4b81      	ldr	r3, [pc, #516]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10f      	bne.n	8004be6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	60bb      	str	r3, [r7, #8]
 8004bca:	4b7d      	ldr	r3, [pc, #500]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	4a7c      	ldr	r2, [pc, #496]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8004bd6:	4b7a      	ldr	r3, [pc, #488]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bde:	60bb      	str	r3, [r7, #8]
 8004be0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004be2:	2301      	movs	r3, #1
 8004be4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be6:	4b77      	ldr	r3, [pc, #476]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d118      	bne.n	8004c24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bf2:	4b74      	ldr	r3, [pc, #464]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a73      	ldr	r2, [pc, #460]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bfe:	f7fe fac3 	bl	8003188 <HAL_GetTick>
 8004c02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c04:	e008      	b.n	8004c18 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c06:	f7fe fabf 	bl	8003188 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e10c      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c18:	4b6a      	ldr	r3, [pc, #424]	; (8004dc4 <HAL_RCC_OscConfig+0x474>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d0f0      	beq.n	8004c06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d106      	bne.n	8004c3a <HAL_RCC_OscConfig+0x2ea>
 8004c2c:	4b64      	ldr	r3, [pc, #400]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c30:	4a63      	ldr	r2, [pc, #396]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c32:	f043 0301 	orr.w	r3, r3, #1
 8004c36:	6713      	str	r3, [r2, #112]	; 0x70
 8004c38:	e01c      	b.n	8004c74 <HAL_RCC_OscConfig+0x324>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	2b05      	cmp	r3, #5
 8004c40:	d10c      	bne.n	8004c5c <HAL_RCC_OscConfig+0x30c>
 8004c42:	4b5f      	ldr	r3, [pc, #380]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c46:	4a5e      	ldr	r2, [pc, #376]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c48:	f043 0304 	orr.w	r3, r3, #4
 8004c4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004c4e:	4b5c      	ldr	r3, [pc, #368]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c52:	4a5b      	ldr	r2, [pc, #364]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c54:	f043 0301 	orr.w	r3, r3, #1
 8004c58:	6713      	str	r3, [r2, #112]	; 0x70
 8004c5a:	e00b      	b.n	8004c74 <HAL_RCC_OscConfig+0x324>
 8004c5c:	4b58      	ldr	r3, [pc, #352]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c60:	4a57      	ldr	r2, [pc, #348]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c62:	f023 0301 	bic.w	r3, r3, #1
 8004c66:	6713      	str	r3, [r2, #112]	; 0x70
 8004c68:	4b55      	ldr	r3, [pc, #340]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c6c:	4a54      	ldr	r2, [pc, #336]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c6e:	f023 0304 	bic.w	r3, r3, #4
 8004c72:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d015      	beq.n	8004ca8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c7c:	f7fe fa84 	bl	8003188 <HAL_GetTick>
 8004c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c82:	e00a      	b.n	8004c9a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c84:	f7fe fa80 	bl	8003188 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d901      	bls.n	8004c9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e0cb      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c9a:	4b49      	ldr	r3, [pc, #292]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c9e:	f003 0302 	and.w	r3, r3, #2
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d0ee      	beq.n	8004c84 <HAL_RCC_OscConfig+0x334>
 8004ca6:	e014      	b.n	8004cd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ca8:	f7fe fa6e 	bl	8003188 <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cae:	e00a      	b.n	8004cc6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb0:	f7fe fa6a 	bl	8003188 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e0b5      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cc6:	4b3e      	ldr	r3, [pc, #248]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1ee      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004cd2:	7dfb      	ldrb	r3, [r7, #23]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d105      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cd8:	4b39      	ldr	r3, [pc, #228]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cdc:	4a38      	ldr	r2, [pc, #224]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ce2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 80a1 	beq.w	8004e30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cee:	4b34      	ldr	r3, [pc, #208]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f003 030c 	and.w	r3, r3, #12
 8004cf6:	2b08      	cmp	r3, #8
 8004cf8:	d05c      	beq.n	8004db4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d141      	bne.n	8004d86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d02:	4b31      	ldr	r3, [pc, #196]	; (8004dc8 <HAL_RCC_OscConfig+0x478>)
 8004d04:	2200      	movs	r2, #0
 8004d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d08:	f7fe fa3e 	bl	8003188 <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d0e:	e008      	b.n	8004d22 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d10:	f7fe fa3a 	bl	8003188 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e087      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d22:	4b27      	ldr	r3, [pc, #156]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1f0      	bne.n	8004d10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	69da      	ldr	r2, [r3, #28]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	431a      	orrs	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3c:	019b      	lsls	r3, r3, #6
 8004d3e:	431a      	orrs	r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d44:	085b      	lsrs	r3, r3, #1
 8004d46:	3b01      	subs	r3, #1
 8004d48:	041b      	lsls	r3, r3, #16
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d50:	061b      	lsls	r3, r3, #24
 8004d52:	491b      	ldr	r1, [pc, #108]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d58:	4b1b      	ldr	r3, [pc, #108]	; (8004dc8 <HAL_RCC_OscConfig+0x478>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d5e:	f7fe fa13 	bl	8003188 <HAL_GetTick>
 8004d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d64:	e008      	b.n	8004d78 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d66:	f7fe fa0f 	bl	8003188 <HAL_GetTick>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e05c      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d78:	4b11      	ldr	r3, [pc, #68]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d0f0      	beq.n	8004d66 <HAL_RCC_OscConfig+0x416>
 8004d84:	e054      	b.n	8004e30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d86:	4b10      	ldr	r3, [pc, #64]	; (8004dc8 <HAL_RCC_OscConfig+0x478>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8c:	f7fe f9fc 	bl	8003188 <HAL_GetTick>
 8004d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d92:	e008      	b.n	8004da6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d94:	f7fe f9f8 	bl	8003188 <HAL_GetTick>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1ad3      	subs	r3, r2, r3
 8004d9e:	2b02      	cmp	r3, #2
 8004da0:	d901      	bls.n	8004da6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004da2:	2303      	movs	r3, #3
 8004da4:	e045      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004da6:	4b06      	ldr	r3, [pc, #24]	; (8004dc0 <HAL_RCC_OscConfig+0x470>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1f0      	bne.n	8004d94 <HAL_RCC_OscConfig+0x444>
 8004db2:	e03d      	b.n	8004e30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	699b      	ldr	r3, [r3, #24]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d107      	bne.n	8004dcc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e038      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
 8004dc0:	40023800 	.word	0x40023800
 8004dc4:	40007000 	.word	0x40007000
 8004dc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004dcc:	4b1b      	ldr	r3, [pc, #108]	; (8004e3c <HAL_RCC_OscConfig+0x4ec>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d028      	beq.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d121      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d11a      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d111      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e12:	085b      	lsrs	r3, r3, #1
 8004e14:	3b01      	subs	r3, #1
 8004e16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d107      	bne.n	8004e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d001      	beq.n	8004e30 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e000      	b.n	8004e32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	40023800 	.word	0x40023800

08004e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e0cc      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004e54:	4b68      	ldr	r3, [pc, #416]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	683a      	ldr	r2, [r7, #0]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d90c      	bls.n	8004e7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e62:	4b65      	ldr	r3, [pc, #404]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	b2d2      	uxtb	r2, r2
 8004e68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e6a:	4b63      	ldr	r3, [pc, #396]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0307 	and.w	r3, r3, #7
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d001      	beq.n	8004e7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e0b8      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d020      	beq.n	8004eca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d005      	beq.n	8004ea0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e94:	4b59      	ldr	r3, [pc, #356]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	4a58      	ldr	r2, [pc, #352]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004e9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004e9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0308 	and.w	r3, r3, #8
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d005      	beq.n	8004eb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004eac:	4b53      	ldr	r3, [pc, #332]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	4a52      	ldr	r2, [pc, #328]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004eb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004eb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004eb8:	4b50      	ldr	r3, [pc, #320]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	494d      	ldr	r1, [pc, #308]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d044      	beq.n	8004f60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d107      	bne.n	8004eee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ede:	4b47      	ldr	r3, [pc, #284]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d119      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e07f      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d003      	beq.n	8004efe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d107      	bne.n	8004f0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004efe:	4b3f      	ldr	r3, [pc, #252]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d109      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e06f      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f0e:	4b3b      	ldr	r3, [pc, #236]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e067      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f1e:	4b37      	ldr	r3, [pc, #220]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	f023 0203 	bic.w	r2, r3, #3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	4934      	ldr	r1, [pc, #208]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f30:	f7fe f92a 	bl	8003188 <HAL_GetTick>
 8004f34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f36:	e00a      	b.n	8004f4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f38:	f7fe f926 	bl	8003188 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e04f      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f4e:	4b2b      	ldr	r3, [pc, #172]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	f003 020c 	and.w	r2, r3, #12
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d1eb      	bne.n	8004f38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f60:	4b25      	ldr	r3, [pc, #148]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d20c      	bcs.n	8004f88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f6e:	4b22      	ldr	r3, [pc, #136]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	b2d2      	uxtb	r2, r2
 8004f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f76:	4b20      	ldr	r3, [pc, #128]	; (8004ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0307 	and.w	r3, r3, #7
 8004f7e:	683a      	ldr	r2, [r7, #0]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d001      	beq.n	8004f88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e032      	b.n	8004fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d008      	beq.n	8004fa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f94:	4b19      	ldr	r3, [pc, #100]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	4916      	ldr	r1, [pc, #88]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d009      	beq.n	8004fc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004fb2:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	691b      	ldr	r3, [r3, #16]
 8004fbe:	00db      	lsls	r3, r3, #3
 8004fc0:	490e      	ldr	r1, [pc, #56]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004fc6:	f000 f821 	bl	800500c <HAL_RCC_GetSysClockFreq>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	4b0b      	ldr	r3, [pc, #44]	; (8004ffc <HAL_RCC_ClockConfig+0x1bc>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	091b      	lsrs	r3, r3, #4
 8004fd2:	f003 030f 	and.w	r3, r3, #15
 8004fd6:	490a      	ldr	r1, [pc, #40]	; (8005000 <HAL_RCC_ClockConfig+0x1c0>)
 8004fd8:	5ccb      	ldrb	r3, [r1, r3]
 8004fda:	fa22 f303 	lsr.w	r3, r2, r3
 8004fde:	4a09      	ldr	r2, [pc, #36]	; (8005004 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004fe2:	4b09      	ldr	r3, [pc, #36]	; (8005008 <HAL_RCC_ClockConfig+0x1c8>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fe f88a 	bl	8003100 <HAL_InitTick>

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3710      	adds	r7, #16
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40023c00 	.word	0x40023c00
 8004ffc:	40023800 	.word	0x40023800
 8005000:	08007430 	.word	0x08007430
 8005004:	20000004 	.word	0x20000004
 8005008:	20000008 	.word	0x20000008

0800500c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800500c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005010:	b094      	sub	sp, #80	; 0x50
 8005012:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005014:	2300      	movs	r3, #0
 8005016:	647b      	str	r3, [r7, #68]	; 0x44
 8005018:	2300      	movs	r3, #0
 800501a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800501c:	2300      	movs	r3, #0
 800501e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005024:	4b79      	ldr	r3, [pc, #484]	; (800520c <HAL_RCC_GetSysClockFreq+0x200>)
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f003 030c 	and.w	r3, r3, #12
 800502c:	2b08      	cmp	r3, #8
 800502e:	d00d      	beq.n	800504c <HAL_RCC_GetSysClockFreq+0x40>
 8005030:	2b08      	cmp	r3, #8
 8005032:	f200 80e1 	bhi.w	80051f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_RCC_GetSysClockFreq+0x34>
 800503a:	2b04      	cmp	r3, #4
 800503c:	d003      	beq.n	8005046 <HAL_RCC_GetSysClockFreq+0x3a>
 800503e:	e0db      	b.n	80051f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005040:	4b73      	ldr	r3, [pc, #460]	; (8005210 <HAL_RCC_GetSysClockFreq+0x204>)
 8005042:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005044:	e0db      	b.n	80051fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005046:	4b73      	ldr	r3, [pc, #460]	; (8005214 <HAL_RCC_GetSysClockFreq+0x208>)
 8005048:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800504a:	e0d8      	b.n	80051fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800504c:	4b6f      	ldr	r3, [pc, #444]	; (800520c <HAL_RCC_GetSysClockFreq+0x200>)
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005054:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005056:	4b6d      	ldr	r3, [pc, #436]	; (800520c <HAL_RCC_GetSysClockFreq+0x200>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d063      	beq.n	800512a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005062:	4b6a      	ldr	r3, [pc, #424]	; (800520c <HAL_RCC_GetSysClockFreq+0x200>)
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	099b      	lsrs	r3, r3, #6
 8005068:	2200      	movs	r2, #0
 800506a:	63bb      	str	r3, [r7, #56]	; 0x38
 800506c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800506e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005070:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005074:	633b      	str	r3, [r7, #48]	; 0x30
 8005076:	2300      	movs	r3, #0
 8005078:	637b      	str	r3, [r7, #52]	; 0x34
 800507a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800507e:	4622      	mov	r2, r4
 8005080:	462b      	mov	r3, r5
 8005082:	f04f 0000 	mov.w	r0, #0
 8005086:	f04f 0100 	mov.w	r1, #0
 800508a:	0159      	lsls	r1, r3, #5
 800508c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005090:	0150      	lsls	r0, r2, #5
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	4621      	mov	r1, r4
 8005098:	1a51      	subs	r1, r2, r1
 800509a:	6139      	str	r1, [r7, #16]
 800509c:	4629      	mov	r1, r5
 800509e:	eb63 0301 	sbc.w	r3, r3, r1
 80050a2:	617b      	str	r3, [r7, #20]
 80050a4:	f04f 0200 	mov.w	r2, #0
 80050a8:	f04f 0300 	mov.w	r3, #0
 80050ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050b0:	4659      	mov	r1, fp
 80050b2:	018b      	lsls	r3, r1, #6
 80050b4:	4651      	mov	r1, sl
 80050b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80050ba:	4651      	mov	r1, sl
 80050bc:	018a      	lsls	r2, r1, #6
 80050be:	4651      	mov	r1, sl
 80050c0:	ebb2 0801 	subs.w	r8, r2, r1
 80050c4:	4659      	mov	r1, fp
 80050c6:	eb63 0901 	sbc.w	r9, r3, r1
 80050ca:	f04f 0200 	mov.w	r2, #0
 80050ce:	f04f 0300 	mov.w	r3, #0
 80050d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050de:	4690      	mov	r8, r2
 80050e0:	4699      	mov	r9, r3
 80050e2:	4623      	mov	r3, r4
 80050e4:	eb18 0303 	adds.w	r3, r8, r3
 80050e8:	60bb      	str	r3, [r7, #8]
 80050ea:	462b      	mov	r3, r5
 80050ec:	eb49 0303 	adc.w	r3, r9, r3
 80050f0:	60fb      	str	r3, [r7, #12]
 80050f2:	f04f 0200 	mov.w	r2, #0
 80050f6:	f04f 0300 	mov.w	r3, #0
 80050fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80050fe:	4629      	mov	r1, r5
 8005100:	024b      	lsls	r3, r1, #9
 8005102:	4621      	mov	r1, r4
 8005104:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005108:	4621      	mov	r1, r4
 800510a:	024a      	lsls	r2, r1, #9
 800510c:	4610      	mov	r0, r2
 800510e:	4619      	mov	r1, r3
 8005110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005112:	2200      	movs	r2, #0
 8005114:	62bb      	str	r3, [r7, #40]	; 0x28
 8005116:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005118:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800511c:	f7fb f85a 	bl	80001d4 <__aeabi_uldivmod>
 8005120:	4602      	mov	r2, r0
 8005122:	460b      	mov	r3, r1
 8005124:	4613      	mov	r3, r2
 8005126:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005128:	e058      	b.n	80051dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800512a:	4b38      	ldr	r3, [pc, #224]	; (800520c <HAL_RCC_GetSysClockFreq+0x200>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	099b      	lsrs	r3, r3, #6
 8005130:	2200      	movs	r2, #0
 8005132:	4618      	mov	r0, r3
 8005134:	4611      	mov	r1, r2
 8005136:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800513a:	623b      	str	r3, [r7, #32]
 800513c:	2300      	movs	r3, #0
 800513e:	627b      	str	r3, [r7, #36]	; 0x24
 8005140:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005144:	4642      	mov	r2, r8
 8005146:	464b      	mov	r3, r9
 8005148:	f04f 0000 	mov.w	r0, #0
 800514c:	f04f 0100 	mov.w	r1, #0
 8005150:	0159      	lsls	r1, r3, #5
 8005152:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005156:	0150      	lsls	r0, r2, #5
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	4641      	mov	r1, r8
 800515e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005162:	4649      	mov	r1, r9
 8005164:	eb63 0b01 	sbc.w	fp, r3, r1
 8005168:	f04f 0200 	mov.w	r2, #0
 800516c:	f04f 0300 	mov.w	r3, #0
 8005170:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005174:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005178:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800517c:	ebb2 040a 	subs.w	r4, r2, sl
 8005180:	eb63 050b 	sbc.w	r5, r3, fp
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	f04f 0300 	mov.w	r3, #0
 800518c:	00eb      	lsls	r3, r5, #3
 800518e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005192:	00e2      	lsls	r2, r4, #3
 8005194:	4614      	mov	r4, r2
 8005196:	461d      	mov	r5, r3
 8005198:	4643      	mov	r3, r8
 800519a:	18e3      	adds	r3, r4, r3
 800519c:	603b      	str	r3, [r7, #0]
 800519e:	464b      	mov	r3, r9
 80051a0:	eb45 0303 	adc.w	r3, r5, r3
 80051a4:	607b      	str	r3, [r7, #4]
 80051a6:	f04f 0200 	mov.w	r2, #0
 80051aa:	f04f 0300 	mov.w	r3, #0
 80051ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051b2:	4629      	mov	r1, r5
 80051b4:	028b      	lsls	r3, r1, #10
 80051b6:	4621      	mov	r1, r4
 80051b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051bc:	4621      	mov	r1, r4
 80051be:	028a      	lsls	r2, r1, #10
 80051c0:	4610      	mov	r0, r2
 80051c2:	4619      	mov	r1, r3
 80051c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051c6:	2200      	movs	r2, #0
 80051c8:	61bb      	str	r3, [r7, #24]
 80051ca:	61fa      	str	r2, [r7, #28]
 80051cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80051d0:	f7fb f800 	bl	80001d4 <__aeabi_uldivmod>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	4613      	mov	r3, r2
 80051da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051dc:	4b0b      	ldr	r3, [pc, #44]	; (800520c <HAL_RCC_GetSysClockFreq+0x200>)
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	0c1b      	lsrs	r3, r3, #16
 80051e2:	f003 0303 	and.w	r3, r3, #3
 80051e6:	3301      	adds	r3, #1
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80051ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051f6:	e002      	b.n	80051fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051f8:	4b05      	ldr	r3, [pc, #20]	; (8005210 <HAL_RCC_GetSysClockFreq+0x204>)
 80051fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005200:	4618      	mov	r0, r3
 8005202:	3750      	adds	r7, #80	; 0x50
 8005204:	46bd      	mov	sp, r7
 8005206:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800520a:	bf00      	nop
 800520c:	40023800 	.word	0x40023800
 8005210:	00f42400 	.word	0x00f42400
 8005214:	007a1200 	.word	0x007a1200

08005218 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005218:	b480      	push	{r7}
 800521a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800521c:	4b03      	ldr	r3, [pc, #12]	; (800522c <HAL_RCC_GetHCLKFreq+0x14>)
 800521e:	681b      	ldr	r3, [r3, #0]
}
 8005220:	4618      	mov	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	20000004 	.word	0x20000004

08005230 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005234:	f7ff fff0 	bl	8005218 <HAL_RCC_GetHCLKFreq>
 8005238:	4602      	mov	r2, r0
 800523a:	4b05      	ldr	r3, [pc, #20]	; (8005250 <HAL_RCC_GetPCLK1Freq+0x20>)
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	0a9b      	lsrs	r3, r3, #10
 8005240:	f003 0307 	and.w	r3, r3, #7
 8005244:	4903      	ldr	r1, [pc, #12]	; (8005254 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005246:	5ccb      	ldrb	r3, [r1, r3]
 8005248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800524c:	4618      	mov	r0, r3
 800524e:	bd80      	pop	{r7, pc}
 8005250:	40023800 	.word	0x40023800
 8005254:	08007440 	.word	0x08007440

08005258 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800525c:	f7ff ffdc 	bl	8005218 <HAL_RCC_GetHCLKFreq>
 8005260:	4602      	mov	r2, r0
 8005262:	4b05      	ldr	r3, [pc, #20]	; (8005278 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	0b5b      	lsrs	r3, r3, #13
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	4903      	ldr	r1, [pc, #12]	; (800527c <HAL_RCC_GetPCLK2Freq+0x24>)
 800526e:	5ccb      	ldrb	r3, [r1, r3]
 8005270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005274:	4618      	mov	r0, r3
 8005276:	bd80      	pop	{r7, pc}
 8005278:	40023800 	.word	0x40023800
 800527c:	08007440 	.word	0x08007440

08005280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e041      	b.n	8005316 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005298:	b2db      	uxtb	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d106      	bne.n	80052ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f7fd fd6c 	bl	8002d84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2202      	movs	r2, #2
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	3304      	adds	r3, #4
 80052bc:	4619      	mov	r1, r3
 80052be:	4610      	mov	r0, r2
 80052c0:	f000 fcae 	bl	8005c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}
	...

08005320 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b01      	cmp	r3, #1
 8005332:	d001      	beq.n	8005338 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e03c      	b.n	80053b2 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a1e      	ldr	r2, [pc, #120]	; (80053c0 <HAL_TIM_Base_Start+0xa0>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d018      	beq.n	800537c <HAL_TIM_Base_Start+0x5c>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005352:	d013      	beq.n	800537c <HAL_TIM_Base_Start+0x5c>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a1a      	ldr	r2, [pc, #104]	; (80053c4 <HAL_TIM_Base_Start+0xa4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d00e      	beq.n	800537c <HAL_TIM_Base_Start+0x5c>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a19      	ldr	r2, [pc, #100]	; (80053c8 <HAL_TIM_Base_Start+0xa8>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d009      	beq.n	800537c <HAL_TIM_Base_Start+0x5c>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a17      	ldr	r2, [pc, #92]	; (80053cc <HAL_TIM_Base_Start+0xac>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d004      	beq.n	800537c <HAL_TIM_Base_Start+0x5c>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a16      	ldr	r2, [pc, #88]	; (80053d0 <HAL_TIM_Base_Start+0xb0>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d111      	bne.n	80053a0 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2b06      	cmp	r3, #6
 800538c:	d010      	beq.n	80053b0 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f042 0201 	orr.w	r2, r2, #1
 800539c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800539e:	e007      	b.n	80053b0 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0201 	orr.w	r2, r2, #1
 80053ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3714      	adds	r7, #20
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	40010000 	.word	0x40010000
 80053c4:	40000400 	.word	0x40000400
 80053c8:	40000800 	.word	0x40000800
 80053cc:	40000c00 	.word	0x40000c00
 80053d0:	40014000 	.word	0x40014000

080053d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d001      	beq.n	80053ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e044      	b.n	8005476 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2202      	movs	r2, #2
 80053f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f042 0201 	orr.w	r2, r2, #1
 8005402:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a1e      	ldr	r2, [pc, #120]	; (8005484 <HAL_TIM_Base_Start_IT+0xb0>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d018      	beq.n	8005440 <HAL_TIM_Base_Start_IT+0x6c>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005416:	d013      	beq.n	8005440 <HAL_TIM_Base_Start_IT+0x6c>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a1a      	ldr	r2, [pc, #104]	; (8005488 <HAL_TIM_Base_Start_IT+0xb4>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d00e      	beq.n	8005440 <HAL_TIM_Base_Start_IT+0x6c>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a19      	ldr	r2, [pc, #100]	; (800548c <HAL_TIM_Base_Start_IT+0xb8>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d009      	beq.n	8005440 <HAL_TIM_Base_Start_IT+0x6c>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	4a17      	ldr	r2, [pc, #92]	; (8005490 <HAL_TIM_Base_Start_IT+0xbc>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d004      	beq.n	8005440 <HAL_TIM_Base_Start_IT+0x6c>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a16      	ldr	r2, [pc, #88]	; (8005494 <HAL_TIM_Base_Start_IT+0xc0>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d111      	bne.n	8005464 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f003 0307 	and.w	r3, r3, #7
 800544a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2b06      	cmp	r3, #6
 8005450:	d010      	beq.n	8005474 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f042 0201 	orr.w	r2, r2, #1
 8005460:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005462:	e007      	b.n	8005474 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0201 	orr.w	r2, r2, #1
 8005472:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3714      	adds	r7, #20
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	40010000 	.word	0x40010000
 8005488:	40000400 	.word	0x40000400
 800548c:	40000800 	.word	0x40000800
 8005490:	40000c00 	.word	0x40000c00
 8005494:	40014000 	.word	0x40014000

08005498 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e041      	b.n	800552e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d106      	bne.n	80054c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 f839 	bl	8005536 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3304      	adds	r3, #4
 80054d4:	4619      	mov	r1, r3
 80054d6:	4610      	mov	r0, r2
 80054d8:	f000 fba2 	bl	8005c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2201      	movs	r2, #1
 80054e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2201      	movs	r2, #1
 80054e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2201      	movs	r2, #1
 80054f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2201      	movs	r2, #1
 80054f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005536:	b480      	push	{r7}
 8005538:	b083      	sub	sp, #12
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800553e:	bf00      	nop
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
	...

0800554c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b084      	sub	sp, #16
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d109      	bne.n	8005570 <HAL_TIM_PWM_Start+0x24>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b01      	cmp	r3, #1
 8005566:	bf14      	ite	ne
 8005568:	2301      	movne	r3, #1
 800556a:	2300      	moveq	r3, #0
 800556c:	b2db      	uxtb	r3, r3
 800556e:	e022      	b.n	80055b6 <HAL_TIM_PWM_Start+0x6a>
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	2b04      	cmp	r3, #4
 8005574:	d109      	bne.n	800558a <HAL_TIM_PWM_Start+0x3e>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b01      	cmp	r3, #1
 8005580:	bf14      	ite	ne
 8005582:	2301      	movne	r3, #1
 8005584:	2300      	moveq	r3, #0
 8005586:	b2db      	uxtb	r3, r3
 8005588:	e015      	b.n	80055b6 <HAL_TIM_PWM_Start+0x6a>
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b08      	cmp	r3, #8
 800558e:	d109      	bne.n	80055a4 <HAL_TIM_PWM_Start+0x58>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b01      	cmp	r3, #1
 800559a:	bf14      	ite	ne
 800559c:	2301      	movne	r3, #1
 800559e:	2300      	moveq	r3, #0
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	e008      	b.n	80055b6 <HAL_TIM_PWM_Start+0x6a>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	bf14      	ite	ne
 80055b0:	2301      	movne	r3, #1
 80055b2:	2300      	moveq	r3, #0
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e068      	b.n	8005690 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d104      	bne.n	80055ce <HAL_TIM_PWM_Start+0x82>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2202      	movs	r2, #2
 80055c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055cc:	e013      	b.n	80055f6 <HAL_TIM_PWM_Start+0xaa>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b04      	cmp	r3, #4
 80055d2:	d104      	bne.n	80055de <HAL_TIM_PWM_Start+0x92>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2202      	movs	r2, #2
 80055d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055dc:	e00b      	b.n	80055f6 <HAL_TIM_PWM_Start+0xaa>
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d104      	bne.n	80055ee <HAL_TIM_PWM_Start+0xa2>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055ec:	e003      	b.n	80055f6 <HAL_TIM_PWM_Start+0xaa>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2202      	movs	r2, #2
 80055f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2201      	movs	r2, #1
 80055fc:	6839      	ldr	r1, [r7, #0]
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 fdb4 	bl	800616c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a23      	ldr	r2, [pc, #140]	; (8005698 <HAL_TIM_PWM_Start+0x14c>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d107      	bne.n	800561e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800561c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1d      	ldr	r2, [pc, #116]	; (8005698 <HAL_TIM_PWM_Start+0x14c>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d018      	beq.n	800565a <HAL_TIM_PWM_Start+0x10e>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005630:	d013      	beq.n	800565a <HAL_TIM_PWM_Start+0x10e>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a19      	ldr	r2, [pc, #100]	; (800569c <HAL_TIM_PWM_Start+0x150>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d00e      	beq.n	800565a <HAL_TIM_PWM_Start+0x10e>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a17      	ldr	r2, [pc, #92]	; (80056a0 <HAL_TIM_PWM_Start+0x154>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d009      	beq.n	800565a <HAL_TIM_PWM_Start+0x10e>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a16      	ldr	r2, [pc, #88]	; (80056a4 <HAL_TIM_PWM_Start+0x158>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d004      	beq.n	800565a <HAL_TIM_PWM_Start+0x10e>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a14      	ldr	r2, [pc, #80]	; (80056a8 <HAL_TIM_PWM_Start+0x15c>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d111      	bne.n	800567e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 0307 	and.w	r3, r3, #7
 8005664:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2b06      	cmp	r3, #6
 800566a:	d010      	beq.n	800568e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f042 0201 	orr.w	r2, r2, #1
 800567a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567c:	e007      	b.n	800568e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f042 0201 	orr.w	r2, r2, #1
 800568c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}
 8005698:	40010000 	.word	0x40010000
 800569c:	40000400 	.word	0x40000400
 80056a0:	40000800 	.word	0x40000800
 80056a4:	40000c00 	.word	0x40000c00
 80056a8:	40014000 	.word	0x40014000

080056ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d122      	bne.n	8005708 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68db      	ldr	r3, [r3, #12]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d11b      	bne.n	8005708 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f06f 0202 	mvn.w	r2, #2
 80056d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	f003 0303 	and.w	r3, r3, #3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 fa77 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 80056f4:	e005      	b.n	8005702 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 fa69 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 fa7a 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	691b      	ldr	r3, [r3, #16]
 800570e:	f003 0304 	and.w	r3, r3, #4
 8005712:	2b04      	cmp	r3, #4
 8005714:	d122      	bne.n	800575c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	f003 0304 	and.w	r3, r3, #4
 8005720:	2b04      	cmp	r3, #4
 8005722:	d11b      	bne.n	800575c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f06f 0204 	mvn.w	r2, #4
 800572c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2202      	movs	r2, #2
 8005732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800573e:	2b00      	cmp	r3, #0
 8005740:	d003      	beq.n	800574a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 fa4d 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 8005748:	e005      	b.n	8005756 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fa3f 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f000 fa50 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	f003 0308 	and.w	r3, r3, #8
 8005766:	2b08      	cmp	r3, #8
 8005768:	d122      	bne.n	80057b0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	f003 0308 	and.w	r3, r3, #8
 8005774:	2b08      	cmp	r3, #8
 8005776:	d11b      	bne.n	80057b0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f06f 0208 	mvn.w	r2, #8
 8005780:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2204      	movs	r2, #4
 8005786:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	f003 0303 	and.w	r3, r3, #3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 fa23 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 800579c:	e005      	b.n	80057aa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f000 fa15 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 fa26 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	f003 0310 	and.w	r3, r3, #16
 80057ba:	2b10      	cmp	r3, #16
 80057bc:	d122      	bne.n	8005804 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	f003 0310 	and.w	r3, r3, #16
 80057c8:	2b10      	cmp	r3, #16
 80057ca:	d11b      	bne.n	8005804 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f06f 0210 	mvn.w	r2, #16
 80057d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2208      	movs	r2, #8
 80057da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f9f9 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 80057f0:	e005      	b.n	80057fe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f9eb 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f9fc 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b01      	cmp	r3, #1
 8005810:	d10e      	bne.n	8005830 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b01      	cmp	r3, #1
 800581e:	d107      	bne.n	8005830 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f06f 0201 	mvn.w	r2, #1
 8005828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7fa fe88 	bl	8000540 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583a:	2b80      	cmp	r3, #128	; 0x80
 800583c:	d10e      	bne.n	800585c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005848:	2b80      	cmp	r3, #128	; 0x80
 800584a:	d107      	bne.n	800585c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 fd26 	bl	80062a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005866:	2b40      	cmp	r3, #64	; 0x40
 8005868:	d10e      	bne.n	8005888 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005874:	2b40      	cmp	r3, #64	; 0x40
 8005876:	d107      	bne.n	8005888 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 f9c1 	bl	8005c0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b20      	cmp	r3, #32
 8005894:	d10e      	bne.n	80058b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	f003 0320 	and.w	r3, r3, #32
 80058a0:	2b20      	cmp	r3, #32
 80058a2:	d107      	bne.n	80058b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f06f 0220 	mvn.w	r2, #32
 80058ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fcf0 	bl	8006294 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058b4:	bf00      	nop
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058c8:	2300      	movs	r3, #0
 80058ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d101      	bne.n	80058da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058d6:	2302      	movs	r3, #2
 80058d8:	e0ae      	b.n	8005a38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2b0c      	cmp	r3, #12
 80058e6:	f200 809f 	bhi.w	8005a28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058ea:	a201      	add	r2, pc, #4	; (adr r2, 80058f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f0:	08005925 	.word	0x08005925
 80058f4:	08005a29 	.word	0x08005a29
 80058f8:	08005a29 	.word	0x08005a29
 80058fc:	08005a29 	.word	0x08005a29
 8005900:	08005965 	.word	0x08005965
 8005904:	08005a29 	.word	0x08005a29
 8005908:	08005a29 	.word	0x08005a29
 800590c:	08005a29 	.word	0x08005a29
 8005910:	080059a7 	.word	0x080059a7
 8005914:	08005a29 	.word	0x08005a29
 8005918:	08005a29 	.word	0x08005a29
 800591c:	08005a29 	.word	0x08005a29
 8005920:	080059e7 	.word	0x080059e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68b9      	ldr	r1, [r7, #8]
 800592a:	4618      	mov	r0, r3
 800592c:	f000 f9f8 	bl	8005d20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	699a      	ldr	r2, [r3, #24]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f042 0208 	orr.w	r2, r2, #8
 800593e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	699a      	ldr	r2, [r3, #24]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f022 0204 	bic.w	r2, r2, #4
 800594e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6999      	ldr	r1, [r3, #24]
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	619a      	str	r2, [r3, #24]
      break;
 8005962:	e064      	b.n	8005a2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68b9      	ldr	r1, [r7, #8]
 800596a:	4618      	mov	r0, r3
 800596c:	f000 fa3e 	bl	8005dec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699a      	ldr	r2, [r3, #24]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800597e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	699a      	ldr	r2, [r3, #24]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800598e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6999      	ldr	r1, [r3, #24]
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	021a      	lsls	r2, r3, #8
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	430a      	orrs	r2, r1
 80059a2:	619a      	str	r2, [r3, #24]
      break;
 80059a4:	e043      	b.n	8005a2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68b9      	ldr	r1, [r7, #8]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 fa89 	bl	8005ec4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	69da      	ldr	r2, [r3, #28]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f042 0208 	orr.w	r2, r2, #8
 80059c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	69da      	ldr	r2, [r3, #28]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 0204 	bic.w	r2, r2, #4
 80059d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	69d9      	ldr	r1, [r3, #28]
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	691a      	ldr	r2, [r3, #16]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	430a      	orrs	r2, r1
 80059e2:	61da      	str	r2, [r3, #28]
      break;
 80059e4:	e023      	b.n	8005a2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	68b9      	ldr	r1, [r7, #8]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 fad3 	bl	8005f98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	69da      	ldr	r2, [r3, #28]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	69da      	ldr	r2, [r3, #28]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69d9      	ldr	r1, [r3, #28]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	021a      	lsls	r2, r3, #8
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	430a      	orrs	r2, r1
 8005a24:	61da      	str	r2, [r3, #28]
      break;
 8005a26:	e002      	b.n	8005a2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	75fb      	strb	r3, [r7, #23]
      break;
 8005a2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3718      	adds	r7, #24
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d101      	bne.n	8005a5c <HAL_TIM_ConfigClockSource+0x1c>
 8005a58:	2302      	movs	r3, #2
 8005a5a:	e0b4      	b.n	8005bc6 <HAL_TIM_ConfigClockSource+0x186>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2202      	movs	r2, #2
 8005a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a94:	d03e      	beq.n	8005b14 <HAL_TIM_ConfigClockSource+0xd4>
 8005a96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a9a:	f200 8087 	bhi.w	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005a9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aa2:	f000 8086 	beq.w	8005bb2 <HAL_TIM_ConfigClockSource+0x172>
 8005aa6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aaa:	d87f      	bhi.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005aac:	2b70      	cmp	r3, #112	; 0x70
 8005aae:	d01a      	beq.n	8005ae6 <HAL_TIM_ConfigClockSource+0xa6>
 8005ab0:	2b70      	cmp	r3, #112	; 0x70
 8005ab2:	d87b      	bhi.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005ab4:	2b60      	cmp	r3, #96	; 0x60
 8005ab6:	d050      	beq.n	8005b5a <HAL_TIM_ConfigClockSource+0x11a>
 8005ab8:	2b60      	cmp	r3, #96	; 0x60
 8005aba:	d877      	bhi.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005abc:	2b50      	cmp	r3, #80	; 0x50
 8005abe:	d03c      	beq.n	8005b3a <HAL_TIM_ConfigClockSource+0xfa>
 8005ac0:	2b50      	cmp	r3, #80	; 0x50
 8005ac2:	d873      	bhi.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005ac4:	2b40      	cmp	r3, #64	; 0x40
 8005ac6:	d058      	beq.n	8005b7a <HAL_TIM_ConfigClockSource+0x13a>
 8005ac8:	2b40      	cmp	r3, #64	; 0x40
 8005aca:	d86f      	bhi.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005acc:	2b30      	cmp	r3, #48	; 0x30
 8005ace:	d064      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0x15a>
 8005ad0:	2b30      	cmp	r3, #48	; 0x30
 8005ad2:	d86b      	bhi.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005ad4:	2b20      	cmp	r3, #32
 8005ad6:	d060      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0x15a>
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	d867      	bhi.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d05c      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0x15a>
 8005ae0:	2b10      	cmp	r3, #16
 8005ae2:	d05a      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0x15a>
 8005ae4:	e062      	b.n	8005bac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6818      	ldr	r0, [r3, #0]
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	6899      	ldr	r1, [r3, #8]
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	f000 fb19 	bl	800612c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	609a      	str	r2, [r3, #8]
      break;
 8005b12:	e04f      	b.n	8005bb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6818      	ldr	r0, [r3, #0]
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	6899      	ldr	r1, [r3, #8]
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f000 fb02 	bl	800612c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689a      	ldr	r2, [r3, #8]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b36:	609a      	str	r2, [r3, #8]
      break;
 8005b38:	e03c      	b.n	8005bb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6818      	ldr	r0, [r3, #0]
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	6859      	ldr	r1, [r3, #4]
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	461a      	mov	r2, r3
 8005b48:	f000 fa76 	bl	8006038 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2150      	movs	r1, #80	; 0x50
 8005b52:	4618      	mov	r0, r3
 8005b54:	f000 facf 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005b58:	e02c      	b.n	8005bb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6818      	ldr	r0, [r3, #0]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	6859      	ldr	r1, [r3, #4]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	461a      	mov	r2, r3
 8005b68:	f000 fa95 	bl	8006096 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2160      	movs	r1, #96	; 0x60
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 fabf 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005b78:	e01c      	b.n	8005bb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6818      	ldr	r0, [r3, #0]
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	6859      	ldr	r1, [r3, #4]
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	461a      	mov	r2, r3
 8005b88:	f000 fa56 	bl	8006038 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2140      	movs	r1, #64	; 0x40
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 faaf 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005b98:	e00c      	b.n	8005bb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	4610      	mov	r0, r2
 8005ba6:	f000 faa6 	bl	80060f6 <TIM_ITRx_SetConfig>
      break;
 8005baa:	e003      	b.n	8005bb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	73fb      	strb	r3, [r7, #15]
      break;
 8005bb0:	e000      	b.n	8005bb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b083      	sub	sp, #12
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bd6:	bf00      	nop
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005be2:	b480      	push	{r7}
 8005be4:	b083      	sub	sp, #12
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bea:	bf00      	nop
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b083      	sub	sp, #12
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bfe:	bf00      	nop
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr

08005c0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	b083      	sub	sp, #12
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c12:	bf00      	nop
 8005c14:	370c      	adds	r7, #12
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
	...

08005c20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a34      	ldr	r2, [pc, #208]	; (8005d04 <TIM_Base_SetConfig+0xe4>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d00f      	beq.n	8005c58 <TIM_Base_SetConfig+0x38>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c3e:	d00b      	beq.n	8005c58 <TIM_Base_SetConfig+0x38>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a31      	ldr	r2, [pc, #196]	; (8005d08 <TIM_Base_SetConfig+0xe8>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d007      	beq.n	8005c58 <TIM_Base_SetConfig+0x38>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a30      	ldr	r2, [pc, #192]	; (8005d0c <TIM_Base_SetConfig+0xec>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d003      	beq.n	8005c58 <TIM_Base_SetConfig+0x38>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a2f      	ldr	r2, [pc, #188]	; (8005d10 <TIM_Base_SetConfig+0xf0>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d108      	bne.n	8005c6a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a25      	ldr	r2, [pc, #148]	; (8005d04 <TIM_Base_SetConfig+0xe4>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d01b      	beq.n	8005caa <TIM_Base_SetConfig+0x8a>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c78:	d017      	beq.n	8005caa <TIM_Base_SetConfig+0x8a>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a22      	ldr	r2, [pc, #136]	; (8005d08 <TIM_Base_SetConfig+0xe8>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d013      	beq.n	8005caa <TIM_Base_SetConfig+0x8a>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a21      	ldr	r2, [pc, #132]	; (8005d0c <TIM_Base_SetConfig+0xec>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d00f      	beq.n	8005caa <TIM_Base_SetConfig+0x8a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a20      	ldr	r2, [pc, #128]	; (8005d10 <TIM_Base_SetConfig+0xf0>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d00b      	beq.n	8005caa <TIM_Base_SetConfig+0x8a>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a1f      	ldr	r2, [pc, #124]	; (8005d14 <TIM_Base_SetConfig+0xf4>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d007      	beq.n	8005caa <TIM_Base_SetConfig+0x8a>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a1e      	ldr	r2, [pc, #120]	; (8005d18 <TIM_Base_SetConfig+0xf8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d003      	beq.n	8005caa <TIM_Base_SetConfig+0x8a>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a1d      	ldr	r2, [pc, #116]	; (8005d1c <TIM_Base_SetConfig+0xfc>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d108      	bne.n	8005cbc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a08      	ldr	r2, [pc, #32]	; (8005d04 <TIM_Base_SetConfig+0xe4>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d103      	bne.n	8005cf0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	691a      	ldr	r2, [r3, #16]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	615a      	str	r2, [r3, #20]
}
 8005cf6:	bf00      	nop
 8005cf8:	3714      	adds	r7, #20
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	40010000 	.word	0x40010000
 8005d08:	40000400 	.word	0x40000400
 8005d0c:	40000800 	.word	0x40000800
 8005d10:	40000c00 	.word	0x40000c00
 8005d14:	40014000 	.word	0x40014000
 8005d18:	40014400 	.word	0x40014400
 8005d1c:	40014800 	.word	0x40014800

08005d20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b087      	sub	sp, #28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a1b      	ldr	r3, [r3, #32]
 8005d2e:	f023 0201 	bic.w	r2, r3, #1
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0303 	bic.w	r3, r3, #3
 8005d56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	f023 0302 	bic.w	r3, r3, #2
 8005d68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a1c      	ldr	r2, [pc, #112]	; (8005de8 <TIM_OC1_SetConfig+0xc8>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d10c      	bne.n	8005d96 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	f023 0308 	bic.w	r3, r3, #8
 8005d82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	697a      	ldr	r2, [r7, #20]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f023 0304 	bic.w	r3, r3, #4
 8005d94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a13      	ldr	r2, [pc, #76]	; (8005de8 <TIM_OC1_SetConfig+0xc8>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d111      	bne.n	8005dc2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005da4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005dac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	695b      	ldr	r3, [r3, #20]
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	685a      	ldr	r2, [r3, #4]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	621a      	str	r2, [r3, #32]
}
 8005ddc:	bf00      	nop
 8005dde:	371c      	adds	r7, #28
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	40010000 	.word	0x40010000

08005dec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dec:	b480      	push	{r7}
 8005dee:	b087      	sub	sp, #28
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	f023 0210 	bic.w	r2, r3, #16
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	699b      	ldr	r3, [r3, #24]
 8005e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	021b      	lsls	r3, r3, #8
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	f023 0320 	bic.w	r3, r3, #32
 8005e36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	011b      	lsls	r3, r3, #4
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a1e      	ldr	r2, [pc, #120]	; (8005ec0 <TIM_OC2_SetConfig+0xd4>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d10d      	bne.n	8005e68 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	011b      	lsls	r3, r3, #4
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e66:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a15      	ldr	r2, [pc, #84]	; (8005ec0 <TIM_OC2_SetConfig+0xd4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d113      	bne.n	8005e98 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	695b      	ldr	r3, [r3, #20]
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	693a      	ldr	r2, [r7, #16]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	68fa      	ldr	r2, [r7, #12]
 8005ea2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685a      	ldr	r2, [r3, #4]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	621a      	str	r2, [r3, #32]
}
 8005eb2:	bf00      	nop
 8005eb4:	371c      	adds	r7, #28
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	40010000 	.word	0x40010000

08005ec4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b087      	sub	sp, #28
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	69db      	ldr	r3, [r3, #28]
 8005eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f023 0303 	bic.w	r3, r3, #3
 8005efa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	021b      	lsls	r3, r3, #8
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a1d      	ldr	r2, [pc, #116]	; (8005f94 <TIM_OC3_SetConfig+0xd0>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d10d      	bne.n	8005f3e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	021b      	lsls	r3, r3, #8
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a14      	ldr	r2, [pc, #80]	; (8005f94 <TIM_OC3_SetConfig+0xd0>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d113      	bne.n	8005f6e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	011b      	lsls	r3, r3, #4
 8005f68:	693a      	ldr	r2, [r7, #16]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	693a      	ldr	r2, [r7, #16]
 8005f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68fa      	ldr	r2, [r7, #12]
 8005f78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	621a      	str	r2, [r3, #32]
}
 8005f88:	bf00      	nop
 8005f8a:	371c      	adds	r7, #28
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr
 8005f94:	40010000 	.word	0x40010000

08005f98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b087      	sub	sp, #28
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	021b      	lsls	r3, r3, #8
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fe2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	031b      	lsls	r3, r3, #12
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a10      	ldr	r2, [pc, #64]	; (8006034 <TIM_OC4_SetConfig+0x9c>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d109      	bne.n	800600c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ffe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	695b      	ldr	r3, [r3, #20]
 8006004:	019b      	lsls	r3, r3, #6
 8006006:	697a      	ldr	r2, [r7, #20]
 8006008:	4313      	orrs	r3, r2
 800600a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	697a      	ldr	r2, [r7, #20]
 8006010:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	693a      	ldr	r2, [r7, #16]
 8006024:	621a      	str	r2, [r3, #32]
}
 8006026:	bf00      	nop
 8006028:	371c      	adds	r7, #28
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	40010000 	.word	0x40010000

08006038 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006038:	b480      	push	{r7}
 800603a:	b087      	sub	sp, #28
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6a1b      	ldr	r3, [r3, #32]
 8006048:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	f023 0201 	bic.w	r2, r3, #1
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006062:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	4313      	orrs	r3, r2
 800606c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f023 030a 	bic.w	r3, r3, #10
 8006074:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	4313      	orrs	r3, r2
 800607c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	693a      	ldr	r2, [r7, #16]
 8006082:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	621a      	str	r2, [r3, #32]
}
 800608a:	bf00      	nop
 800608c:	371c      	adds	r7, #28
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006096:	b480      	push	{r7}
 8006098:	b087      	sub	sp, #28
 800609a:	af00      	add	r7, sp, #0
 800609c:	60f8      	str	r0, [r7, #12]
 800609e:	60b9      	str	r1, [r7, #8]
 80060a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	f023 0210 	bic.w	r2, r3, #16
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	031b      	lsls	r3, r3, #12
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	011b      	lsls	r3, r3, #4
 80060d8:	693a      	ldr	r2, [r7, #16]
 80060da:	4313      	orrs	r3, r2
 80060dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b085      	sub	sp, #20
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
 80060fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800610c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4313      	orrs	r3, r2
 8006114:	f043 0307 	orr.w	r3, r3, #7
 8006118:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	609a      	str	r2, [r3, #8]
}
 8006120:	bf00      	nop
 8006122:	3714      	adds	r7, #20
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800612c:	b480      	push	{r7}
 800612e:	b087      	sub	sp, #28
 8006130:	af00      	add	r7, sp, #0
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	60b9      	str	r1, [r7, #8]
 8006136:	607a      	str	r2, [r7, #4]
 8006138:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006146:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	021a      	lsls	r2, r3, #8
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	431a      	orrs	r2, r3
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	4313      	orrs	r3, r2
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	4313      	orrs	r3, r2
 8006158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	697a      	ldr	r2, [r7, #20]
 800615e:	609a      	str	r2, [r3, #8]
}
 8006160:	bf00      	nop
 8006162:	371c      	adds	r7, #28
 8006164:	46bd      	mov	sp, r7
 8006166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616a:	4770      	bx	lr

0800616c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	f003 031f 	and.w	r3, r3, #31
 800617e:	2201      	movs	r2, #1
 8006180:	fa02 f303 	lsl.w	r3, r2, r3
 8006184:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6a1a      	ldr	r2, [r3, #32]
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	43db      	mvns	r3, r3
 800618e:	401a      	ands	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6a1a      	ldr	r2, [r3, #32]
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	f003 031f 	and.w	r3, r3, #31
 800619e:	6879      	ldr	r1, [r7, #4]
 80061a0:	fa01 f303 	lsl.w	r3, r1, r3
 80061a4:	431a      	orrs	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	621a      	str	r2, [r3, #32]
}
 80061aa:	bf00      	nop
 80061ac:	371c      	adds	r7, #28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr
	...

080061b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d101      	bne.n	80061d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061cc:	2302      	movs	r3, #2
 80061ce:	e050      	b.n	8006272 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2202      	movs	r2, #2
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68fa      	ldr	r2, [r7, #12]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a1c      	ldr	r2, [pc, #112]	; (8006280 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d018      	beq.n	8006246 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800621c:	d013      	beq.n	8006246 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a18      	ldr	r2, [pc, #96]	; (8006284 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d00e      	beq.n	8006246 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a16      	ldr	r2, [pc, #88]	; (8006288 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d009      	beq.n	8006246 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a15      	ldr	r2, [pc, #84]	; (800628c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d004      	beq.n	8006246 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a13      	ldr	r2, [pc, #76]	; (8006290 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d10c      	bne.n	8006260 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800624c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	4313      	orrs	r3, r2
 8006256:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr
 800627e:	bf00      	nop
 8006280:	40010000 	.word	0x40010000
 8006284:	40000400 	.word	0x40000400
 8006288:	40000800 	.word	0x40000800
 800628c:	40000c00 	.word	0x40000c00
 8006290:	40014000 	.word	0x40014000

08006294 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800629c:	bf00      	nop
 800629e:	370c      	adds	r7, #12
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e03f      	b.n	800634e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d106      	bne.n	80062e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f7fc fdce 	bl	8002e84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2224      	movs	r2, #36	; 0x24
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80062fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006300:	6878      	ldr	r0, [r7, #4]
 8006302:	f000 fcdf 	bl	8006cc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	691a      	ldr	r2, [r3, #16]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006314:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	695a      	ldr	r2, [r3, #20]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006324:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68da      	ldr	r2, [r3, #12]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006334:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2220      	movs	r2, #32
 8006340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2220      	movs	r2, #32
 8006348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3708      	adds	r7, #8
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b084      	sub	sp, #16
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	4613      	mov	r3, r2
 8006362:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b20      	cmp	r3, #32
 800636e:	d11d      	bne.n	80063ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d002      	beq.n	800637c <HAL_UART_Receive_IT+0x26>
 8006376:	88fb      	ldrh	r3, [r7, #6]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e016      	b.n	80063ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006386:	2b01      	cmp	r3, #1
 8006388:	d101      	bne.n	800638e <HAL_UART_Receive_IT+0x38>
 800638a:	2302      	movs	r3, #2
 800638c:	e00f      	b.n	80063ae <HAL_UART_Receive_IT+0x58>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800639c:	88fb      	ldrh	r3, [r7, #6]
 800639e:	461a      	mov	r2, r3
 80063a0:	68b9      	ldr	r1, [r7, #8]
 80063a2:	68f8      	ldr	r0, [r7, #12]
 80063a4:	f000 fab6 	bl	8006914 <UART_Start_Receive_IT>
 80063a8:	4603      	mov	r3, r0
 80063aa:	e000      	b.n	80063ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80063ac:	2302      	movs	r3, #2
  }
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
	...

080063b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b0ba      	sub	sp, #232	; 0xe8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80063de:	2300      	movs	r3, #0
 80063e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80063e4:	2300      	movs	r3, #0
 80063e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80063ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80063f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d10f      	bne.n	800641e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006402:	f003 0320 	and.w	r3, r3, #32
 8006406:	2b00      	cmp	r3, #0
 8006408:	d009      	beq.n	800641e <HAL_UART_IRQHandler+0x66>
 800640a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 fb99 	bl	8006b4e <UART_Receive_IT>
      return;
 800641c:	e256      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800641e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 80de 	beq.w	80065e4 <HAL_UART_IRQHandler+0x22c>
 8006428:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800642c:	f003 0301 	and.w	r3, r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	d106      	bne.n	8006442 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006438:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800643c:	2b00      	cmp	r3, #0
 800643e:	f000 80d1 	beq.w	80065e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006446:	f003 0301 	and.w	r3, r3, #1
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00b      	beq.n	8006466 <HAL_UART_IRQHandler+0xae>
 800644e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645e:	f043 0201 	orr.w	r2, r3, #1
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800646a:	f003 0304 	and.w	r3, r3, #4
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00b      	beq.n	800648a <HAL_UART_IRQHandler+0xd2>
 8006472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	2b00      	cmp	r3, #0
 800647c:	d005      	beq.n	800648a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006482:	f043 0202 	orr.w	r2, r3, #2
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800648a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00b      	beq.n	80064ae <HAL_UART_IRQHandler+0xf6>
 8006496:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d005      	beq.n	80064ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	f043 0204 	orr.w	r2, r3, #4
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064b2:	f003 0308 	and.w	r3, r3, #8
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d011      	beq.n	80064de <HAL_UART_IRQHandler+0x126>
 80064ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064be:	f003 0320 	and.w	r3, r3, #32
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d105      	bne.n	80064d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80064c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d6:	f043 0208 	orr.w	r2, r3, #8
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 81ed 	beq.w	80068c2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d008      	beq.n	8006506 <HAL_UART_IRQHandler+0x14e>
 80064f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064f8:	f003 0320 	and.w	r3, r3, #32
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d002      	beq.n	8006506 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 fb24 	bl	8006b4e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	695b      	ldr	r3, [r3, #20]
 800650c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006510:	2b40      	cmp	r3, #64	; 0x40
 8006512:	bf0c      	ite	eq
 8006514:	2301      	moveq	r3, #1
 8006516:	2300      	movne	r3, #0
 8006518:	b2db      	uxtb	r3, r3
 800651a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006522:	f003 0308 	and.w	r3, r3, #8
 8006526:	2b00      	cmp	r3, #0
 8006528:	d103      	bne.n	8006532 <HAL_UART_IRQHandler+0x17a>
 800652a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800652e:	2b00      	cmp	r3, #0
 8006530:	d04f      	beq.n	80065d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fa2c 	bl	8006990 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	695b      	ldr	r3, [r3, #20]
 800653e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006542:	2b40      	cmp	r3, #64	; 0x40
 8006544:	d141      	bne.n	80065ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3314      	adds	r3, #20
 800654c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006550:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006554:	e853 3f00 	ldrex	r3, [r3]
 8006558:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800655c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006560:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006564:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3314      	adds	r3, #20
 800656e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006572:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006576:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800657e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800658a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1d9      	bne.n	8006546 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006596:	2b00      	cmp	r3, #0
 8006598:	d013      	beq.n	80065c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659e:	4a7d      	ldr	r2, [pc, #500]	; (8006794 <HAL_UART_IRQHandler+0x3dc>)
 80065a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fd fd8e 	bl	80040c8 <HAL_DMA_Abort_IT>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d016      	beq.n	80065e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80065bc:	4610      	mov	r0, r2
 80065be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c0:	e00e      	b.n	80065e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f990 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c8:	e00a      	b.n	80065e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f98c 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065d0:	e006      	b.n	80065e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f988 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80065de:	e170      	b.n	80068c2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065e0:	bf00      	nop
    return;
 80065e2:	e16e      	b.n	80068c2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	f040 814a 	bne.w	8006882 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80065ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065f2:	f003 0310 	and.w	r3, r3, #16
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 8143 	beq.w	8006882 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80065fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006600:	f003 0310 	and.w	r3, r3, #16
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 813c 	beq.w	8006882 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800660a:	2300      	movs	r3, #0
 800660c:	60bb      	str	r3, [r7, #8]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	60bb      	str	r3, [r7, #8]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	60bb      	str	r3, [r7, #8]
 800661e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800662a:	2b40      	cmp	r3, #64	; 0x40
 800662c:	f040 80b4 	bne.w	8006798 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800663c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 8140 	beq.w	80068c6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800664a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800664e:	429a      	cmp	r2, r3
 8006650:	f080 8139 	bcs.w	80068c6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800665a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006666:	f000 8088 	beq.w	800677a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	330c      	adds	r3, #12
 8006670:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006678:	e853 3f00 	ldrex	r3, [r3]
 800667c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006680:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006684:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006688:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	330c      	adds	r3, #12
 8006692:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006696:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800669a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80066a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80066a6:	e841 2300 	strex	r3, r2, [r1]
 80066aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80066ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1d9      	bne.n	800666a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3314      	adds	r3, #20
 80066bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80066c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066c8:	f023 0301 	bic.w	r3, r3, #1
 80066cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3314      	adds	r3, #20
 80066d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80066da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80066de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80066e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80066e6:	e841 2300 	strex	r3, r2, [r1]
 80066ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80066ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1e1      	bne.n	80066b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3314      	adds	r3, #20
 80066f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066fc:	e853 3f00 	ldrex	r3, [r3]
 8006700:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006702:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006704:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006708:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	3314      	adds	r3, #20
 8006712:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006716:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006718:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800671c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006724:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1e3      	bne.n	80066f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	330c      	adds	r3, #12
 800673e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006748:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800674a:	f023 0310 	bic.w	r3, r3, #16
 800674e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	330c      	adds	r3, #12
 8006758:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800675c:	65ba      	str	r2, [r7, #88]	; 0x58
 800675e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006760:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006762:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006764:	e841 2300 	strex	r3, r2, [r1]
 8006768:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800676a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1e3      	bne.n	8006738 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006774:	4618      	mov	r0, r3
 8006776:	f7fd fc37 	bl	8003fe8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006782:	b29b      	uxth	r3, r3
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	b29b      	uxth	r3, r3
 8006788:	4619      	mov	r1, r3
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f8b6 	bl	80068fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006790:	e099      	b.n	80068c6 <HAL_UART_IRQHandler+0x50e>
 8006792:	bf00      	nop
 8006794:	08006a57 	.word	0x08006a57
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f000 808b 	beq.w	80068ca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80067b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 8086 	beq.w	80068ca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80067ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	330c      	adds	r3, #12
 80067de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80067e2:	647a      	str	r2, [r7, #68]	; 0x44
 80067e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80067e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80067ea:	e841 2300 	strex	r3, r2, [r1]
 80067ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80067f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1e3      	bne.n	80067be <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3314      	adds	r3, #20
 80067fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006800:	e853 3f00 	ldrex	r3, [r3]
 8006804:	623b      	str	r3, [r7, #32]
   return(result);
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	f023 0301 	bic.w	r3, r3, #1
 800680c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3314      	adds	r3, #20
 8006816:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800681a:	633a      	str	r2, [r7, #48]	; 0x30
 800681c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006822:	e841 2300 	strex	r3, r2, [r1]
 8006826:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1e3      	bne.n	80067f6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2220      	movs	r2, #32
 8006832:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	330c      	adds	r3, #12
 8006842:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	e853 3f00 	ldrex	r3, [r3]
 800684a:	60fb      	str	r3, [r7, #12]
   return(result);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0310 	bic.w	r3, r3, #16
 8006852:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	330c      	adds	r3, #12
 800685c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006860:	61fa      	str	r2, [r7, #28]
 8006862:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006864:	69b9      	ldr	r1, [r7, #24]
 8006866:	69fa      	ldr	r2, [r7, #28]
 8006868:	e841 2300 	strex	r3, r2, [r1]
 800686c:	617b      	str	r3, [r7, #20]
   return(result);
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1e3      	bne.n	800683c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006874:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006878:	4619      	mov	r1, r3
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f83e 	bl	80068fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006880:	e023      	b.n	80068ca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800688a:	2b00      	cmp	r3, #0
 800688c:	d009      	beq.n	80068a2 <HAL_UART_IRQHandler+0x4ea>
 800688e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006896:	2b00      	cmp	r3, #0
 8006898:	d003      	beq.n	80068a2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 f8ef 	bl	8006a7e <UART_Transmit_IT>
    return;
 80068a0:	e014      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00e      	beq.n	80068cc <HAL_UART_IRQHandler+0x514>
 80068ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d008      	beq.n	80068cc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f92f 	bl	8006b1e <UART_EndTransmit_IT>
    return;
 80068c0:	e004      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
    return;
 80068c2:	bf00      	nop
 80068c4:	e002      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
      return;
 80068c6:	bf00      	nop
 80068c8:	e000      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
      return;
 80068ca:	bf00      	nop
  }
}
 80068cc:	37e8      	adds	r7, #232	; 0xe8
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop

080068d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068f0:	bf00      	nop
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006914:	b480      	push	{r7}
 8006916:	b085      	sub	sp, #20
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	4613      	mov	r3, r2
 8006920:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	88fa      	ldrh	r2, [r7, #6]
 800692c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	88fa      	ldrh	r2, [r7, #6]
 8006932:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2222      	movs	r2, #34	; 0x22
 800693e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d007      	beq.n	8006962 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68da      	ldr	r2, [r3, #12]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006960:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	695a      	ldr	r2, [r3, #20]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f042 0201 	orr.w	r2, r2, #1
 8006970:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f042 0220 	orr.w	r2, r2, #32
 8006980:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006982:	2300      	movs	r3, #0
}
 8006984:	4618      	mov	r0, r3
 8006986:	3714      	adds	r7, #20
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006990:	b480      	push	{r7}
 8006992:	b095      	sub	sp, #84	; 0x54
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	330c      	adds	r3, #12
 800699e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069a2:	e853 3f00 	ldrex	r3, [r3]
 80069a6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80069a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069aa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80069ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	330c      	adds	r3, #12
 80069b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80069b8:	643a      	str	r2, [r7, #64]	; 0x40
 80069ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80069be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069c0:	e841 2300 	strex	r3, r2, [r1]
 80069c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80069c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1e5      	bne.n	8006998 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	3314      	adds	r3, #20
 80069d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	e853 3f00 	ldrex	r3, [r3]
 80069da:	61fb      	str	r3, [r7, #28]
   return(result);
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	f023 0301 	bic.w	r3, r3, #1
 80069e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	3314      	adds	r3, #20
 80069ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069ec:	62fa      	str	r2, [r7, #44]	; 0x2c
 80069ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80069f4:	e841 2300 	strex	r3, r2, [r1]
 80069f8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1e5      	bne.n	80069cc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d119      	bne.n	8006a3c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	330c      	adds	r3, #12
 8006a0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	e853 3f00 	ldrex	r3, [r3]
 8006a16:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	f023 0310 	bic.w	r3, r3, #16
 8006a1e:	647b      	str	r3, [r7, #68]	; 0x44
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	330c      	adds	r3, #12
 8006a26:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a28:	61ba      	str	r2, [r7, #24]
 8006a2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a2c:	6979      	ldr	r1, [r7, #20]
 8006a2e:	69ba      	ldr	r2, [r7, #24]
 8006a30:	e841 2300 	strex	r3, r2, [r1]
 8006a34:	613b      	str	r3, [r7, #16]
   return(result);
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1e5      	bne.n	8006a08 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006a4a:	bf00      	nop
 8006a4c:	3754      	adds	r7, #84	; 0x54
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr

08006a56 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b084      	sub	sp, #16
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	f7ff ff39 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a76:	bf00      	nop
 8006a78:	3710      	adds	r7, #16
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b085      	sub	sp, #20
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b21      	cmp	r3, #33	; 0x21
 8006a90:	d13e      	bne.n	8006b10 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a9a:	d114      	bne.n	8006ac6 <UART_Transmit_IT+0x48>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d110      	bne.n	8006ac6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	881b      	ldrh	r3, [r3, #0]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ab8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	1c9a      	adds	r2, r3, #2
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	621a      	str	r2, [r3, #32]
 8006ac4:	e008      	b.n	8006ad8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a1b      	ldr	r3, [r3, #32]
 8006aca:	1c59      	adds	r1, r3, #1
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	6211      	str	r1, [r2, #32]
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d10f      	bne.n	8006b0c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68da      	ldr	r2, [r3, #12]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006afa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68da      	ldr	r2, [r3, #12]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b0a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	e000      	b.n	8006b12 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b10:	2302      	movs	r3, #2
  }
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3714      	adds	r7, #20
 8006b16:	46bd      	mov	sp, r7
 8006b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1c:	4770      	bx	lr

08006b1e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b1e:	b580      	push	{r7, lr}
 8006b20:	b082      	sub	sp, #8
 8006b22:	af00      	add	r7, sp, #0
 8006b24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68da      	ldr	r2, [r3, #12]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b34:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2220      	movs	r2, #32
 8006b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f7ff fec8 	bl	80068d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3708      	adds	r7, #8
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}

08006b4e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b4e:	b580      	push	{r7, lr}
 8006b50:	b08c      	sub	sp, #48	; 0x30
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	2b22      	cmp	r3, #34	; 0x22
 8006b60:	f040 80ab 	bne.w	8006cba <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b6c:	d117      	bne.n	8006b9e <UART_Receive_IT+0x50>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d113      	bne.n	8006b9e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b76:	2300      	movs	r3, #0
 8006b78:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b7e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b90:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b96:	1c9a      	adds	r2, r3, #2
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	629a      	str	r2, [r3, #40]	; 0x28
 8006b9c:	e026      	b.n	8006bec <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bb0:	d007      	beq.n	8006bc2 <UART_Receive_IT+0x74>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10a      	bne.n	8006bd0 <UART_Receive_IT+0x82>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d106      	bne.n	8006bd0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	b2da      	uxtb	r2, r3
 8006bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bcc:	701a      	strb	r2, [r3, #0]
 8006bce:	e008      	b.n	8006be2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bdc:	b2da      	uxtb	r2, r3
 8006bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006be6:	1c5a      	adds	r2, r3, #1
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d15a      	bne.n	8006cb6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68da      	ldr	r2, [r3, #12]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f022 0220 	bic.w	r2, r2, #32
 8006c0e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	68da      	ldr	r2, [r3, #12]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	695a      	ldr	r2, [r3, #20]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0201 	bic.w	r2, r2, #1
 8006c2e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2220      	movs	r2, #32
 8006c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d135      	bne.n	8006cac <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	330c      	adds	r3, #12
 8006c4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	e853 3f00 	ldrex	r3, [r3]
 8006c54:	613b      	str	r3, [r7, #16]
   return(result);
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	f023 0310 	bic.w	r3, r3, #16
 8006c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	330c      	adds	r3, #12
 8006c64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c66:	623a      	str	r2, [r7, #32]
 8006c68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6a:	69f9      	ldr	r1, [r7, #28]
 8006c6c:	6a3a      	ldr	r2, [r7, #32]
 8006c6e:	e841 2300 	strex	r3, r2, [r1]
 8006c72:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d1e5      	bne.n	8006c46 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0310 	and.w	r3, r3, #16
 8006c84:	2b10      	cmp	r3, #16
 8006c86:	d10a      	bne.n	8006c9e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	60fb      	str	r3, [r7, #12]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	60fb      	str	r3, [r7, #12]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f7ff fe29 	bl	80068fc <HAL_UARTEx_RxEventCallback>
 8006caa:	e002      	b.n	8006cb2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f7f9 fc13 	bl	80004d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	e002      	b.n	8006cbc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	e000      	b.n	8006cbc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006cba:	2302      	movs	r3, #2
  }
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3730      	adds	r7, #48	; 0x30
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}

08006cc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cc8:	b0c0      	sub	sp, #256	; 0x100
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	691b      	ldr	r3, [r3, #16]
 8006cd8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ce0:	68d9      	ldr	r1, [r3, #12]
 8006ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	ea40 0301 	orr.w	r3, r0, r1
 8006cec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006cee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cf2:	689a      	ldr	r2, [r3, #8]
 8006cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cf8:	691b      	ldr	r3, [r3, #16]
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	431a      	orrs	r2, r3
 8006d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d08:	69db      	ldr	r3, [r3, #28]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006d1c:	f021 010c 	bic.w	r1, r1, #12
 8006d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006d2a:	430b      	orrs	r3, r1
 8006d2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006d3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d3e:	6999      	ldr	r1, [r3, #24]
 8006d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d44:	681a      	ldr	r2, [r3, #0]
 8006d46:	ea40 0301 	orr.w	r3, r0, r1
 8006d4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	4b8f      	ldr	r3, [pc, #572]	; (8006f90 <UART_SetConfig+0x2cc>)
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d005      	beq.n	8006d64 <UART_SetConfig+0xa0>
 8006d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	4b8d      	ldr	r3, [pc, #564]	; (8006f94 <UART_SetConfig+0x2d0>)
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d104      	bne.n	8006d6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d64:	f7fe fa78 	bl	8005258 <HAL_RCC_GetPCLK2Freq>
 8006d68:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006d6c:	e003      	b.n	8006d76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d6e:	f7fe fa5f 	bl	8005230 <HAL_RCC_GetPCLK1Freq>
 8006d72:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d7a:	69db      	ldr	r3, [r3, #28]
 8006d7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d80:	f040 810c 	bne.w	8006f9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006d8e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006d92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006d96:	4622      	mov	r2, r4
 8006d98:	462b      	mov	r3, r5
 8006d9a:	1891      	adds	r1, r2, r2
 8006d9c:	65b9      	str	r1, [r7, #88]	; 0x58
 8006d9e:	415b      	adcs	r3, r3
 8006da0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006da2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006da6:	4621      	mov	r1, r4
 8006da8:	eb12 0801 	adds.w	r8, r2, r1
 8006dac:	4629      	mov	r1, r5
 8006dae:	eb43 0901 	adc.w	r9, r3, r1
 8006db2:	f04f 0200 	mov.w	r2, #0
 8006db6:	f04f 0300 	mov.w	r3, #0
 8006dba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006dc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006dc6:	4690      	mov	r8, r2
 8006dc8:	4699      	mov	r9, r3
 8006dca:	4623      	mov	r3, r4
 8006dcc:	eb18 0303 	adds.w	r3, r8, r3
 8006dd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006dd4:	462b      	mov	r3, r5
 8006dd6:	eb49 0303 	adc.w	r3, r9, r3
 8006dda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006dea:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006dee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006df2:	460b      	mov	r3, r1
 8006df4:	18db      	adds	r3, r3, r3
 8006df6:	653b      	str	r3, [r7, #80]	; 0x50
 8006df8:	4613      	mov	r3, r2
 8006dfa:	eb42 0303 	adc.w	r3, r2, r3
 8006dfe:	657b      	str	r3, [r7, #84]	; 0x54
 8006e00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006e04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006e08:	f7f9 f9e4 	bl	80001d4 <__aeabi_uldivmod>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4b61      	ldr	r3, [pc, #388]	; (8006f98 <UART_SetConfig+0x2d4>)
 8006e12:	fba3 2302 	umull	r2, r3, r3, r2
 8006e16:	095b      	lsrs	r3, r3, #5
 8006e18:	011c      	lsls	r4, r3, #4
 8006e1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006e24:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006e28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006e2c:	4642      	mov	r2, r8
 8006e2e:	464b      	mov	r3, r9
 8006e30:	1891      	adds	r1, r2, r2
 8006e32:	64b9      	str	r1, [r7, #72]	; 0x48
 8006e34:	415b      	adcs	r3, r3
 8006e36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006e3c:	4641      	mov	r1, r8
 8006e3e:	eb12 0a01 	adds.w	sl, r2, r1
 8006e42:	4649      	mov	r1, r9
 8006e44:	eb43 0b01 	adc.w	fp, r3, r1
 8006e48:	f04f 0200 	mov.w	r2, #0
 8006e4c:	f04f 0300 	mov.w	r3, #0
 8006e50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e5c:	4692      	mov	sl, r2
 8006e5e:	469b      	mov	fp, r3
 8006e60:	4643      	mov	r3, r8
 8006e62:	eb1a 0303 	adds.w	r3, sl, r3
 8006e66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e6a:	464b      	mov	r3, r9
 8006e6c:	eb4b 0303 	adc.w	r3, fp, r3
 8006e70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e80:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006e84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	18db      	adds	r3, r3, r3
 8006e8c:	643b      	str	r3, [r7, #64]	; 0x40
 8006e8e:	4613      	mov	r3, r2
 8006e90:	eb42 0303 	adc.w	r3, r2, r3
 8006e94:	647b      	str	r3, [r7, #68]	; 0x44
 8006e96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006e9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006e9e:	f7f9 f999 	bl	80001d4 <__aeabi_uldivmod>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	4611      	mov	r1, r2
 8006ea8:	4b3b      	ldr	r3, [pc, #236]	; (8006f98 <UART_SetConfig+0x2d4>)
 8006eaa:	fba3 2301 	umull	r2, r3, r3, r1
 8006eae:	095b      	lsrs	r3, r3, #5
 8006eb0:	2264      	movs	r2, #100	; 0x64
 8006eb2:	fb02 f303 	mul.w	r3, r2, r3
 8006eb6:	1acb      	subs	r3, r1, r3
 8006eb8:	00db      	lsls	r3, r3, #3
 8006eba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006ebe:	4b36      	ldr	r3, [pc, #216]	; (8006f98 <UART_SetConfig+0x2d4>)
 8006ec0:	fba3 2302 	umull	r2, r3, r3, r2
 8006ec4:	095b      	lsrs	r3, r3, #5
 8006ec6:	005b      	lsls	r3, r3, #1
 8006ec8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ecc:	441c      	add	r4, r3
 8006ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ed8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006edc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006ee0:	4642      	mov	r2, r8
 8006ee2:	464b      	mov	r3, r9
 8006ee4:	1891      	adds	r1, r2, r2
 8006ee6:	63b9      	str	r1, [r7, #56]	; 0x38
 8006ee8:	415b      	adcs	r3, r3
 8006eea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006eec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006ef0:	4641      	mov	r1, r8
 8006ef2:	1851      	adds	r1, r2, r1
 8006ef4:	6339      	str	r1, [r7, #48]	; 0x30
 8006ef6:	4649      	mov	r1, r9
 8006ef8:	414b      	adcs	r3, r1
 8006efa:	637b      	str	r3, [r7, #52]	; 0x34
 8006efc:	f04f 0200 	mov.w	r2, #0
 8006f00:	f04f 0300 	mov.w	r3, #0
 8006f04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006f08:	4659      	mov	r1, fp
 8006f0a:	00cb      	lsls	r3, r1, #3
 8006f0c:	4651      	mov	r1, sl
 8006f0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f12:	4651      	mov	r1, sl
 8006f14:	00ca      	lsls	r2, r1, #3
 8006f16:	4610      	mov	r0, r2
 8006f18:	4619      	mov	r1, r3
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	4642      	mov	r2, r8
 8006f1e:	189b      	adds	r3, r3, r2
 8006f20:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f24:	464b      	mov	r3, r9
 8006f26:	460a      	mov	r2, r1
 8006f28:	eb42 0303 	adc.w	r3, r2, r3
 8006f2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006f30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006f3c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006f40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006f44:	460b      	mov	r3, r1
 8006f46:	18db      	adds	r3, r3, r3
 8006f48:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	eb42 0303 	adc.w	r3, r2, r3
 8006f50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006f5a:	f7f9 f93b 	bl	80001d4 <__aeabi_uldivmod>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	460b      	mov	r3, r1
 8006f62:	4b0d      	ldr	r3, [pc, #52]	; (8006f98 <UART_SetConfig+0x2d4>)
 8006f64:	fba3 1302 	umull	r1, r3, r3, r2
 8006f68:	095b      	lsrs	r3, r3, #5
 8006f6a:	2164      	movs	r1, #100	; 0x64
 8006f6c:	fb01 f303 	mul.w	r3, r1, r3
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	00db      	lsls	r3, r3, #3
 8006f74:	3332      	adds	r3, #50	; 0x32
 8006f76:	4a08      	ldr	r2, [pc, #32]	; (8006f98 <UART_SetConfig+0x2d4>)
 8006f78:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7c:	095b      	lsrs	r3, r3, #5
 8006f7e:	f003 0207 	and.w	r2, r3, #7
 8006f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4422      	add	r2, r4
 8006f8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006f8c:	e105      	b.n	800719a <UART_SetConfig+0x4d6>
 8006f8e:	bf00      	nop
 8006f90:	40011000 	.word	0x40011000
 8006f94:	40011400 	.word	0x40011400
 8006f98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006fa6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006faa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006fae:	4642      	mov	r2, r8
 8006fb0:	464b      	mov	r3, r9
 8006fb2:	1891      	adds	r1, r2, r2
 8006fb4:	6239      	str	r1, [r7, #32]
 8006fb6:	415b      	adcs	r3, r3
 8006fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8006fba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006fbe:	4641      	mov	r1, r8
 8006fc0:	1854      	adds	r4, r2, r1
 8006fc2:	4649      	mov	r1, r9
 8006fc4:	eb43 0501 	adc.w	r5, r3, r1
 8006fc8:	f04f 0200 	mov.w	r2, #0
 8006fcc:	f04f 0300 	mov.w	r3, #0
 8006fd0:	00eb      	lsls	r3, r5, #3
 8006fd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006fd6:	00e2      	lsls	r2, r4, #3
 8006fd8:	4614      	mov	r4, r2
 8006fda:	461d      	mov	r5, r3
 8006fdc:	4643      	mov	r3, r8
 8006fde:	18e3      	adds	r3, r4, r3
 8006fe0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006fe4:	464b      	mov	r3, r9
 8006fe6:	eb45 0303 	adc.w	r3, r5, r3
 8006fea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006ffa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006ffe:	f04f 0200 	mov.w	r2, #0
 8007002:	f04f 0300 	mov.w	r3, #0
 8007006:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800700a:	4629      	mov	r1, r5
 800700c:	008b      	lsls	r3, r1, #2
 800700e:	4621      	mov	r1, r4
 8007010:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007014:	4621      	mov	r1, r4
 8007016:	008a      	lsls	r2, r1, #2
 8007018:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800701c:	f7f9 f8da 	bl	80001d4 <__aeabi_uldivmod>
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	4b60      	ldr	r3, [pc, #384]	; (80071a8 <UART_SetConfig+0x4e4>)
 8007026:	fba3 2302 	umull	r2, r3, r3, r2
 800702a:	095b      	lsrs	r3, r3, #5
 800702c:	011c      	lsls	r4, r3, #4
 800702e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007032:	2200      	movs	r2, #0
 8007034:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007038:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800703c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007040:	4642      	mov	r2, r8
 8007042:	464b      	mov	r3, r9
 8007044:	1891      	adds	r1, r2, r2
 8007046:	61b9      	str	r1, [r7, #24]
 8007048:	415b      	adcs	r3, r3
 800704a:	61fb      	str	r3, [r7, #28]
 800704c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007050:	4641      	mov	r1, r8
 8007052:	1851      	adds	r1, r2, r1
 8007054:	6139      	str	r1, [r7, #16]
 8007056:	4649      	mov	r1, r9
 8007058:	414b      	adcs	r3, r1
 800705a:	617b      	str	r3, [r7, #20]
 800705c:	f04f 0200 	mov.w	r2, #0
 8007060:	f04f 0300 	mov.w	r3, #0
 8007064:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007068:	4659      	mov	r1, fp
 800706a:	00cb      	lsls	r3, r1, #3
 800706c:	4651      	mov	r1, sl
 800706e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007072:	4651      	mov	r1, sl
 8007074:	00ca      	lsls	r2, r1, #3
 8007076:	4610      	mov	r0, r2
 8007078:	4619      	mov	r1, r3
 800707a:	4603      	mov	r3, r0
 800707c:	4642      	mov	r2, r8
 800707e:	189b      	adds	r3, r3, r2
 8007080:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007084:	464b      	mov	r3, r9
 8007086:	460a      	mov	r2, r1
 8007088:	eb42 0303 	adc.w	r3, r2, r3
 800708c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	67bb      	str	r3, [r7, #120]	; 0x78
 800709a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800709c:	f04f 0200 	mov.w	r2, #0
 80070a0:	f04f 0300 	mov.w	r3, #0
 80070a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80070a8:	4649      	mov	r1, r9
 80070aa:	008b      	lsls	r3, r1, #2
 80070ac:	4641      	mov	r1, r8
 80070ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070b2:	4641      	mov	r1, r8
 80070b4:	008a      	lsls	r2, r1, #2
 80070b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80070ba:	f7f9 f88b 	bl	80001d4 <__aeabi_uldivmod>
 80070be:	4602      	mov	r2, r0
 80070c0:	460b      	mov	r3, r1
 80070c2:	4b39      	ldr	r3, [pc, #228]	; (80071a8 <UART_SetConfig+0x4e4>)
 80070c4:	fba3 1302 	umull	r1, r3, r3, r2
 80070c8:	095b      	lsrs	r3, r3, #5
 80070ca:	2164      	movs	r1, #100	; 0x64
 80070cc:	fb01 f303 	mul.w	r3, r1, r3
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	011b      	lsls	r3, r3, #4
 80070d4:	3332      	adds	r3, #50	; 0x32
 80070d6:	4a34      	ldr	r2, [pc, #208]	; (80071a8 <UART_SetConfig+0x4e4>)
 80070d8:	fba2 2303 	umull	r2, r3, r2, r3
 80070dc:	095b      	lsrs	r3, r3, #5
 80070de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070e2:	441c      	add	r4, r3
 80070e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070e8:	2200      	movs	r2, #0
 80070ea:	673b      	str	r3, [r7, #112]	; 0x70
 80070ec:	677a      	str	r2, [r7, #116]	; 0x74
 80070ee:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80070f2:	4642      	mov	r2, r8
 80070f4:	464b      	mov	r3, r9
 80070f6:	1891      	adds	r1, r2, r2
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	415b      	adcs	r3, r3
 80070fc:	60fb      	str	r3, [r7, #12]
 80070fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007102:	4641      	mov	r1, r8
 8007104:	1851      	adds	r1, r2, r1
 8007106:	6039      	str	r1, [r7, #0]
 8007108:	4649      	mov	r1, r9
 800710a:	414b      	adcs	r3, r1
 800710c:	607b      	str	r3, [r7, #4]
 800710e:	f04f 0200 	mov.w	r2, #0
 8007112:	f04f 0300 	mov.w	r3, #0
 8007116:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800711a:	4659      	mov	r1, fp
 800711c:	00cb      	lsls	r3, r1, #3
 800711e:	4651      	mov	r1, sl
 8007120:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007124:	4651      	mov	r1, sl
 8007126:	00ca      	lsls	r2, r1, #3
 8007128:	4610      	mov	r0, r2
 800712a:	4619      	mov	r1, r3
 800712c:	4603      	mov	r3, r0
 800712e:	4642      	mov	r2, r8
 8007130:	189b      	adds	r3, r3, r2
 8007132:	66bb      	str	r3, [r7, #104]	; 0x68
 8007134:	464b      	mov	r3, r9
 8007136:	460a      	mov	r2, r1
 8007138:	eb42 0303 	adc.w	r3, r2, r3
 800713c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800713e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	663b      	str	r3, [r7, #96]	; 0x60
 8007148:	667a      	str	r2, [r7, #100]	; 0x64
 800714a:	f04f 0200 	mov.w	r2, #0
 800714e:	f04f 0300 	mov.w	r3, #0
 8007152:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007156:	4649      	mov	r1, r9
 8007158:	008b      	lsls	r3, r1, #2
 800715a:	4641      	mov	r1, r8
 800715c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007160:	4641      	mov	r1, r8
 8007162:	008a      	lsls	r2, r1, #2
 8007164:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007168:	f7f9 f834 	bl	80001d4 <__aeabi_uldivmod>
 800716c:	4602      	mov	r2, r0
 800716e:	460b      	mov	r3, r1
 8007170:	4b0d      	ldr	r3, [pc, #52]	; (80071a8 <UART_SetConfig+0x4e4>)
 8007172:	fba3 1302 	umull	r1, r3, r3, r2
 8007176:	095b      	lsrs	r3, r3, #5
 8007178:	2164      	movs	r1, #100	; 0x64
 800717a:	fb01 f303 	mul.w	r3, r1, r3
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	011b      	lsls	r3, r3, #4
 8007182:	3332      	adds	r3, #50	; 0x32
 8007184:	4a08      	ldr	r2, [pc, #32]	; (80071a8 <UART_SetConfig+0x4e4>)
 8007186:	fba2 2303 	umull	r2, r3, r2, r3
 800718a:	095b      	lsrs	r3, r3, #5
 800718c:	f003 020f 	and.w	r2, r3, #15
 8007190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4422      	add	r2, r4
 8007198:	609a      	str	r2, [r3, #8]
}
 800719a:	bf00      	nop
 800719c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80071a0:	46bd      	mov	sp, r7
 80071a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071a6:	bf00      	nop
 80071a8:	51eb851f 	.word	0x51eb851f

080071ac <__libc_init_array>:
 80071ac:	b570      	push	{r4, r5, r6, lr}
 80071ae:	4d0d      	ldr	r5, [pc, #52]	; (80071e4 <__libc_init_array+0x38>)
 80071b0:	4c0d      	ldr	r4, [pc, #52]	; (80071e8 <__libc_init_array+0x3c>)
 80071b2:	1b64      	subs	r4, r4, r5
 80071b4:	10a4      	asrs	r4, r4, #2
 80071b6:	2600      	movs	r6, #0
 80071b8:	42a6      	cmp	r6, r4
 80071ba:	d109      	bne.n	80071d0 <__libc_init_array+0x24>
 80071bc:	4d0b      	ldr	r5, [pc, #44]	; (80071ec <__libc_init_array+0x40>)
 80071be:	4c0c      	ldr	r4, [pc, #48]	; (80071f0 <__libc_init_array+0x44>)
 80071c0:	f000 f82e 	bl	8007220 <_init>
 80071c4:	1b64      	subs	r4, r4, r5
 80071c6:	10a4      	asrs	r4, r4, #2
 80071c8:	2600      	movs	r6, #0
 80071ca:	42a6      	cmp	r6, r4
 80071cc:	d105      	bne.n	80071da <__libc_init_array+0x2e>
 80071ce:	bd70      	pop	{r4, r5, r6, pc}
 80071d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80071d4:	4798      	blx	r3
 80071d6:	3601      	adds	r6, #1
 80071d8:	e7ee      	b.n	80071b8 <__libc_init_array+0xc>
 80071da:	f855 3b04 	ldr.w	r3, [r5], #4
 80071de:	4798      	blx	r3
 80071e0:	3601      	adds	r6, #1
 80071e2:	e7f2      	b.n	80071ca <__libc_init_array+0x1e>
 80071e4:	08007458 	.word	0x08007458
 80071e8:	08007458 	.word	0x08007458
 80071ec:	08007458 	.word	0x08007458
 80071f0:	0800745c 	.word	0x0800745c

080071f4 <memcpy>:
 80071f4:	440a      	add	r2, r1
 80071f6:	4291      	cmp	r1, r2
 80071f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80071fc:	d100      	bne.n	8007200 <memcpy+0xc>
 80071fe:	4770      	bx	lr
 8007200:	b510      	push	{r4, lr}
 8007202:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007206:	f803 4f01 	strb.w	r4, [r3, #1]!
 800720a:	4291      	cmp	r1, r2
 800720c:	d1f9      	bne.n	8007202 <memcpy+0xe>
 800720e:	bd10      	pop	{r4, pc}

08007210 <memset>:
 8007210:	4402      	add	r2, r0
 8007212:	4603      	mov	r3, r0
 8007214:	4293      	cmp	r3, r2
 8007216:	d100      	bne.n	800721a <memset+0xa>
 8007218:	4770      	bx	lr
 800721a:	f803 1b01 	strb.w	r1, [r3], #1
 800721e:	e7f9      	b.n	8007214 <memset+0x4>

08007220 <_init>:
 8007220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007222:	bf00      	nop
 8007224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007226:	bc08      	pop	{r3}
 8007228:	469e      	mov	lr, r3
 800722a:	4770      	bx	lr

0800722c <_fini>:
 800722c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722e:	bf00      	nop
 8007230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007232:	bc08      	pop	{r3}
 8007234:	469e      	mov	lr, r3
 8007236:	4770      	bx	lr
