// Seed: 600292948
module module_0 (
    output wand id_0,
    input wor id_1
    , id_9,
    output supply0 id_2,
    output wor id_3,
    input wor id_4,
    output wire id_5
    , id_10,
    input tri1 id_6,
    output tri1 id_7
);
  tri1 id_11;
  assign id_9 = id_11;
  assign id_0 = id_4;
  wire id_12;
  wire id_13;
  assign id_9 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    inout tri0 id_2,
    output uwire id_3,
    output wand id_4,
    output wand id_5,
    input wire id_6,
    output tri id_7,
    output wor id_8
    , id_11,
    inout tri0 id_9
);
  wand id_12;
  xor (id_7, id_9, id_2, id_11, id_0, id_6, id_12);
  module_0(
      id_5, id_0, id_8, id_5, id_6, id_5, id_12, id_7
  );
  initial begin
    #1;
    #1 id_12 = id_0;
  end
endmodule
