WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2548978 heartbeat IPC: 3.92315 cumulative IPC: 3.92315 (Simulation time: 0 hr 0 min 48 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2548979 cumulative IPC: 3.92315 (Simulation time: 0 hr 0 min 48 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2548979 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 6894544 heartbeat IPC: 2.3012 cumulative IPC: 2.3012 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11224414 heartbeat IPC: 2.30954 cumulative IPC: 2.30536 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 15570813 heartbeat IPC: 2.30076 cumulative IPC: 2.30383 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 19890543 heartbeat IPC: 2.31496 cumulative IPC: 2.3066 (Simulation time: 0 hr 5 min 6 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 27049211 heartbeat IPC: 1.39691 cumulative IPC: 2.0408 (Simulation time: 0 hr 6 min 42 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 24500233 cumulative IPC: 2.0408 (Simulation time: 0 hr 6 min 42 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 24500233 (Simulation time: 0 hr 6 min 42 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.0408 instructions: 50000001 cycles: 24500233
CPU 0 Branch Prediction Accuracy: 91.6321% MPKI: 0.6887 Average ROB Occupancy at Mispredict: 179.002
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.35788
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

LLC TOTAL       ACCESS:     346746  HIT:     168772  MISS:     177974
LLC LOAD         ACCESS:     282211  HIT:     131414  MISS:     150797
LLC RFO          ACCESS:      25381  HIT:        702  MISS:      24679
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      35518  HIT:      35496  MISS:         22
LLC TRANSLATION  ACCESS:       3636  HIT:       1160  MISS:       2476
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 728.966 cycles
cpu0_DTLB TOTAL       ACCESS:   12369557  HIT:    9554985  MISS:    2814572
cpu0_DTLB LOAD         ACCESS:   12369557  HIT:    9554985  MISS:    2814572
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.31774 cycles
cpu0_ITLB TOTAL       ACCESS:    5945550  HIT:    5945429  MISS:        121
cpu0_ITLB LOAD         ACCESS:    5945550  HIT:    5945429  MISS:        121
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 204.232 cycles
cpu0_L1D TOTAL       ACCESS:   24612232  HIT:   14042946  MISS:   10569286
cpu0_L1D LOAD         ACCESS:   19379613  HIT:   10129965  MISS:    9249648
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5189904  HIT:    3912862  MISS:    1277042
cpu0_L1D TRANSLATION  ACCESS:      42715  HIT:        119  MISS:      42596
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.139 cycles
cpu0_L1I TOTAL       ACCESS:    8295743  HIT:    6493849  MISS:    1801894
cpu0_L1I LOAD         ACCESS:    8295743  HIT:    6493849  MISS:    1801894
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.78296 cycles
cpu0_L2C TOTAL       ACCESS:    5380303  HIT:    5069074  MISS:     311229
cpu0_L2C LOAD         ACCESS:    4748867  HIT:    4466656  MISS:     282211
cpu0_L2C RFO          ACCESS:     317958  HIT:     292577  MISS:      25381
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     308965  HIT:     308964  MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       4513  HIT:        877  MISS:       3636
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 437.434 cycles
cpu0_STLB TOTAL       ACCESS:    2213885  HIT:    2210827  MISS:       3058
cpu0_STLB LOAD         ACCESS:    2213885  HIT:    2210827  MISS:       3058
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 905.784 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      79167
  ROW_BUFFER_MISS:      98785
 AVG DBUS CONGESTED CYCLE:    3.97012
 WQ ROW_BUFFER_HIT:       5069
  ROW_BUFFER_MISS:      28982  FULL:          0

