`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: Controller Decoder
// Tool Versions: Vivado 2017.4.1
// Description: Controller Decoder Module
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜
    //  å¯¹æŒ‡ä»¤è¿›è¡Œè¯‘ç ï¼Œå°†å…¶ç¿»è¯‘æˆæ§åˆ¶ä¿¡å·ï¼Œä¼ è¾“ç»™å„ä¸ªéƒ¨ä»?
// è¾“å…¥
    // Inst              å¾…è¯‘ç æŒ‡ä»?
// è¾“å‡º
    // jal               jalè·³è½¬æŒ‡ä»¤
    // jalr              jalrè·³è½¬æŒ‡ä»¤
    // op2_src           ALUçš„ç¬¬äºŒä¸ªæ“ä½œæ•°æ¥æºã?‚ä¸º1æ—¶ï¼Œop2é€‰æ‹©immï¼Œä¸º0æ—¶ï¼Œop2é€‰æ‹©reg2
    // ALU_func          ALUæ‰§è¡Œçš„è¿ç®—ç±»å?
    // br_type           branchçš„åˆ¤æ–­æ¡ä»¶ï¼Œå¯ä»¥æ˜¯ä¸è¿›è¡Œbranch
    // load_npc          å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆPCæˆ–è?…ALUè®¡ç®—ç»“æœï¼?, load_npc == 1æ—¶é?‰æ‹©PC
    // wb_select         å†™å›å¯„å­˜å™¨çš„å€¼çš„æ¥æºï¼ˆCacheå†…å®¹æˆ–è?…ALUè®¡ç®—ç»“æœï¼‰ï¼Œwb_select == 1æ—¶é?‰æ‹©cacheå†…å®¹
    // load_type         loadç±»å‹
    // src_reg_en        æŒ‡ä»¤ä¸­src regçš„åœ°å?æ˜¯å¦æœ‰æ•ˆï¼Œsrc_reg_en[1] == 1è¡¨ç¤ºreg1è¢«ä½¿ç”¨åˆ°äº†ï¼Œsrc_reg_en[0]==1è¡¨ç¤ºreg2è¢«ä½¿ç”¨åˆ°äº?
    // reg_write_en      é€šç”¨å¯„å­˜å™¨å†™ä½¿èƒ½ï¼Œreg_write_en == 1è¡¨ç¤ºéœ?è¦å†™å›reg
    // cache_write_en    æŒ‰å­—èŠ‚å†™å…¥data cache
    // imm_type          æŒ‡ä»¤ä¸­ç«‹å³æ•°ç±»å‹
    // alu_src1          aluæ“ä½œæ•?1æ¥æºï¼Œalu_src1 == 0è¡¨ç¤ºæ¥è‡ªreg1ï¼Œalu_src1 == 1è¡¨ç¤ºæ¥è‡ªPC
    // alu_src2          aluæ“ä½œæ•?2æ¥æºï¼Œalu_src2 == 2â€™b00è¡¨ç¤ºæ¥è‡ªreg2ï¼Œalu_src2 == 2'b01è¡¨ç¤ºæ¥è‡ªreg2åœ°å€ï¼Œalu_src2 == 2'b10è¡¨ç¤ºæ¥è‡ªç«‹å³æ•?
// å®éªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—


`include "Parameters.v"   
module ControllerDecoder(
    input wire [31:0] inst,
    output reg jal,
    output reg jalr,
    output reg op2_src,
    output reg [3:0] ALU_func,
    output reg [2:0] br_type,
    output reg load_npc,
    output reg wb_select,
    output reg [2:0] load_type,
    output reg [1:0] src_reg_en,
    output reg reg_write_en,
    output reg [3:0] cache_write_en,
    output reg alu_src1,
    output reg [1:0] alu_src2,
    output reg [2:0] imm_type
    );
    always@(*) begin
      case(inst[6:0])
        7'b0110011: begin //R-type
            jal = 0;
            jalr = 0;
            op2_src = 0;
            br_type = `NOBRANCH;
            load_npc = 0;
            wb_select = 0;
            load_type = `LW;
            src_reg_en = 2'b11;
            reg_write_en = 1;
            cache_write_en = 4'b0000;
            alu_src1 = 0;
            alu_src2 = 2'b00;
            imm_type = `RTYPE;
            case (inst[14:12])
                3'b000: begin
                    case(inst[31:25])
                        7'b0000000: ALU_func = `ADD;
                        7'b0100000: ALU_func = `SUB;
                        default: ALU_func = `ADD;
                    endcase
                end 
                3'b001: begin
                    ALU_func = `SLL;
                end
                3'b010: begin
                    ALU_func = `SLT;
                end
                3'b011: begin
                    ALU_func = `SLTU;
                end
                3'b100: begin
                    ALU_func = `XOR;
                end
                3'b101: begin
                    case(inst[31:25])
                        7'b0000000: ALU_func = `SRL;
                        7'b0100000: ALU_func = `SRA;
                        default: ALU_func = `SRL;
                    endcase
                end
                3'b110: begin
                    ALU_func = `OR;
                end
                3'b111: begin
                    ALU_func = `AND;
                end
                default: begin
                    ALU_func = `AND;
                end
            endcase
        end
        7'b0010011: begin //I-type
            jal = 0;
            jalr = 0;
            op2_src = 1;
            br_type = `NOBRANCH;
            load_npc = 0;
            wb_select = 0;
            load_type = `LW;
            src_reg_en = 2'b10;
            reg_write_en = 1;
            cache_write_en = 4'b0000;
            alu_src1 = 0;
            imm_type = `ITYPE;
            case (inst[14:12])
                3'b001: begin
                    ALU_func = `SLL;
                    alu_src2 = 2'b01;
                end 
                3'b101: begin
                    case (inst[31:25])
                        7'b0000000: begin
                            ALU_func = `SRL;
                            alu_src2 = 2'b01;
                        end
                        7'b0100000: begin
                            ALU_func = `SRA;
                            alu_src2 = 2'b01;
                        end
                        default: begin 
                            ALU_func = `SRL;
                            alu_src2 = 2'b01;
                        end
                    endcase
                end
                3'b010: begin
                    ALU_func = `SLT;
                    alu_src2 = 2'b10;
                end
                3'b011: begin
                    ALU_func = `SLTU;
                    alu_src2 = 2'b10;
                end
                3'b100: begin
                    ALU_func = `XOR;
                    alu_src2 = 2'b10;
                end
                3'b110: begin
                    ALU_func = `OR;
                    alu_src2 = 2'b10;
                end
                3'b111: begin
                    ALU_func = `AND;
                    alu_src2 = 2'b10;
                end
                default: begin
                    ALU_func = `ADD; //éšæ„
                    alu_src2 = 2'b10;
                end
            endcase
        end
        7'b1100111: begin //JALR
            jal = 0;
            jalr = 1;
            op2_src = 1;
            br_type = `NOBRANCH;
            load_npc = 1;
            wb_select = 0;
            load_type = `LW;
            src_reg_en = 2'b10;
            reg_write_en = 1;
            cache_write_en = 4'b0000;
            alu_src1 = 0;
            alu_src2 = 2'b10;
            imm_type = `ITYPE;
            ALU_func = `ADD;
        end
        7'b0100011: begin //Store
            jal = 0;
            jalr = 0;
            op2_src = 1;
            br_type = `NOBRANCH;
            load_npc = 0;
            wb_select = 1; //éšæ„
            load_type = `NOREGWRITE;
            src_reg_en = 2'b11;
            reg_write_en = 0;
            alu_src1 = 0;
            alu_src2 = 2'b10;
            imm_type = `STYPE;
            ALU_func = `ADD;
            case (inst[14:12])
                3'b000: cache_write_en = 4'b0001;
                3'b001: cache_write_en = 4'b0011;
                3'b010: cache_write_en = 4'b1111;
                default: cache_write_en = 4'b0000;
            endcase
        end
        7'b1100011: begin //Branch
            jal = 0;
            jalr = 0;
            op2_src = 1;   //éšä¾¿
            load_npc = 0;  //éšä¾¿
            wb_select = 0; //éšä¾¿å†?
            load_type = `NOREGWRITE;
            src_reg_en = 2'b11;
            reg_write_en = 0;
            cache_write_en = 4'b0000;
            alu_src1 = 0;  //éšä¾¿
            alu_src2 = 2'b00;  //éšä¾¿
            imm_type = `BTYPE;   
            ALU_func = `ADD;   //éšä¾¿
            case(inst[14:12])
                3'b000: br_type = `BEQ;
                3'b001: br_type = `BNE;
                3'b100: br_type = `BLT;
                3'b101: br_type = `BGE;
                3'b110: br_type = `BLTU;
                3'b111: br_type = `BGEU;
                default: br_type = 3'b000;
            endcase
        end
        7'b0110111: begin //LUI
            jal = 0;
            jalr = 0;
            op2_src = 1;
            br_type = `NOBRANCH;
            load_npc = 0;  
            wb_select = 0;
            load_type = `LW;
            src_reg_en = 2'b00;
            reg_write_en = 1;
            cache_write_en = 4'b0000;
            alu_src1 = 0;  //éšæ„
            alu_src2 = 2'b10;
            imm_type = `UTYPE;
            ALU_func = `LUI;
        end
        7'b0010111: begin //AUIPC
            jal = 0;
            jalr = 0;
            op2_src = 1;
            br_type = `NOBRANCH;
            load_npc = 0;
            wb_select = 0;
            load_type = `LW;
            src_reg_en = 2'b00;
            reg_write_en = 1;
            cache_write_en = 4'b0000;
            alu_src1 = 1;
            alu_src2 = 2'b10;
            imm_type = `UTYPE;
            ALU_func = `ADD;
        end
        7'b1101111: begin //JAL
            jal = 1;
            jalr = 0;
            op2_src = 1;   //éšæ„
            br_type = `NOBRANCH;
            load_npc = 1;
            wb_select = 0;
            load_type = `LW;
            src_reg_en = 2'b00;
            reg_write_en = 1;
            cache_write_en = 4'b0000;
            alu_src1 = 0;  //éšæ„
            alu_src2 = 2'b10;  //éšæ„
            imm_type = `JTYPE;
            ALU_func = `ADD;
        end
        7'b0000011: begin //load
            jal = 0;
            jalr = 0;
            op2_src = 1;
            br_type = `NOBRANCH;
            load_npc = 0;
            wb_select = 1;
            src_reg_en = 2'b10;
            reg_write_en = 1;
            cache_write_en = 4'b0000;
            alu_src1 = 0;
            alu_src2 = 2'b10;
            imm_type = `ITYPE;
            ALU_func = `ADD;
            case (inst[14:12])
                3'b000: load_type = `LB;
                3'b001: load_type = `LH;
                3'b010: load_type = `LW;
                3'b100: load_type = `LBU;
                3'b101: load_type = `LHU;  
                default: load_type = `LB;
            endcase
        end
        default: begin
            jal = 0;
            jalr = 0;
            op2_src = 0;   //éšæ„
            br_type = `NOBRANCH;
            load_npc = 0;
            wb_select = 0;
            load_type = `NOREGWRITE;
            src_reg_en = 2'b00;
            reg_write_en = 0;
            cache_write_en = 4'b0000;
            alu_src1 = 0;  //éšæ„
            alu_src2 = 2'b00;  //éšæ„
            imm_type = `ITYPE;
            ALU_func = `ADD;
        end
      endcase
    end
    

endmodule
