# Reading pref.tcl
# do {C:/Users/DEZKS/Documents/my_Desings/Arquitectura de Computadoras/Proyectos/adderlib8bit00/adderlib8bit00/adderlib8bit00.mdo}
# Loading project adderlib8bit00
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:40:36 on Sep 09,2021
# vcom -reportprogress 300 -work work C:/Users/DEZKS/Documents/my_Desings/Arquitectura de Computadoras/Proyectos/adderlib8bit00/adderlib8bit00/adderlib8bit00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity adderlib8bit00
# -- Compiling architecture adderlib8bit0 of adderlib8bit00
# End time: 19:40:36 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:40:36 on Sep 09,2021
# vcom -reportprogress 300 -work work C:/Users/DEZKS/Documents/my_Desings/Arquitectura de Computadoras/Proyectos/adderlib8bit00/adderlib8bit00/testbenchadderlib8bit00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbenchadderlib8bit00
# -- Compiling architecture testbenchadderlib8bit0 of testbenchadderlib8bit00
# End time: 19:40:36 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 testbenchadderlib8bit00 
# Start time: 19:40:37 on Sep 09,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbenchadderlib8bit00(testbenchadderlib8bit0)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.adderlib8bit00(adderlib8bit0)
# ** Warning: (vsim-8683) Uninitialized out port /testbenchadderlib8bit00/adder/LED has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 19:52:53 on Sep 09,2021, Elapsed time: 0:12:16
# Errors: 0, Warnings: 6
