
test_nucleo_g431kb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb30  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  0800ed10  0800ed10  0001ed10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f258  0800f258  00020234  2**0
                  CONTENTS
  4 .ARM          00000008  0800f258  0800f258  0001f258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f260  0800f260  00020234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f260  0800f260  0001f260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f264  0800f264  0001f264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  0800f268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d8  20000238  0800f49c  00020238  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000910  0800f49c  00020910  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023309  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000380d  00000000  00000000  0004356d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd0  00000000  00000000  00046d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c68  00000000  00000000  00048b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022833  00000000  00000000  0004a7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f4ef  00000000  00000000  0006cfeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3bbd  00000000  00000000  0008c4da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00170097  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009814  00000000  00000000  001700e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000238 	.word	0x20000238
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ecf8 	.word	0x0800ecf8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000023c 	.word	0x2000023c
 800021c:	0800ecf8 	.word	0x0800ecf8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <init_hack_led>:
	HAL_Delay(50);
	HAL_GPIO_WritePin(gpio.gpio, gpio.pin_num, GPIO_PIN_SET);
	HAL_Delay(50);
}

void init_hack_led(hack_led_t* hack_led, GPIO_TypeDef* gpio, uint16_t pin_num){
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	80fb      	strh	r3, [r7, #6]
	hack_led->current_state = TURN_OFF;
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	2200      	movs	r2, #0
 8000fae:	721a      	strb	r2, [r3, #8]
	hack_led->gpio.gpio = gpio;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	68ba      	ldr	r2, [r7, #8]
 8000fb4:	601a      	str	r2, [r3, #0]
	hack_led->gpio.pin_num = pin_num;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	88fa      	ldrh	r2, [r7, #6]
 8000fba:	809a      	strh	r2, [r3, #4]
//	HAL_GPIO_WritePin(gpio, pin_num, GPIO_PIN_SET);
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <hack_led_off>:

_Bool hack_led_off(hack_led_t* hack_led){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
//	hack_led_state state = hack_led->current_state;
//	for(; state != 0; state = (state + 1) % 5)
//		gpio_rising(hack_led->gpio);
//	hack_led->current_state = state;
	return hack_led_set(hack_led, TURN_OFF);
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 f806 	bl	8000fe4 <hack_led_set>
 8000fd8:	4603      	mov	r3, r0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <hack_led_set>:
//		gpio_rising(hack_led->gpio);
//	hack_led->current_state = current_state;
//	return hack_led_true;
//}

_Bool hack_led_set(hack_led_t* hack_led, hack_led_state state){
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	70fb      	strb	r3, [r7, #3]
	hack_led_state current_state = hack_led->current_state;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	7a1b      	ldrb	r3, [r3, #8]
 8000ff4:	73fb      	strb	r3, [r7, #15]
	if(current_state == state) return hack_led_false;
 8000ff6:	7bfa      	ldrb	r2, [r7, #15]
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d101      	bne.n	8001002 <hack_led_set+0x1e>
 8000ffe:	2300      	movs	r3, #0
 8001000:	e01a      	b.n	8001038 <hack_led_set+0x54>
	count = (current_state > state) ? (state + 5) - current_state : state - current_state;
 8001002:	7bfa      	ldrb	r2, [r7, #15]
 8001004:	78fb      	ldrb	r3, [r7, #3]
 8001006:	429a      	cmp	r2, r3
 8001008:	d906      	bls.n	8001018 <hack_led_set+0x34>
 800100a:	78fa      	ldrb	r2, [r7, #3]
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	b2db      	uxtb	r3, r3
 8001012:	3305      	adds	r3, #5
 8001014:	b2db      	uxtb	r3, r3
 8001016:	e003      	b.n	8001020 <hack_led_set+0x3c>
 8001018:	78fa      	ldrb	r2, [r7, #3]
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	4a08      	ldr	r2, [pc, #32]	; (8001044 <hack_led_set+0x60>)
 8001022:	7013      	strb	r3, [r2, #0]
	count *= 2; // For Rising Edge
 8001024:	4b07      	ldr	r3, [pc, #28]	; (8001044 <hack_led_set+0x60>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	005b      	lsls	r3, r3, #1
 800102a:	b2da      	uxtb	r2, r3
 800102c:	4b05      	ldr	r3, [pc, #20]	; (8001044 <hack_led_set+0x60>)
 800102e:	701a      	strb	r2, [r3, #0]
	hack_led->current_state = state;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	78fa      	ldrb	r2, [r7, #3]
 8001034:	721a      	strb	r2, [r3, #8]
	return hack_led_true;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	3714      	adds	r7, #20
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	20000254 	.word	0x20000254

08001048 <hack_led_gpio_set_reset>:

void hack_led_gpio_set_reset(hack_led_t* hack_led, GPIO_PinState pin_state){
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	460b      	mov	r3, r1
 8001052:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(hack_led->gpio.gpio, hack_led->gpio.pin_num, pin_state);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	889b      	ldrh	r3, [r3, #4]
 800105c:	78fa      	ldrb	r2, [r7, #3]
 800105e:	4619      	mov	r1, r3
 8001060:	f005 fbd2 	bl	8006808 <HAL_GPIO_WritePin>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <lsm9ds1_read_reg>:
  *
  */
int32_t lsm9ds1_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b087      	sub	sp, #28
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	461a      	mov	r2, r3
 8001078:	460b      	mov	r3, r1
 800107a:	72fb      	strb	r3, [r7, #11]
 800107c:	4613      	mov	r3, r2
 800107e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	685c      	ldr	r4, [r3, #4]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	6898      	ldr	r0, [r3, #8]
 8001088:	893b      	ldrh	r3, [r7, #8]
 800108a:	7af9      	ldrb	r1, [r7, #11]
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	47a0      	blx	r4
 8001090:	6178      	str	r0, [r7, #20]

  return ret;
 8001092:	697b      	ldr	r3, [r7, #20]
}
 8001094:	4618      	mov	r0, r3
 8001096:	371c      	adds	r7, #28
 8001098:	46bd      	mov	sp, r7
 800109a:	bd90      	pop	{r4, r7, pc}

0800109c <lsm9ds1_write_reg>:
  *
  */
int32_t lsm9ds1_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800109c:	b590      	push	{r4, r7, lr}
 800109e:	b087      	sub	sp, #28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	607a      	str	r2, [r7, #4]
 80010a6:	461a      	mov	r2, r3
 80010a8:	460b      	mov	r3, r1
 80010aa:	72fb      	strb	r3, [r7, #11]
 80010ac:	4613      	mov	r3, r2
 80010ae:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	681c      	ldr	r4, [r3, #0]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	6898      	ldr	r0, [r3, #8]
 80010b8:	893b      	ldrh	r3, [r7, #8]
 80010ba:	7af9      	ldrb	r1, [r7, #11]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	47a0      	blx	r4
 80010c0:	6178      	str	r0, [r7, #20]

  return ret;
 80010c2:	697b      	ldr	r3, [r7, #20]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	371c      	adds	r7, #28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd90      	pop	{r4, r7, pc}

080010cc <lsm9ds1_from_fs4g_to_mg>:
{
  return ((float_t)lsb * 0.061f);
}

float_t lsm9ds1_from_fs4g_to_mg(int16_t lsb)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.122f);
 80010d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e2:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80010f8 <lsm9ds1_from_fs4g_to_mg+0x2c>
 80010e6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80010ea:	eeb0 0a67 	vmov.f32	s0, s15
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	3df9db23 	.word	0x3df9db23

080010fc <lsm9ds1_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 17.50f);
}

float_t lsm9ds1_from_fs2000dps_to_mdps(int16_t lsb)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	4603      	mov	r3, r0
 8001104:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8001106:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001112:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001128 <lsm9ds1_from_fs2000dps_to_mdps+0x2c>
 8001116:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800111a:	eeb0 0a67 	vmov.f32	s0, s15
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	428c0000 	.word	0x428c0000

0800112c <lsm9ds1_from_fs16gauss_to_mG>:
{
  return ((float_t)lsb * 0.43f);
}

float_t lsm9ds1_from_fs16gauss_to_mG(int16_t lsb)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.58f);
 8001136:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001142:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001158 <lsm9ds1_from_fs16gauss_to_mG+0x2c>
 8001146:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800114a:	eeb0 0a67 	vmov.f32	s0, s15
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	3f147ae1 	.word	0x3f147ae1

0800115c <lsm9ds1_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm9ds1_gy_fs_t val)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
 8001164:	460b      	mov	r3, r1
 8001166:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg1_g_t ctrl_reg1_g;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG1_G,
 8001168:	f107 0208 	add.w	r2, r7, #8
 800116c:	2301      	movs	r3, #1
 800116e:	2110      	movs	r1, #16
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ff7b 	bl	800106c <lsm9ds1_read_reg>
 8001176:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg1_g, 1);

  if (ret == 0)
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10f      	bne.n	800119e <lsm9ds1_gy_full_scale_set+0x42>
  {
    ctrl_reg1_g.fs_g = (uint8_t)val;
 800117e:	78fb      	ldrb	r3, [r7, #3]
 8001180:	f003 0303 	and.w	r3, r3, #3
 8001184:	b2da      	uxtb	r2, r3
 8001186:	7a3b      	ldrb	r3, [r7, #8]
 8001188:	f362 03c4 	bfi	r3, r2, #3, #2
 800118c:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG1_G,
 800118e:	f107 0208 	add.w	r2, r7, #8
 8001192:	2301      	movs	r3, #1
 8001194:	2110      	movs	r1, #16
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff ff80 	bl	800109c <lsm9ds1_write_reg>
 800119c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg1_g, 1);
  }

  return ret;
 800119e:	68fb      	ldr	r3, [r7, #12]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <lsm9ds1_imu_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_imu_data_rate_set(stmdev_ctx_t *ctx,
                                  lsm9ds1_imu_odr_t val)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg1_g_t ctrl_reg1_g;
  lsm9ds1_ctrl_reg6_xl_t ctrl_reg6_xl;
  lsm9ds1_ctrl_reg3_g_t ctrl_reg3_g;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG1_G,
 80011b4:	f107 0210 	add.w	r2, r7, #16
 80011b8:	2301      	movs	r3, #1
 80011ba:	2110      	movs	r1, #16
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff55 	bl	800106c <lsm9ds1_read_reg>
 80011c2:	6178      	str	r0, [r7, #20]
                         (uint8_t *)&ctrl_reg1_g, 1);

  if (ret == 0)
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d10f      	bne.n	80011ea <lsm9ds1_imu_data_rate_set+0x42>
  {
    ctrl_reg1_g.odr_g = (uint8_t)val & 0x07U;
 80011ca:	78fb      	ldrb	r3, [r7, #3]
 80011cc:	f003 0307 	and.w	r3, r3, #7
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	7c3b      	ldrb	r3, [r7, #16]
 80011d4:	f362 1347 	bfi	r3, r2, #5, #3
 80011d8:	743b      	strb	r3, [r7, #16]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG1_G,
 80011da:	f107 0210 	add.w	r2, r7, #16
 80011de:	2301      	movs	r3, #1
 80011e0:	2110      	movs	r1, #16
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ff5a 	bl	800109c <lsm9ds1_write_reg>
 80011e8:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg1_g, 1);
  }

  if (ret == 0)
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d107      	bne.n	8001200 <lsm9ds1_imu_data_rate_set+0x58>
  {
    ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG6_XL,
 80011f0:	f107 020c 	add.w	r2, r7, #12
 80011f4:	2301      	movs	r3, #1
 80011f6:	2120      	movs	r1, #32
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff ff37 	bl	800106c <lsm9ds1_read_reg>
 80011fe:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&ctrl_reg6_xl, 1);
  }

  if (ret == 0)
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d110      	bne.n	8001228 <lsm9ds1_imu_data_rate_set+0x80>
  {
    ctrl_reg6_xl.odr_xl = (((uint8_t)val & 0x70U) >> 4);
 8001206:	78fb      	ldrb	r3, [r7, #3]
 8001208:	091b      	lsrs	r3, r3, #4
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	b2da      	uxtb	r2, r3
 8001210:	7b3b      	ldrb	r3, [r7, #12]
 8001212:	f362 1347 	bfi	r3, r2, #5, #3
 8001216:	733b      	strb	r3, [r7, #12]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG6_XL,
 8001218:	f107 020c 	add.w	r2, r7, #12
 800121c:	2301      	movs	r3, #1
 800121e:	2120      	movs	r1, #32
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff ff3b 	bl	800109c <lsm9ds1_write_reg>
 8001226:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg6_xl, 1);
  }

  if (ret == 0)
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d107      	bne.n	800123e <lsm9ds1_imu_data_rate_set+0x96>
  {
    ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG3_G,
 800122e:	f107 0208 	add.w	r2, r7, #8
 8001232:	2301      	movs	r3, #1
 8001234:	2112      	movs	r1, #18
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ff18 	bl	800106c <lsm9ds1_read_reg>
 800123c:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&ctrl_reg3_g, 1);
  }

  if (ret == 0)
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d111      	bne.n	8001268 <lsm9ds1_imu_data_rate_set+0xc0>
  {
    ctrl_reg3_g.lp_mode = (((uint8_t)val & 0x80U) >> 7);
 8001244:	78fb      	ldrb	r3, [r7, #3]
 8001246:	09db      	lsrs	r3, r3, #7
 8001248:	b2db      	uxtb	r3, r3
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	b2da      	uxtb	r2, r3
 8001250:	7a3b      	ldrb	r3, [r7, #8]
 8001252:	f362 13c7 	bfi	r3, r2, #7, #1
 8001256:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG3_G,
 8001258:	f107 0208 	add.w	r2, r7, #8
 800125c:	2301      	movs	r3, #1
 800125e:	2112      	movs	r1, #18
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff ff1b 	bl	800109c <lsm9ds1_write_reg>
 8001266:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg3_g, 1);
  }

  return ret;
 8001268:	697b      	ldr	r3, [r7, #20]
}
 800126a:	4618      	mov	r0, r3
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <lsm9ds1_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm9ds1_xl_fs_t val)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b084      	sub	sp, #16
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	460b      	mov	r3, r1
 800127c:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg6_xl_t ctrl_reg6_xl;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG6_XL,
 800127e:	f107 0208 	add.w	r2, r7, #8
 8001282:	2301      	movs	r3, #1
 8001284:	2120      	movs	r1, #32
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff fef0 	bl	800106c <lsm9ds1_read_reg>
 800128c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg6_xl, 1);

  if (ret == 0)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d10f      	bne.n	80012b4 <lsm9ds1_xl_full_scale_set+0x42>
  {
    ctrl_reg6_xl.fs_xl = (uint8_t)val;
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	b2da      	uxtb	r2, r3
 800129c:	7a3b      	ldrb	r3, [r7, #8]
 800129e:	f362 03c4 	bfi	r3, r2, #3, #2
 80012a2:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG6_XL,
 80012a4:	f107 0208 	add.w	r2, r7, #8
 80012a8:	2301      	movs	r3, #1
 80012aa:	2120      	movs	r1, #32
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff fef5 	bl	800109c <lsm9ds1_write_reg>
 80012b2:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg6_xl, 1);
  }

  return ret;
 80012b4:	68fb      	ldr	r3, [r7, #12]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <lsm9ds1_block_data_update_set>:
  * @retval           Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_block_data_update_set(stmdev_ctx_t *ctx_mag,
                                      stmdev_ctx_t *ctx_imu, uint8_t val)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b088      	sub	sp, #32
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	60b9      	str	r1, [r7, #8]
 80012c8:	4613      	mov	r3, r2
 80012ca:	71fb      	strb	r3, [r7, #7]
  lsm9ds1_ctrl_reg8_t ctrl_reg8;
  lsm9ds1_ctrl_reg5_m_t ctrl_reg5_m;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx_imu, LSM9DS1_CTRL_REG8,
 80012cc:	f107 0218 	add.w	r2, r7, #24
 80012d0:	2301      	movs	r3, #1
 80012d2:	2122      	movs	r1, #34	; 0x22
 80012d4:	68b8      	ldr	r0, [r7, #8]
 80012d6:	f7ff fec9 	bl	800106c <lsm9ds1_read_reg>
 80012da:	61f8      	str	r0, [r7, #28]
                         (uint8_t *)&ctrl_reg8, 1);

  if (ret == 0)
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d10f      	bne.n	8001302 <lsm9ds1_block_data_update_set+0x44>
  {
    ctrl_reg8.bdu = (uint8_t)val;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	7e3b      	ldrb	r3, [r7, #24]
 80012ec:	f362 1386 	bfi	r3, r2, #6, #1
 80012f0:	763b      	strb	r3, [r7, #24]
    ret = lsm9ds1_write_reg(ctx_imu, LSM9DS1_CTRL_REG8,
 80012f2:	f107 0218 	add.w	r2, r7, #24
 80012f6:	2301      	movs	r3, #1
 80012f8:	2122      	movs	r1, #34	; 0x22
 80012fa:	68b8      	ldr	r0, [r7, #8]
 80012fc:	f7ff fece 	bl	800109c <lsm9ds1_write_reg>
 8001300:	61f8      	str	r0, [r7, #28]
                            (uint8_t *)&ctrl_reg8, 1);
  }

  if (ret == 0)
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d107      	bne.n	8001318 <lsm9ds1_block_data_update_set+0x5a>
  {
    ret = lsm9ds1_read_reg(ctx_mag, LSM9DS1_CTRL_REG5_M,
 8001308:	f107 0214 	add.w	r2, r7, #20
 800130c:	2301      	movs	r3, #1
 800130e:	2124      	movs	r1, #36	; 0x24
 8001310:	68f8      	ldr	r0, [r7, #12]
 8001312:	f7ff feab 	bl	800106c <lsm9ds1_read_reg>
 8001316:	61f8      	str	r0, [r7, #28]
                           (uint8_t *)&ctrl_reg5_m, 1);
  }

  if (ret == 0)
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d119      	bne.n	8001352 <lsm9ds1_block_data_update_set+0x94>
  {
    ctrl_reg5_m.fast_read = (uint8_t)(~val);
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	43db      	mvns	r3, r3
 8001322:	b2db      	uxtb	r3, r3
 8001324:	f003 0301 	and.w	r3, r3, #1
 8001328:	b2da      	uxtb	r2, r3
 800132a:	7d3b      	ldrb	r3, [r7, #20]
 800132c:	f362 13c7 	bfi	r3, r2, #7, #1
 8001330:	753b      	strb	r3, [r7, #20]
    ctrl_reg5_m.bdu = (uint8_t)val;
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	b2da      	uxtb	r2, r3
 800133a:	7d3b      	ldrb	r3, [r7, #20]
 800133c:	f362 1386 	bfi	r3, r2, #6, #1
 8001340:	753b      	strb	r3, [r7, #20]
    ret = lsm9ds1_write_reg(ctx_mag, LSM9DS1_CTRL_REG5_M,
 8001342:	f107 0214 	add.w	r2, r7, #20
 8001346:	2301      	movs	r3, #1
 8001348:	2124      	movs	r1, #36	; 0x24
 800134a:	68f8      	ldr	r0, [r7, #12]
 800134c:	f7ff fea6 	bl	800109c <lsm9ds1_write_reg>
 8001350:	61f8      	str	r0, [r7, #28]
                            (uint8_t *)&ctrl_reg5_m, 1);
  }

  return ret;
 8001352:	69fb      	ldr	r3, [r7, #28]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3720      	adds	r7, #32
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <lsm9ds1_mag_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_mag_data_rate_set(stmdev_ctx_t *ctx,
                                  lsm9ds1_mag_data_rate_t val)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	460b      	mov	r3, r1
 8001366:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg1_m_t ctrl_reg1_m;
  lsm9ds1_ctrl_reg3_m_t ctrl_reg3_m;
  lsm9ds1_ctrl_reg4_m_t ctrl_reg4_m;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG1_M,
 8001368:	f107 0210 	add.w	r2, r7, #16
 800136c:	2301      	movs	r3, #1
 800136e:	2120      	movs	r1, #32
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff fe7b 	bl	800106c <lsm9ds1_read_reg>
 8001376:	6178      	str	r0, [r7, #20]
                         (uint8_t *)&ctrl_reg1_m, 1);

  if (ret == 0)
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d125      	bne.n	80013ca <lsm9ds1_mag_data_rate_set+0x6e>
  {
    ctrl_reg1_m.fast_odr = (((uint8_t)val & 0x08U) >> 3);
 800137e:	78fb      	ldrb	r3, [r7, #3]
 8001380:	08db      	lsrs	r3, r3, #3
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	b2da      	uxtb	r2, r3
 8001388:	7c3b      	ldrb	r3, [r7, #16]
 800138a:	f362 0341 	bfi	r3, r2, #1, #1
 800138e:	743b      	strb	r3, [r7, #16]
    ctrl_reg1_m._do = ((uint8_t)val & 0x07U);
 8001390:	78fb      	ldrb	r3, [r7, #3]
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	b2da      	uxtb	r2, r3
 8001398:	7c3b      	ldrb	r3, [r7, #16]
 800139a:	f362 0384 	bfi	r3, r2, #2, #3
 800139e:	743b      	strb	r3, [r7, #16]
    ctrl_reg1_m.om = (((uint8_t)val & 0x30U) >> 4);
 80013a0:	78fb      	ldrb	r3, [r7, #3]
 80013a2:	091b      	lsrs	r3, r3, #4
 80013a4:	f003 0303 	and.w	r3, r3, #3
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	7c3b      	ldrb	r3, [r7, #16]
 80013ac:	f362 1346 	bfi	r3, r2, #5, #2
 80013b0:	743b      	strb	r3, [r7, #16]
    ctrl_reg1_m.temp_comp = PROPERTY_ENABLE;
 80013b2:	7c3b      	ldrb	r3, [r7, #16]
 80013b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013b8:	743b      	strb	r3, [r7, #16]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG1_M,
 80013ba:	f107 0210 	add.w	r2, r7, #16
 80013be:	2301      	movs	r3, #1
 80013c0:	2120      	movs	r1, #32
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff fe6a 	bl	800109c <lsm9ds1_write_reg>
 80013c8:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg1_m, 1);
  }

  if (ret == 0)
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d107      	bne.n	80013e0 <lsm9ds1_mag_data_rate_set+0x84>
  {
    ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG3_M,
 80013d0:	f107 020c 	add.w	r2, r7, #12
 80013d4:	2301      	movs	r3, #1
 80013d6:	2122      	movs	r1, #34	; 0x22
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff fe47 	bl	800106c <lsm9ds1_read_reg>
 80013de:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&ctrl_reg3_m, 1);
  }

  if (ret == 0)
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d111      	bne.n	800140a <lsm9ds1_mag_data_rate_set+0xae>
  {
    ctrl_reg3_m.md = (((uint8_t)val & 0xC0U) >> 6);
 80013e6:	78fb      	ldrb	r3, [r7, #3]
 80013e8:	099b      	lsrs	r3, r3, #6
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	f003 0303 	and.w	r3, r3, #3
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	7b3b      	ldrb	r3, [r7, #12]
 80013f4:	f362 0301 	bfi	r3, r2, #0, #2
 80013f8:	733b      	strb	r3, [r7, #12]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG3_M,
 80013fa:	f107 020c 	add.w	r2, r7, #12
 80013fe:	2301      	movs	r3, #1
 8001400:	2122      	movs	r1, #34	; 0x22
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	f7ff fe4a 	bl	800109c <lsm9ds1_write_reg>
 8001408:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg3_m, 1);
  }

  if (ret == 0)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d107      	bne.n	8001420 <lsm9ds1_mag_data_rate_set+0xc4>
  {
    ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG4_M,
 8001410:	f107 0208 	add.w	r2, r7, #8
 8001414:	2301      	movs	r3, #1
 8001416:	2123      	movs	r1, #35	; 0x23
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff fe27 	bl	800106c <lsm9ds1_read_reg>
 800141e:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&ctrl_reg4_m, 1);
  }

  if (ret == 0)
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d110      	bne.n	8001448 <lsm9ds1_mag_data_rate_set+0xec>
  {
    ctrl_reg4_m.omz = (((uint8_t)val & 0x30U) >> 4);;
 8001426:	78fb      	ldrb	r3, [r7, #3]
 8001428:	091b      	lsrs	r3, r3, #4
 800142a:	f003 0303 	and.w	r3, r3, #3
 800142e:	b2da      	uxtb	r2, r3
 8001430:	7a3b      	ldrb	r3, [r7, #8]
 8001432:	f362 0383 	bfi	r3, r2, #2, #2
 8001436:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG4_M,
 8001438:	f107 0208 	add.w	r2, r7, #8
 800143c:	2301      	movs	r3, #1
 800143e:	2123      	movs	r1, #35	; 0x23
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff fe2b 	bl	800109c <lsm9ds1_write_reg>
 8001446:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg4_m, 1);
  }

  return ret;
 8001448:	697b      	ldr	r3, [r7, #20]
}
 800144a:	4618      	mov	r0, r3
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <lsm9ds1_mag_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_mag_full_scale_set(stmdev_ctx_t *ctx,
                                   lsm9ds1_mag_fs_t val)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b084      	sub	sp, #16
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	460b      	mov	r3, r1
 800145c:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg2_m_t ctrl_reg2_m;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG2_M,
 800145e:	f107 0208 	add.w	r2, r7, #8
 8001462:	2301      	movs	r3, #1
 8001464:	2121      	movs	r1, #33	; 0x21
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff fe00 	bl	800106c <lsm9ds1_read_reg>
 800146c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg2_m, 1);

  if (ret == 0)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d10f      	bne.n	8001494 <lsm9ds1_mag_full_scale_set+0x42>
  {
    ctrl_reg2_m.fs = (uint8_t)val;
 8001474:	78fb      	ldrb	r3, [r7, #3]
 8001476:	f003 0303 	and.w	r3, r3, #3
 800147a:	b2da      	uxtb	r2, r3
 800147c:	7a3b      	ldrb	r3, [r7, #8]
 800147e:	f362 1346 	bfi	r3, r2, #5, #2
 8001482:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG2_M,
 8001484:	f107 0208 	add.w	r2, r7, #8
 8001488:	2301      	movs	r3, #1
 800148a:	2121      	movs	r1, #33	; 0x21
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fe05 	bl	800109c <lsm9ds1_write_reg>
 8001492:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg2_m, 1);
  }

  return ret;
 8001494:	68fb      	ldr	r3, [r7, #12]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <lsm9ds1_angular_rate_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b086      	sub	sp, #24
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
 80014a6:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_OUT_X_L_G, buff, 6);
 80014a8:	f107 020c 	add.w	r2, r7, #12
 80014ac:	2306      	movs	r3, #6
 80014ae:	2118      	movs	r1, #24
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff fddb 	bl	800106c <lsm9ds1_read_reg>
 80014b6:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80014b8:	7b7b      	ldrb	r3, [r7, #13]
 80014ba:	b21a      	sxth	r2, r3
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c6:	b29b      	uxth	r3, r3
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	7b3b      	ldrb	r3, [r7, #12]
 80014ce:	b29b      	uxth	r3, r3
 80014d0:	4413      	add	r3, r2
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	b21a      	sxth	r2, r3
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80014da:	7bfa      	ldrb	r2, [r7, #15]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	3302      	adds	r3, #2
 80014e0:	b212      	sxth	r2, r2
 80014e2:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	3302      	adds	r3, #2
 80014e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	021b      	lsls	r3, r3, #8
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	7bbb      	ldrb	r3, [r7, #14]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	4413      	add	r3, r2
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	3302      	adds	r3, #2
 80014fe:	b212      	sxth	r2, r2
 8001500:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001502:	7c7a      	ldrb	r2, [r7, #17]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	3304      	adds	r3, #4
 8001508:	b212      	sxth	r2, r2
 800150a:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	3304      	adds	r3, #4
 8001510:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001514:	b29b      	uxth	r3, r3
 8001516:	021b      	lsls	r3, r3, #8
 8001518:	b29a      	uxth	r2, r3
 800151a:	7c3b      	ldrb	r3, [r7, #16]
 800151c:	b29b      	uxth	r3, r3
 800151e:	4413      	add	r3, r2
 8001520:	b29a      	uxth	r2, r3
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	3304      	adds	r3, #4
 8001526:	b212      	sxth	r2, r2
 8001528:	801a      	strh	r2, [r3, #0]

  return ret;
 800152a:	697b      	ldr	r3, [r7, #20]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3718      	adds	r7, #24
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <lsm9ds1_acceleration_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b086      	sub	sp, #24
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_OUT_X_L_XL, buff, 6);
 800153e:	f107 020c 	add.w	r2, r7, #12
 8001542:	2306      	movs	r3, #6
 8001544:	2128      	movs	r1, #40	; 0x28
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f7ff fd90 	bl	800106c <lsm9ds1_read_reg>
 800154c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800154e:	7b7b      	ldrb	r3, [r7, #13]
 8001550:	b21a      	sxth	r2, r3
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	f9b3 3000 	ldrsh.w	r3, [r3]
 800155c:	b29b      	uxth	r3, r3
 800155e:	021b      	lsls	r3, r3, #8
 8001560:	b29a      	uxth	r2, r3
 8001562:	7b3b      	ldrb	r3, [r7, #12]
 8001564:	b29b      	uxth	r3, r3
 8001566:	4413      	add	r3, r2
 8001568:	b29b      	uxth	r3, r3
 800156a:	b21a      	sxth	r2, r3
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001570:	7bfa      	ldrb	r2, [r7, #15]
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	3302      	adds	r3, #2
 8001576:	b212      	sxth	r2, r2
 8001578:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	3302      	adds	r3, #2
 800157e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001582:	b29b      	uxth	r3, r3
 8001584:	021b      	lsls	r3, r3, #8
 8001586:	b29a      	uxth	r2, r3
 8001588:	7bbb      	ldrb	r3, [r7, #14]
 800158a:	b29b      	uxth	r3, r3
 800158c:	4413      	add	r3, r2
 800158e:	b29a      	uxth	r2, r3
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	3302      	adds	r3, #2
 8001594:	b212      	sxth	r2, r2
 8001596:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001598:	7c7a      	ldrb	r2, [r7, #17]
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	3304      	adds	r3, #4
 800159e:	b212      	sxth	r2, r2
 80015a0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	3304      	adds	r3, #4
 80015a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	7c3b      	ldrb	r3, [r7, #16]
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	4413      	add	r3, r2
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	3304      	adds	r3, #4
 80015bc:	b212      	sxth	r2, r2
 80015be:	801a      	strh	r2, [r3, #0]

  return ret;
 80015c0:	697b      	ldr	r3, [r7, #20]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <lsm9ds1_magnetic_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
 80015d2:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_OUT_X_L_M, buff, 6);
 80015d4:	f107 020c 	add.w	r2, r7, #12
 80015d8:	2306      	movs	r3, #6
 80015da:	2128      	movs	r1, #40	; 0x28
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff fd45 	bl	800106c <lsm9ds1_read_reg>
 80015e2:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80015e4:	7b7b      	ldrb	r3, [r7, #13]
 80015e6:	b21a      	sxth	r2, r3
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	021b      	lsls	r3, r3, #8
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	7b3b      	ldrb	r3, [r7, #12]
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4413      	add	r3, r2
 80015fe:	b29b      	uxth	r3, r3
 8001600:	b21a      	sxth	r2, r3
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001606:	7bfa      	ldrb	r2, [r7, #15]
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	3302      	adds	r3, #2
 800160c:	b212      	sxth	r2, r2
 800160e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	3302      	adds	r3, #2
 8001614:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001618:	b29b      	uxth	r3, r3
 800161a:	021b      	lsls	r3, r3, #8
 800161c:	b29a      	uxth	r2, r3
 800161e:	7bbb      	ldrb	r3, [r7, #14]
 8001620:	b29b      	uxth	r3, r3
 8001622:	4413      	add	r3, r2
 8001624:	b29a      	uxth	r2, r3
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	3302      	adds	r3, #2
 800162a:	b212      	sxth	r2, r2
 800162c:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800162e:	7c7a      	ldrb	r2, [r7, #17]
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	3304      	adds	r3, #4
 8001634:	b212      	sxth	r2, r2
 8001636:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	3304      	adds	r3, #4
 800163c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001640:	b29b      	uxth	r3, r3
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	b29a      	uxth	r2, r3
 8001646:	7c3b      	ldrb	r3, [r7, #16]
 8001648:	b29b      	uxth	r3, r3
 800164a:	4413      	add	r3, r2
 800164c:	b29a      	uxth	r2, r3
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	3304      	adds	r3, #4
 8001652:	b212      	sxth	r2, r2
 8001654:	801a      	strh	r2, [r3, #0]

  return ret;
 8001656:	697b      	ldr	r3, [r7, #20]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}

08001660 <lsm9ds1_dev_id_get>:
  *
  */
int32_t lsm9ds1_dev_id_get(stmdev_ctx_t *ctx_mag,
                           stmdev_ctx_t *ctx_imu,
                           lsm9ds1_id_t *buff)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx_imu, LSM9DS1_WHO_AM_I,
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	2301      	movs	r3, #1
 8001670:	210f      	movs	r1, #15
 8001672:	68b8      	ldr	r0, [r7, #8]
 8001674:	f7ff fcfa 	bl	800106c <lsm9ds1_read_reg>
 8001678:	6178      	str	r0, [r7, #20]
                         (uint8_t *) & (buff->imu), 1);

  if (ret == 0)
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d107      	bne.n	8001690 <lsm9ds1_dev_id_get+0x30>
  {
    ret = lsm9ds1_read_reg(ctx_mag, LSM9DS1_WHO_AM_I_M,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	1c5a      	adds	r2, r3, #1
 8001684:	2301      	movs	r3, #1
 8001686:	210f      	movs	r1, #15
 8001688:	68f8      	ldr	r0, [r7, #12]
 800168a:	f7ff fcef 	bl	800106c <lsm9ds1_read_reg>
 800168e:	6178      	str	r0, [r7, #20]
                           (uint8_t *) & (buff->mag), 1);
  }

  return ret;
 8001690:	697b      	ldr	r3, [r7, #20]
}
 8001692:	4618      	mov	r0, r3
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <lsm9ds1_dev_status_get>:
  *
  */
int32_t lsm9ds1_dev_status_get(stmdev_ctx_t *ctx_mag,
                               stmdev_ctx_t *ctx_imu,
                               lsm9ds1_status_t *val)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	b086      	sub	sp, #24
 800169e:	af00      	add	r7, sp, #0
 80016a0:	60f8      	str	r0, [r7, #12]
 80016a2:	60b9      	str	r1, [r7, #8]
 80016a4:	607a      	str	r2, [r7, #4]
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx_imu, LSM9DS1_STATUS_REG,
                         (uint8_t *) & (val->status_imu), 1);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	1c5a      	adds	r2, r3, #1
  ret = lsm9ds1_read_reg(ctx_imu, LSM9DS1_STATUS_REG,
 80016aa:	2301      	movs	r3, #1
 80016ac:	2117      	movs	r1, #23
 80016ae:	68b8      	ldr	r0, [r7, #8]
 80016b0:	f7ff fcdc 	bl	800106c <lsm9ds1_read_reg>
 80016b4:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d106      	bne.n	80016ca <lsm9ds1_dev_status_get+0x30>
  {
    ret = lsm9ds1_read_reg(ctx_mag, LSM9DS1_STATUS_REG_M,
                           (uint8_t *) & (val->status_mag), 1);
 80016bc:	687a      	ldr	r2, [r7, #4]
    ret = lsm9ds1_read_reg(ctx_mag, LSM9DS1_STATUS_REG_M,
 80016be:	2301      	movs	r3, #1
 80016c0:	2127      	movs	r1, #39	; 0x27
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f7ff fcd2 	bl	800106c <lsm9ds1_read_reg>
 80016c8:	6178      	str	r0, [r7, #20]
  }

  return ret;
 80016ca:	697b      	ldr	r3, [r7, #20]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3718      	adds	r7, #24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <lsm9ds1_dev_reset_set>:
  *
  */
int32_t lsm9ds1_dev_reset_set(stmdev_ctx_t *ctx_mag,
                              stmdev_ctx_t *ctx_imu,
                              uint8_t val)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b088      	sub	sp, #32
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	4613      	mov	r3, r2
 80016e0:	71fb      	strb	r3, [r7, #7]
  lsm9ds1_ctrl_reg2_m_t ctrl_reg2_m;
  lsm9ds1_ctrl_reg8_t ctrl_reg8;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx_imu, LSM9DS1_CTRL_REG8,
 80016e2:	f107 0214 	add.w	r2, r7, #20
 80016e6:	2301      	movs	r3, #1
 80016e8:	2122      	movs	r1, #34	; 0x22
 80016ea:	68b8      	ldr	r0, [r7, #8]
 80016ec:	f7ff fcbe 	bl	800106c <lsm9ds1_read_reg>
 80016f0:	61f8      	str	r0, [r7, #28]
                         (uint8_t *)&ctrl_reg8, 1);

  if (ret == 0)
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d10f      	bne.n	8001718 <lsm9ds1_dev_reset_set+0x44>
  {
    ctrl_reg8.sw_reset = (uint8_t)val;
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	7d3b      	ldrb	r3, [r7, #20]
 8001702:	f362 0300 	bfi	r3, r2, #0, #1
 8001706:	753b      	strb	r3, [r7, #20]
    ret = lsm9ds1_write_reg(ctx_imu, LSM9DS1_CTRL_REG8,
 8001708:	f107 0214 	add.w	r2, r7, #20
 800170c:	2301      	movs	r3, #1
 800170e:	2122      	movs	r1, #34	; 0x22
 8001710:	68b8      	ldr	r0, [r7, #8]
 8001712:	f7ff fcc3 	bl	800109c <lsm9ds1_write_reg>
 8001716:	61f8      	str	r0, [r7, #28]
                            (uint8_t *)&ctrl_reg8, 1);
  }

  if (ret == 0)
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d107      	bne.n	800172e <lsm9ds1_dev_reset_set+0x5a>
  {
    ret = lsm9ds1_read_reg(ctx_mag, LSM9DS1_CTRL_REG2_M,
 800171e:	f107 0218 	add.w	r2, r7, #24
 8001722:	2301      	movs	r3, #1
 8001724:	2121      	movs	r1, #33	; 0x21
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f7ff fca0 	bl	800106c <lsm9ds1_read_reg>
 800172c:	61f8      	str	r0, [r7, #28]
                           (uint8_t *)&ctrl_reg2_m, 1);
  }

  if (ret == 0)
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d10f      	bne.n	8001754 <lsm9ds1_dev_reset_set+0x80>
  {
    ctrl_reg2_m.soft_rst = (uint8_t)val;
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	b2da      	uxtb	r2, r3
 800173c:	7e3b      	ldrb	r3, [r7, #24]
 800173e:	f362 0382 	bfi	r3, r2, #2, #1
 8001742:	763b      	strb	r3, [r7, #24]
    ret = lsm9ds1_write_reg(ctx_mag, LSM9DS1_CTRL_REG2_M,
 8001744:	f107 0218 	add.w	r2, r7, #24
 8001748:	2301      	movs	r3, #1
 800174a:	2121      	movs	r1, #33	; 0x21
 800174c:	68f8      	ldr	r0, [r7, #12]
 800174e:	f7ff fca5 	bl	800109c <lsm9ds1_write_reg>
 8001752:	61f8      	str	r0, [r7, #28]
                            (uint8_t *)&ctrl_reg2_m, 1);
  }

  return ret;
 8001754:	69fb      	ldr	r3, [r7, #28]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3720      	adds	r7, #32
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <lsm9ds1_dev_reset_get>:
  *
  */
int32_t lsm9ds1_dev_reset_get(stmdev_ctx_t *ctx_mag,
                              stmdev_ctx_t *ctx_imu,
                              uint8_t *val)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b088      	sub	sp, #32
 8001762:	af00      	add	r7, sp, #0
 8001764:	60f8      	str	r0, [r7, #12]
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
  lsm9ds1_ctrl_reg2_m_t ctrl_reg2_m;
  lsm9ds1_ctrl_reg8_t ctrl_reg8;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx_imu, LSM9DS1_CTRL_REG8,
 800176a:	f107 0214 	add.w	r2, r7, #20
 800176e:	2301      	movs	r3, #1
 8001770:	2122      	movs	r1, #34	; 0x22
 8001772:	68b8      	ldr	r0, [r7, #8]
 8001774:	f7ff fc7a 	bl	800106c <lsm9ds1_read_reg>
 8001778:	61f8      	str	r0, [r7, #28]
                         (uint8_t *)&ctrl_reg8, 1);

  if (ret == 0)
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d114      	bne.n	80017aa <lsm9ds1_dev_reset_get+0x4c>
  {
    ret = lsm9ds1_read_reg(ctx_mag, LSM9DS1_CTRL_REG2_M,
 8001780:	f107 0218 	add.w	r2, r7, #24
 8001784:	2301      	movs	r3, #1
 8001786:	2121      	movs	r1, #33	; 0x21
 8001788:	68f8      	ldr	r0, [r7, #12]
 800178a:	f7ff fc6f 	bl	800106c <lsm9ds1_read_reg>
 800178e:	61f8      	str	r0, [r7, #28]
                           (uint8_t *)&ctrl_reg2_m, 1);
    *val = (uint8_t)(ctrl_reg2_m.soft_rst | ctrl_reg8.sw_reset);
 8001790:	7e3b      	ldrb	r3, [r7, #24]
 8001792:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001796:	b2da      	uxtb	r2, r3
 8001798:	7d3b      	ldrb	r3, [r7, #20]
 800179a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	4313      	orrs	r3, r2
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	461a      	mov	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80017aa:	69fb      	ldr	r3, [r7, #28]
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3720      	adds	r7, #32
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <lsm9ds1_gy_filter_lp_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_gy_filter_lp_bandwidth_set(stmdev_ctx_t *ctx,
                                           lsm9ds1_gy_lp_bw_t val)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg1_g_t ctrl_reg1_g;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG1_G,
 80017c0:	f107 0208 	add.w	r2, r7, #8
 80017c4:	2301      	movs	r3, #1
 80017c6:	2110      	movs	r1, #16
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f7ff fc4f 	bl	800106c <lsm9ds1_read_reg>
 80017ce:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg1_g, 1);

  if (ret == 0)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d10f      	bne.n	80017f6 <lsm9ds1_gy_filter_lp_bandwidth_set+0x42>
  {
    ctrl_reg1_g.bw_g = (uint8_t)val;
 80017d6:	78fb      	ldrb	r3, [r7, #3]
 80017d8:	f003 0303 	and.w	r3, r3, #3
 80017dc:	b2da      	uxtb	r2, r3
 80017de:	7a3b      	ldrb	r3, [r7, #8]
 80017e0:	f362 0301 	bfi	r3, r2, #0, #2
 80017e4:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG1_G,
 80017e6:	f107 0208 	add.w	r2, r7, #8
 80017ea:	2301      	movs	r3, #1
 80017ec:	2110      	movs	r1, #16
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff fc54 	bl	800109c <lsm9ds1_write_reg>
 80017f4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg1_g, 1);
  }

  return ret;
 80017f6:	68fb      	ldr	r3, [r7, #12]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <lsm9ds1_gy_filter_out_path_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_gy_filter_out_path_set(stmdev_ctx_t *ctx,
                                       lsm9ds1_gy_out_path_t val)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg2_g_t ctrl_reg2_g;
  lsm9ds1_ctrl_reg3_g_t ctrl_reg3_g;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG2_G,
 800180c:	f107 0210 	add.w	r2, r7, #16
 8001810:	2301      	movs	r3, #1
 8001812:	2111      	movs	r1, #17
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff fc29 	bl	800106c <lsm9ds1_read_reg>
 800181a:	6178      	str	r0, [r7, #20]
                         (uint8_t *)&ctrl_reg2_g, 1);

  if (ret == 0)
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d10f      	bne.n	8001842 <lsm9ds1_gy_filter_out_path_set+0x42>
  {
    ctrl_reg2_g.out_sel = ((uint8_t)val & 0x03U);
 8001822:	78fb      	ldrb	r3, [r7, #3]
 8001824:	f003 0303 	and.w	r3, r3, #3
 8001828:	b2da      	uxtb	r2, r3
 800182a:	7c3b      	ldrb	r3, [r7, #16]
 800182c:	f362 0301 	bfi	r3, r2, #0, #2
 8001830:	743b      	strb	r3, [r7, #16]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG2_G,
 8001832:	f107 0210 	add.w	r2, r7, #16
 8001836:	2301      	movs	r3, #1
 8001838:	2111      	movs	r1, #17
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff fc2e 	bl	800109c <lsm9ds1_write_reg>
 8001840:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg2_g, 1);
  }

  if (ret == 0)
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d107      	bne.n	8001858 <lsm9ds1_gy_filter_out_path_set+0x58>
  {
    ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG3_G,
 8001848:	f107 020c 	add.w	r2, r7, #12
 800184c:	2301      	movs	r3, #1
 800184e:	2112      	movs	r1, #18
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f7ff fc0b 	bl	800106c <lsm9ds1_read_reg>
 8001856:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&ctrl_reg3_g, 1);
  }

  if (ret == 0)
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d110      	bne.n	8001880 <lsm9ds1_gy_filter_out_path_set+0x80>
  {
    ctrl_reg3_g.hp_en = (((uint8_t)val & 0x10U) >> 4);
 800185e:	78fb      	ldrb	r3, [r7, #3]
 8001860:	091b      	lsrs	r3, r3, #4
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	b2da      	uxtb	r2, r3
 8001868:	7b3b      	ldrb	r3, [r7, #12]
 800186a:	f362 1386 	bfi	r3, r2, #6, #1
 800186e:	733b      	strb	r3, [r7, #12]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG3_G,
 8001870:	f107 020c 	add.w	r2, r7, #12
 8001874:	2301      	movs	r3, #1
 8001876:	2112      	movs	r1, #18
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff fc0f 	bl	800109c <lsm9ds1_write_reg>
 800187e:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl_reg3_g, 1);
  }

  return ret;
 8001880:	697b      	ldr	r3, [r7, #20]
}
 8001882:	4618      	mov	r0, r3
 8001884:	3718      	adds	r7, #24
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <lsm9ds1_gy_filter_hp_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_gy_filter_hp_bandwidth_set(stmdev_ctx_t *ctx,
                                           lsm9ds1_gy_hp_bw_t val)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b084      	sub	sp, #16
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
 8001892:	460b      	mov	r3, r1
 8001894:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg3_g_t ctrl_reg3_g;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG3_G,
 8001896:	f107 0208 	add.w	r2, r7, #8
 800189a:	2301      	movs	r3, #1
 800189c:	2112      	movs	r1, #18
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff fbe4 	bl	800106c <lsm9ds1_read_reg>
 80018a4:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg3_g, 1);

  if (ret == 0)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d10f      	bne.n	80018cc <lsm9ds1_gy_filter_hp_bandwidth_set+0x42>
  {
    ctrl_reg3_g.hpcf_g = (uint8_t)val;
 80018ac:	78fb      	ldrb	r3, [r7, #3]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	b2da      	uxtb	r2, r3
 80018b4:	7a3b      	ldrb	r3, [r7, #8]
 80018b6:	f362 0303 	bfi	r3, r2, #0, #4
 80018ba:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG3_G,
 80018bc:	f107 0208 	add.w	r2, r7, #8
 80018c0:	2301      	movs	r3, #1
 80018c2:	2112      	movs	r1, #18
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f7ff fbe9 	bl	800109c <lsm9ds1_write_reg>
 80018ca:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg3_g, 1);
  }

  return ret;
 80018cc:	68fb      	ldr	r3, [r7, #12]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <lsm9ds1_xl_filter_aalias_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_xl_filter_aalias_bandwidth_set(stmdev_ctx_t *ctx,
                                               lsm9ds1_xl_aa_bw_t val)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b084      	sub	sp, #16
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	460b      	mov	r3, r1
 80018e0:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg6_xl_t ctrl_reg6_xl;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG6_XL,
 80018e2:	f107 0208 	add.w	r2, r7, #8
 80018e6:	2301      	movs	r3, #1
 80018e8:	2120      	movs	r1, #32
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff fbbe 	bl	800106c <lsm9ds1_read_reg>
 80018f0:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg6_xl, 1);

  if (ret == 0)
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d118      	bne.n	800192a <lsm9ds1_xl_filter_aalias_bandwidth_set+0x54>
  {
    ctrl_reg6_xl.bw_xl = ((uint8_t)val & 0x03U);
 80018f8:	78fb      	ldrb	r3, [r7, #3]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	7a3b      	ldrb	r3, [r7, #8]
 8001902:	f362 0301 	bfi	r3, r2, #0, #2
 8001906:	723b      	strb	r3, [r7, #8]
    ctrl_reg6_xl.bw_scal_odr = (((uint8_t)val & 0x10U) >> 4);
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	091b      	lsrs	r3, r3, #4
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	b2da      	uxtb	r2, r3
 8001912:	7a3b      	ldrb	r3, [r7, #8]
 8001914:	f362 0382 	bfi	r3, r2, #2, #1
 8001918:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG6_XL,
 800191a:	f107 0208 	add.w	r2, r7, #8
 800191e:	2301      	movs	r3, #1
 8001920:	2120      	movs	r1, #32
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f7ff fbba 	bl	800109c <lsm9ds1_write_reg>
 8001928:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg6_xl, 1);
  }

  return ret;
 800192a:	68fb      	ldr	r3, [r7, #12]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3710      	adds	r7, #16
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <lsm9ds1_xl_filter_out_path_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_xl_filter_out_path_set(stmdev_ctx_t *ctx,
                                       lsm9ds1_xl_out_path_t val)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	460b      	mov	r3, r1
 800193e:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg7_xl_t ctrl_reg7_xl;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG7_XL,
 8001940:	f107 0208 	add.w	r2, r7, #8
 8001944:	2301      	movs	r3, #1
 8001946:	2121      	movs	r1, #33	; 0x21
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f7ff fb8f 	bl	800106c <lsm9ds1_read_reg>
 800194e:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg7_xl, 1);

  if (ret == 0)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10f      	bne.n	8001976 <lsm9ds1_xl_filter_out_path_set+0x42>
  {
    ctrl_reg7_xl.fds = (uint8_t)val;
 8001956:	78fb      	ldrb	r3, [r7, #3]
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	b2da      	uxtb	r2, r3
 800195e:	7a3b      	ldrb	r3, [r7, #8]
 8001960:	f362 0382 	bfi	r3, r2, #2, #1
 8001964:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG7_XL,
 8001966:	f107 0208 	add.w	r2, r7, #8
 800196a:	2301      	movs	r3, #1
 800196c:	2121      	movs	r1, #33	; 0x21
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fb94 	bl	800109c <lsm9ds1_write_reg>
 8001974:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg7_xl, 1);
  }

  return ret;
 8001976:	68fb      	ldr	r3, [r7, #12]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <lsm9ds1_xl_filter_lp_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm9ds1_xl_filter_lp_bandwidth_set(stmdev_ctx_t *ctx,
                                           lsm9ds1_xl_lp_bw_t val)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	460b      	mov	r3, r1
 800198a:	70fb      	strb	r3, [r7, #3]
  lsm9ds1_ctrl_reg7_xl_t ctrl_reg7_xl;
  int32_t ret;

  ret = lsm9ds1_read_reg(ctx, LSM9DS1_CTRL_REG7_XL,
 800198c:	f107 0208 	add.w	r2, r7, #8
 8001990:	2301      	movs	r3, #1
 8001992:	2121      	movs	r1, #33	; 0x21
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff fb69 	bl	800106c <lsm9ds1_read_reg>
 800199a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl_reg7_xl, 1);

  if (ret == 0)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d118      	bne.n	80019d4 <lsm9ds1_xl_filter_lp_bandwidth_set+0x54>
  {
    ctrl_reg7_xl.hr = ((uint8_t)val & 0x10U) >> 4;
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	091b      	lsrs	r3, r3, #4
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	7a3b      	ldrb	r3, [r7, #8]
 80019ae:	f362 13c7 	bfi	r3, r2, #7, #1
 80019b2:	723b      	strb	r3, [r7, #8]
    ctrl_reg7_xl.dcf = ((uint8_t)val & 0x03U);
 80019b4:	78fb      	ldrb	r3, [r7, #3]
 80019b6:	f003 0303 	and.w	r3, r3, #3
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	7a3b      	ldrb	r3, [r7, #8]
 80019be:	f362 1346 	bfi	r3, r2, #5, #2
 80019c2:	723b      	strb	r3, [r7, #8]
    ret = lsm9ds1_write_reg(ctx, LSM9DS1_CTRL_REG7_XL,
 80019c4:	f107 0208 	add.w	r2, r7, #8
 80019c8:	2301      	movs	r3, #1
 80019ca:	2121      	movs	r1, #33	; 0x21
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff fb65 	bl	800109c <lsm9ds1_write_reg>
 80019d2:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl_reg7_xl, 1);
  }

  return ret;
 80019d4:	68fb      	ldr	r3, [r7, #12]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <invSqrt>:

float invSampleFreq2 = 1.0f / 119.0f;

char angleComputed = 0;

static float invSqrt(float x){
 80019e0:	b480      	push	{r7}
 80019e2:	b087      	sub	sp, #28
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	ed87 0a01 	vstr	s0, [r7, #4]
  float halfx = 0.5f * x;
 80019ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80019ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80019f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f6:	edc7 7a05 	vstr	s15, [r7, #20]
  float y = x;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	613b      	str	r3, [r7, #16]
  long i = *(long *)&y;
 80019fe:	f107 0310 	add.w	r3, r7, #16
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	60fb      	str	r3, [r7, #12]
  i = 0x5f3759df - (i >> 1);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	105a      	asrs	r2, r3, #1
 8001a0a:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <invSqrt+0x9c>)
 8001a0c:	1a9b      	subs	r3, r3, r2
 8001a0e:	60fb      	str	r3, [r7, #12]
  y = *(float *)&i;
 8001a10:	f107 030c 	add.w	r3, r7, #12
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	613b      	str	r3, [r7, #16]
  y = y * (1.5f - (halfx * y * y));
 8001a18:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a24:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a2c:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001a30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a34:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a3c:	edc7 7a04 	vstr	s15, [r7, #16]
  y = y * (1.5f - (halfx * y * y));
 8001a40:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a44:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a4c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a54:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001a58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a5c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a64:	edc7 7a04 	vstr	s15, [r7, #16]
  return y;
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	ee07 3a90 	vmov	s15, r3
}
 8001a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001a72:	371c      	adds	r7, #28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	5f3759df 	.word	0x5f3759df

08001a80 <madgwickUpdate>:

void madgwickUpdate(float gx, float gy, float gz,
					float ax, float ay, float az,
					float mx, float my, float mz,
					float dt)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b0ae      	sub	sp, #184	; 0xb8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8001a8a:	edc7 0a08 	vstr	s1, [r7, #32]
 8001a8e:	ed87 1a07 	vstr	s2, [r7, #28]
 8001a92:	edc7 1a06 	vstr	s3, [r7, #24]
 8001a96:	ed87 2a05 	vstr	s4, [r7, #20]
 8001a9a:	edc7 2a04 	vstr	s5, [r7, #16]
 8001a9e:	ed87 3a03 	vstr	s6, [r7, #12]
 8001aa2:	edc7 3a02 	vstr	s7, [r7, #8]
 8001aa6:	ed87 4a01 	vstr	s8, [r7, #4]
 8001aaa:	edc7 4a00 	vstr	s9, [r7]
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1,
		  _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3,
		  q2q2, q2q3, q3q3;
	 // Convert gyroscope degrees/sec to radians/sec
	  gx *= 0.0174533f;
 8001aae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001ab2:	ed9f 7ae5 	vldr	s14, [pc, #916]	; 8001e48 <madgwickUpdate+0x3c8>
 8001ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aba:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	  gy *= 0.0174533f;
 8001abe:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ac2:	ed9f 7ae1 	vldr	s14, [pc, #900]	; 8001e48 <madgwickUpdate+0x3c8>
 8001ac6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aca:	edc7 7a08 	vstr	s15, [r7, #32]
	  gz *= 0.0174533f;
 8001ace:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ad2:	ed9f 7add 	vldr	s14, [pc, #884]	; 8001e48 <madgwickUpdate+0x3c8>
 8001ad6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ada:	edc7 7a07 	vstr	s15, [r7, #28]

	  // Rate of change of quaternion from gyroscope
	  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001ade:	4bdb      	ldr	r3, [pc, #876]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001ae0:	edd3 7a00 	vldr	s15, [r3]
 8001ae4:	eeb1 7a67 	vneg.f32	s14, s15
 8001ae8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001aec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001af0:	4bd7      	ldr	r3, [pc, #860]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001af2:	edd3 6a00 	vldr	s13, [r3]
 8001af6:	edd7 7a08 	vldr	s15, [r7, #32]
 8001afa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001afe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b02:	4bd4      	ldr	r3, [pc, #848]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001b04:	edd3 6a00 	vldr	s13, [r3]
 8001b08:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b14:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b1c:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8001b20:	4bcd      	ldr	r3, [pc, #820]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001b22:	ed93 7a00 	vldr	s14, [r3]
 8001b26:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b2e:	4bc8      	ldr	r3, [pc, #800]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001b30:	edd3 6a00 	vldr	s13, [r3]
 8001b34:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b38:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b40:	4bc4      	ldr	r3, [pc, #784]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001b42:	edd3 6a00 	vldr	s13, [r3]
 8001b46:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b52:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5a:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8001b5e:	4bbe      	ldr	r3, [pc, #760]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001b60:	ed93 7a00 	vldr	s14, [r3]
 8001b64:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b6c:	4bb7      	ldr	r3, [pc, #732]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001b6e:	edd3 6a00 	vldr	s13, [r3]
 8001b72:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b7a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b7e:	4bb5      	ldr	r3, [pc, #724]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001b80:	edd3 6a00 	vldr	s13, [r3]
 8001b84:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001b88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b90:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001b94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b98:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001b9c:	4bae      	ldr	r3, [pc, #696]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001b9e:	ed93 7a00 	vldr	s14, [r3]
 8001ba2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ba6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001baa:	4ba8      	ldr	r3, [pc, #672]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001bac:	edd3 6a00 	vldr	s13, [r3]
 8001bb0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001bb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bbc:	4ba4      	ldr	r3, [pc, #656]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001bbe:	edd3 6a00 	vldr	s13, [r3]
 8001bc2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bce:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd6:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	  // Compute feedback only if accelerometer measurement valid (avoids NaN in
	  // accelerometer normalisation)
	  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001bda:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bde:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be6:	d10e      	bne.n	8001c06 <madgwickUpdate+0x186>
 8001be8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bec:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf4:	d107      	bne.n	8001c06 <madgwickUpdate+0x186>
 8001bf6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bfa:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c02:	f000 85a1 	beq.w	8002748 <madgwickUpdate+0xcc8>

	    // Normalise accelerometer measurement
	    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001c06:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c0a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001c0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c12:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c1a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c1e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c26:	eeb0 0a67 	vmov.f32	s0, s15
 8001c2a:	f7ff fed9 	bl	80019e0 <invSqrt>
 8001c2e:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	    ax *= recipNorm;
 8001c32:	ed97 7a06 	vldr	s14, [r7, #24]
 8001c36:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c3e:	edc7 7a06 	vstr	s15, [r7, #24]
	    ay *= recipNorm;
 8001c42:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c46:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c4e:	edc7 7a05 	vstr	s15, [r7, #20]
	    az *= recipNorm;
 8001c52:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c56:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c5e:	edc7 7a04 	vstr	s15, [r7, #16]

	    // Normalise magnetometer measurement
	    recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 8001c62:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c66:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001c6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c6e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c76:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c7a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001c7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c82:	eeb0 0a67 	vmov.f32	s0, s15
 8001c86:	f7ff feab 	bl	80019e0 <invSqrt>
 8001c8a:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	    mx *= recipNorm;
 8001c8e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c92:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9a:	edc7 7a03 	vstr	s15, [r7, #12]
	    my *= recipNorm;
 8001c9e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ca2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001caa:	edc7 7a02 	vstr	s15, [r7, #8]
	    mz *= recipNorm;
 8001cae:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cb2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cba:	edc7 7a01 	vstr	s15, [r7, #4]

	    // Auxiliary variables to avoid repeated arithmetic
	    _2q0mx = 2.0f * q0 * mx;
 8001cbe:	4b66      	ldr	r3, [pc, #408]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001cc0:	edd3 7a00 	vldr	s15, [r3]
 8001cc4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001cc8:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ccc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd0:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
	    _2q0my = 2.0f * q0 * my;
 8001cd4:	4b60      	ldr	r3, [pc, #384]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001cd6:	edd3 7a00 	vldr	s15, [r3]
 8001cda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001cde:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce6:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
	    _2q0mz = 2.0f * q0 * mz;
 8001cea:	4b5b      	ldr	r3, [pc, #364]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001cec:	edd3 7a00 	vldr	s15, [r3]
 8001cf0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001cf4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cfc:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	    _2q1mx = 2.0f * q1 * mx;
 8001d00:	4b52      	ldr	r3, [pc, #328]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001d02:	edd3 7a00 	vldr	s15, [r3]
 8001d06:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d0a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d12:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
	    _2q0 = 2.0f * q0;
 8001d16:	4b50      	ldr	r3, [pc, #320]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001d18:	edd3 7a00 	vldr	s15, [r3]
 8001d1c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d20:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
	    _2q1 = 2.0f * q1;
 8001d24:	4b49      	ldr	r3, [pc, #292]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001d26:	edd3 7a00 	vldr	s15, [r3]
 8001d2a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d2e:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
	    _2q2 = 2.0f * q2;
 8001d32:	4b47      	ldr	r3, [pc, #284]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001d34:	edd3 7a00 	vldr	s15, [r3]
 8001d38:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d3c:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	    _2q3 = 2.0f * q3;
 8001d40:	4b44      	ldr	r3, [pc, #272]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d4a:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	    _2q0q2 = 2.0f * q0 * q2;
 8001d4e:	4b42      	ldr	r3, [pc, #264]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001d50:	edd3 7a00 	vldr	s15, [r3]
 8001d54:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d58:	4b3d      	ldr	r3, [pc, #244]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001d5a:	edd3 7a00 	vldr	s15, [r3]
 8001d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d62:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
	    _2q2q3 = 2.0f * q2 * q3;
 8001d66:	4b3a      	ldr	r3, [pc, #232]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001d68:	edd3 7a00 	vldr	s15, [r3]
 8001d6c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d70:	4b38      	ldr	r3, [pc, #224]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001d72:	edd3 7a00 	vldr	s15, [r3]
 8001d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d7a:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	    q0q0 = q0 * q0;
 8001d7e:	4b36      	ldr	r3, [pc, #216]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001d80:	ed93 7a00 	vldr	s14, [r3]
 8001d84:	4b34      	ldr	r3, [pc, #208]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001d86:	edd3 7a00 	vldr	s15, [r3]
 8001d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	    q0q1 = q0 * q1;
 8001d92:	4b31      	ldr	r3, [pc, #196]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001d94:	ed93 7a00 	vldr	s14, [r3]
 8001d98:	4b2c      	ldr	r3, [pc, #176]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001d9a:	edd3 7a00 	vldr	s15, [r3]
 8001d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001da2:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	    q0q2 = q0 * q2;
 8001da6:	4b2c      	ldr	r3, [pc, #176]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001da8:	ed93 7a00 	vldr	s14, [r3]
 8001dac:	4b28      	ldr	r3, [pc, #160]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001dae:	edd3 7a00 	vldr	s15, [r3]
 8001db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001db6:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
	    q0q3 = q0 * q3;
 8001dba:	4b27      	ldr	r3, [pc, #156]	; (8001e58 <madgwickUpdate+0x3d8>)
 8001dbc:	ed93 7a00 	vldr	s14, [r3]
 8001dc0:	4b24      	ldr	r3, [pc, #144]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001dc2:	edd3 7a00 	vldr	s15, [r3]
 8001dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dca:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	    q1q1 = q1 * q1;
 8001dce:	4b1f      	ldr	r3, [pc, #124]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001dd0:	ed93 7a00 	vldr	s14, [r3]
 8001dd4:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001dd6:	edd3 7a00 	vldr	s15, [r3]
 8001dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dde:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	    q1q2 = q1 * q2;
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001de4:	ed93 7a00 	vldr	s14, [r3]
 8001de8:	4b19      	ldr	r3, [pc, #100]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001dea:	edd3 7a00 	vldr	s15, [r3]
 8001dee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001df2:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	    q1q3 = q1 * q3;
 8001df6:	4b15      	ldr	r3, [pc, #84]	; (8001e4c <madgwickUpdate+0x3cc>)
 8001df8:	ed93 7a00 	vldr	s14, [r3]
 8001dfc:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001dfe:	edd3 7a00 	vldr	s15, [r3]
 8001e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e06:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	    q2q2 = q2 * q2;
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001e0c:	ed93 7a00 	vldr	s14, [r3]
 8001e10:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001e12:	edd3 7a00 	vldr	s15, [r3]
 8001e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e1a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	    q2q3 = q2 * q3;
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <madgwickUpdate+0x3d0>)
 8001e20:	ed93 7a00 	vldr	s14, [r3]
 8001e24:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001e26:	edd3 7a00 	vldr	s15, [r3]
 8001e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e2e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	    q3q3 = q3 * q3;
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001e34:	ed93 7a00 	vldr	s14, [r3]
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <madgwickUpdate+0x3d4>)
 8001e3a:	edd3 7a00 	vldr	s15, [r3]
 8001e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e42:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
 8001e46:	e009      	b.n	8001e5c <madgwickUpdate+0x3dc>
 8001e48:	3c8efa39 	.word	0x3c8efa39
 8001e4c:	20000258 	.word	0x20000258
 8001e50:	2000025c 	.word	0x2000025c
 8001e54:	20000260 	.word	0x20000260
 8001e58:	20000004 	.word	0x20000004

	    // Reference direction of Earth's magnetic field
	    hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 +
 8001e5c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e60:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001e64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e68:	4bf5      	ldr	r3, [pc, #980]	; (8002240 <madgwickUpdate+0x7c0>)
 8001e6a:	edd3 6a00 	vldr	s13, [r3]
 8001e6e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001e72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e7a:	4bf2      	ldr	r3, [pc, #968]	; (8002244 <madgwickUpdate+0x7c4>)
 8001e7c:	edd3 6a00 	vldr	s13, [r3]
 8001e80:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001e84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e8c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001e90:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001e94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e9c:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8001ea0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ea4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ea8:	4be6      	ldr	r3, [pc, #920]	; (8002244 <madgwickUpdate+0x7c4>)
 8001eaa:	edd3 7a00 	vldr	s15, [r3]
 8001eae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb2:	ee37 7a27 	vadd.f32	s14, s14, s15
	         _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001eb6:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8001eba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ebe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ec2:	4bdf      	ldr	r3, [pc, #892]	; (8002240 <madgwickUpdate+0x7c0>)
 8001ec4:	edd3 7a00 	vldr	s15, [r3]
 8001ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 +
 8001ecc:	ee37 7a27 	vadd.f32	s14, s14, s15
	         _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001ed0:	edd7 6a03 	vldr	s13, [r7, #12]
 8001ed4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001ed8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001edc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ee0:	edd7 6a03 	vldr	s13, [r7, #12]
 8001ee4:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001ee8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 +
 8001eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ef0:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
	    hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 +
 8001ef4:	4bd2      	ldr	r3, [pc, #840]	; (8002240 <madgwickUpdate+0x7c0>)
 8001ef6:	ed93 7a00 	vldr	s14, [r3]
 8001efa:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001efe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f02:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f06:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001f0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f0e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f12:	4bcd      	ldr	r3, [pc, #820]	; (8002248 <madgwickUpdate+0x7c8>)
 8001f14:	edd3 6a00 	vldr	s13, [r3]
 8001f18:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001f1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f24:	4bc7      	ldr	r3, [pc, #796]	; (8002244 <madgwickUpdate+0x7c4>)
 8001f26:	edd3 6a00 	vldr	s13, [r3]
 8001f2a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001f2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f36:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f3a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001f3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f42:	ee37 7a67 	vsub.f32	s14, s14, s15
	         my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8001f46:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f4a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001f4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 +
 8001f52:	ee37 7a27 	vadd.f32	s14, s14, s15
	         my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 8001f56:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001f5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f5e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f62:	4bb7      	ldr	r3, [pc, #732]	; (8002240 <madgwickUpdate+0x7c0>)
 8001f64:	edd3 7a00 	vldr	s15, [r3]
 8001f68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f70:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f74:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001f78:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 +
 8001f7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f80:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	    _2bx = sqrtf(hx * hx + hy * hy);
 8001f84:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001f88:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001f8c:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001f90:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f98:	eeb0 0a67 	vmov.f32	s0, s15
 8001f9c:	f00b fd74 	bl	800da88 <sqrtf>
 8001fa0:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48
	    _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 +
 8001fa4:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001fa8:	eeb1 7a67 	vneg.f32	s14, s15
 8001fac:	4ba5      	ldr	r3, [pc, #660]	; (8002244 <madgwickUpdate+0x7c4>)
 8001fae:	edd3 7a00 	vldr	s15, [r3]
 8001fb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fb6:	4ba4      	ldr	r3, [pc, #656]	; (8002248 <madgwickUpdate+0x7c8>)
 8001fb8:	edd3 6a00 	vldr	s13, [r3]
 8001fbc:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001fc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fc4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fc8:	edd7 6a01 	vldr	s13, [r7, #4]
 8001fcc:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fd8:	4b99      	ldr	r3, [pc, #612]	; (8002240 <madgwickUpdate+0x7c0>)
 8001fda:	edd3 6a00 	vldr	s13, [r3]
 8001fde:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001fe2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fea:	edd7 6a01 	vldr	s13, [r7, #4]
 8001fee:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001ff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ff6:	ee37 7a67 	vsub.f32	s14, s14, s15
	           _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8001ffa:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001ffe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002002:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002006:	4b8e      	ldr	r3, [pc, #568]	; (8002240 <madgwickUpdate+0x7c0>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 +
 8002010:	ee37 7a27 	vadd.f32	s14, s14, s15
	           _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8002014:	edd7 6a01 	vldr	s13, [r7, #4]
 8002018:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800201c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002020:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002024:	edd7 6a01 	vldr	s13, [r7, #4]
 8002028:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800202c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 +
 8002030:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002034:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	    _4bx = 2.0f * _2bx;
 8002038:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800203c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002040:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	    _4bz = 2.0f * _2bz;
 8002044:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002048:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800204c:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	    // Gradient decent algorithm corrective step
	    s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) +
 8002050:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002054:	eeb1 7a67 	vneg.f32	s14, s15
 8002058:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800205c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002060:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002064:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002068:	edd7 7a06 	vldr	s15, [r7, #24]
 800206c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002070:	ee27 7a27 	vmul.f32	s14, s14, s15
	         _2q1 * (2.0f * q0q1 + _2q2q3 - ay) -
 8002074:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002078:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800207c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002080:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002084:	edd7 7a05 	vldr	s15, [r7, #20]
 8002088:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800208c:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002090:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) +
 8002094:	ee37 7a27 	vadd.f32	s14, s14, s15
	         _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 8002098:	4b6a      	ldr	r3, [pc, #424]	; (8002244 <madgwickUpdate+0x7c4>)
 800209a:	edd3 6a00 	vldr	s13, [r3]
 800209e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80020a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80020a6:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80020aa:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80020ae:	ee36 6a67 	vsub.f32	s12, s12, s15
 80020b2:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80020b6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80020ba:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80020be:	ee26 6a27 	vmul.f32	s12, s12, s15
 80020c2:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 80020c6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80020ca:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80020ce:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80020d2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80020d6:	ee36 6a27 	vadd.f32	s12, s12, s15
 80020da:	edd7 7a03 	vldr	s15, [r7, #12]
 80020de:	ee76 7a67 	vsub.f32	s15, s12, s15
 80020e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         _2q1 * (2.0f * q0q1 + _2q2q3 - ay) -
 80020e6:	ee37 7a67 	vsub.f32	s14, s14, s15
	         (-_2bx * q3 + _2bz * q1) *
 80020ea:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80020ee:	eef1 6a67 	vneg.f32	s13, s15
 80020f2:	4b53      	ldr	r3, [pc, #332]	; (8002240 <madgwickUpdate+0x7c0>)
 80020f4:	edd3 7a00 	vldr	s15, [r3]
 80020f8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80020fc:	4b52      	ldr	r3, [pc, #328]	; (8002248 <madgwickUpdate+0x7c8>)
 80020fe:	ed93 6a00 	vldr	s12, [r3]
 8002102:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002106:	ee66 7a27 	vmul.f32	s15, s12, s15
 800210a:	ee76 6aa7 	vadd.f32	s13, s13, s15
	             (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) +
 800210e:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8002112:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002116:	ee36 6a67 	vsub.f32	s12, s12, s15
 800211a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800211e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002122:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8002126:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800212a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800212e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002132:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002136:	ee36 6a27 	vadd.f32	s12, s12, s15
 800213a:	edd7 7a02 	vldr	s15, [r7, #8]
 800213e:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (-_2bx * q3 + _2bz * q1) *
 8002142:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 8002146:	ee37 7a27 	vadd.f32	s14, s14, s15
	         _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800214a:	4b3e      	ldr	r3, [pc, #248]	; (8002244 <madgwickUpdate+0x7c4>)
 800214c:	edd3 6a00 	vldr	s13, [r3]
 8002150:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002154:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002158:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 800215c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002160:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002164:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002168:	ee26 6a27 	vmul.f32	s12, s12, s15
 800216c:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8002170:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002174:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002178:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800217c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002180:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002184:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002188:	ee36 6a27 	vadd.f32	s12, s12, s15
 800218c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002190:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002194:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) +
 8002198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800219c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	    s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) +
 80021a0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80021a4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80021a8:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80021ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80021b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021b8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80021bc:	ee27 7a27 	vmul.f32	s14, s14, s15
	         _2q0 * (2.0f * q0q1 + _2q2q3 - ay) -
 80021c0:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80021c4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80021c8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80021cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80021d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80021d4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80021d8:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80021dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) +
 80021e0:	ee37 7a27 	vadd.f32	s14, s14, s15
	         4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) +
 80021e4:	4b18      	ldr	r3, [pc, #96]	; (8002248 <madgwickUpdate+0x7c8>)
 80021e6:	edd3 7a00 	vldr	s15, [r3]
 80021ea:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80021ee:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80021f2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80021f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021fa:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80021fe:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002202:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002206:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800220a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800220e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002212:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002216:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         _2q0 * (2.0f * q0q1 + _2q2q3 - ay) -
 800221a:	ee37 7a67 	vsub.f32	s14, s14, s15
	         _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 800221e:	4b08      	ldr	r3, [pc, #32]	; (8002240 <madgwickUpdate+0x7c0>)
 8002220:	edd3 6a00 	vldr	s13, [r3]
 8002224:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002228:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800222c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002230:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002234:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002238:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800223c:	e006      	b.n	800224c <madgwickUpdate+0x7cc>
 800223e:	bf00      	nop
 8002240:	20000260 	.word	0x20000260
 8002244:	2000025c 	.word	0x2000025c
 8002248:	20000258 	.word	0x20000258
 800224c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002250:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002254:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002258:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 800225c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002260:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002264:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002268:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800226c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002270:	edd7 7a03 	vldr	s15, [r7, #12]
 8002274:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002278:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) +
 800227c:	ee37 7a27 	vadd.f32	s14, s14, s15
	         (_2bx * q2 + _2bz * q0) *
 8002280:	4bf6      	ldr	r3, [pc, #984]	; (800265c <madgwickUpdate+0xbdc>)
 8002282:	edd3 6a00 	vldr	s13, [r3]
 8002286:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800228a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800228e:	4bf4      	ldr	r3, [pc, #976]	; (8002660 <madgwickUpdate+0xbe0>)
 8002290:	ed93 6a00 	vldr	s12, [r3]
 8002294:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002298:	ee66 7a27 	vmul.f32	s15, s12, s15
 800229c:	ee76 6aa7 	vadd.f32	s13, s13, s15
	             (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) +
 80022a0:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 80022a4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80022a8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80022ac:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80022b0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80022b4:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 80022b8:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80022bc:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80022c0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80022c4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80022c8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80022cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80022d0:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (_2bx * q2 + _2bz * q0) *
 80022d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 80022d8:	ee37 7a27 	vadd.f32	s14, s14, s15
	         (_2bx * q3 - _4bz * q1) *
 80022dc:	4be1      	ldr	r3, [pc, #900]	; (8002664 <madgwickUpdate+0xbe4>)
 80022de:	edd3 6a00 	vldr	s13, [r3]
 80022e2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80022e6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022ea:	4bdf      	ldr	r3, [pc, #892]	; (8002668 <madgwickUpdate+0xbe8>)
 80022ec:	ed93 6a00 	vldr	s12, [r3]
 80022f0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80022f4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80022f8:	ee76 6ae7 	vsub.f32	s13, s13, s15
	             (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80022fc:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8002300:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002304:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002308:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800230c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002310:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8002314:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002318:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800231c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002320:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002324:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002328:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800232c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002330:	edd7 7a01 	vldr	s15, [r7, #4]
 8002334:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (_2bx * q3 - _4bz * q1) *
 8002338:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) +
 800233c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002340:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	    s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) +
 8002344:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002348:	eeb1 7a67 	vneg.f32	s14, s15
 800234c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002350:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002354:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002358:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800235c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002360:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002364:	ee27 7a27 	vmul.f32	s14, s14, s15
	         _2q3 * (2.0f * q0q1 + _2q2q3 - ay) -
 8002368:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800236c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002370:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002374:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002378:	edd7 7a05 	vldr	s15, [r7, #20]
 800237c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002380:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002384:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) +
 8002388:	ee37 7a27 	vadd.f32	s14, s14, s15
	         4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) +
 800238c:	4bb3      	ldr	r3, [pc, #716]	; (800265c <madgwickUpdate+0xbdc>)
 800238e:	edd3 7a00 	vldr	s15, [r3]
 8002392:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8002396:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800239a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800239e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023a2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80023a6:	ee36 6a67 	vsub.f32	s12, s12, s15
 80023aa:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80023ae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023b2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80023b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80023ba:	ee76 7a67 	vsub.f32	s15, s12, s15
 80023be:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         _2q3 * (2.0f * q0q1 + _2q2q3 - ay) -
 80023c2:	ee37 7a67 	vsub.f32	s14, s14, s15
	         (-_4bx * q2 - _2bz * q0) *
 80023c6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80023ca:	eef1 6a67 	vneg.f32	s13, s15
 80023ce:	4ba3      	ldr	r3, [pc, #652]	; (800265c <madgwickUpdate+0xbdc>)
 80023d0:	edd3 7a00 	vldr	s15, [r3]
 80023d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023d8:	4ba1      	ldr	r3, [pc, #644]	; (8002660 <madgwickUpdate+0xbe0>)
 80023da:	ed93 6a00 	vldr	s12, [r3]
 80023de:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80023e2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023e6:	ee76 6ae7 	vsub.f32	s13, s13, s15
	             (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 80023ea:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80023ee:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80023f2:	ee36 6a67 	vsub.f32	s12, s12, s15
 80023f6:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80023fa:	ee36 6a67 	vsub.f32	s12, s12, s15
 80023fe:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002402:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002406:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 800240a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800240e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002412:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002416:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800241a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800241e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002422:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (-_4bx * q2 - _2bz * q0) *
 8002426:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) +
 800242a:	ee37 7a27 	vadd.f32	s14, s14, s15
	         (_2bx * q1 + _2bz * q3) *
 800242e:	4b8e      	ldr	r3, [pc, #568]	; (8002668 <madgwickUpdate+0xbe8>)
 8002430:	edd3 6a00 	vldr	s13, [r3]
 8002434:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002438:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800243c:	4b89      	ldr	r3, [pc, #548]	; (8002664 <madgwickUpdate+0xbe4>)
 800243e:	ed93 6a00 	vldr	s12, [r3]
 8002442:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002446:	ee66 7a27 	vmul.f32	s15, s12, s15
 800244a:	ee76 6aa7 	vadd.f32	s13, s13, s15
	             (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) +
 800244e:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8002452:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002456:	ee36 6a67 	vsub.f32	s12, s12, s15
 800245a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800245e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002462:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8002466:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800246a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800246e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002472:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002476:	ee36 6a27 	vadd.f32	s12, s12, s15
 800247a:	edd7 7a02 	vldr	s15, [r7, #8]
 800247e:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (_2bx * q1 + _2bz * q3) *
 8002482:	ee66 7aa7 	vmul.f32	s15, s13, s15
	             (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 8002486:	ee37 7a27 	vadd.f32	s14, s14, s15
	         (_2bx * q0 - _4bz * q2) *
 800248a:	4b75      	ldr	r3, [pc, #468]	; (8002660 <madgwickUpdate+0xbe0>)
 800248c:	edd3 6a00 	vldr	s13, [r3]
 8002490:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002494:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002498:	4b70      	ldr	r3, [pc, #448]	; (800265c <madgwickUpdate+0xbdc>)
 800249a:	ed93 6a00 	vldr	s12, [r3]
 800249e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80024a2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80024a6:	ee76 6ae7 	vsub.f32	s13, s13, s15
	             (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80024aa:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 80024ae:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80024b2:	ee36 6a27 	vadd.f32	s12, s12, s15
 80024b6:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80024ba:	ee26 6a27 	vmul.f32	s12, s12, s15
 80024be:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80024c2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80024c6:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80024ca:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80024ce:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80024d2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80024d6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80024da:	ee36 6a27 	vadd.f32	s12, s12, s15
 80024de:	edd7 7a01 	vldr	s15, [r7, #4]
 80024e2:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (_2bx * q0 - _4bz * q2) *
 80024e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) +
 80024ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ee:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	    s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) +
 80024f2:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80024f6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80024fa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80024fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002502:	edd7 7a06 	vldr	s15, [r7, #24]
 8002506:	ee37 7a67 	vsub.f32	s14, s14, s15
 800250a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800250e:	ee27 7a27 	vmul.f32	s14, s14, s15
	         _2q2 * (2.0f * q0q1 + _2q2q3 - ay) +
 8002512:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002516:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800251a:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800251e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002522:	edd7 7a05 	vldr	s15, [r7, #20]
 8002526:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800252a:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800252e:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) +
 8002532:	ee37 7a27 	vadd.f32	s14, s14, s15
	         (-_4bx * q3 + _2bz * q1) *
 8002536:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 800253a:	eef1 6a67 	vneg.f32	s13, s15
 800253e:	4b49      	ldr	r3, [pc, #292]	; (8002664 <madgwickUpdate+0xbe4>)
 8002540:	edd3 7a00 	vldr	s15, [r3]
 8002544:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002548:	4b47      	ldr	r3, [pc, #284]	; (8002668 <madgwickUpdate+0xbe8>)
 800254a:	ed93 6a00 	vldr	s12, [r3]
 800254e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002552:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002556:	ee76 6aa7 	vadd.f32	s13, s13, s15
	             (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 800255a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800255e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002562:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002566:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800256a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800256e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002572:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002576:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 800257a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800257e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002582:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002586:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800258a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800258e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002592:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (-_4bx * q3 + _2bz * q1) *
 8002596:	ee66 7aa7 	vmul.f32	s15, s13, s15
	         _2q2 * (2.0f * q0q1 + _2q2q3 - ay) +
 800259a:	ee37 7a27 	vadd.f32	s14, s14, s15
	         (-_2bx * q0 + _2bz * q2) *
 800259e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80025a2:	eef1 6a67 	vneg.f32	s13, s15
 80025a6:	4b2e      	ldr	r3, [pc, #184]	; (8002660 <madgwickUpdate+0xbe0>)
 80025a8:	edd3 7a00 	vldr	s15, [r3]
 80025ac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025b0:	4b2a      	ldr	r3, [pc, #168]	; (800265c <madgwickUpdate+0xbdc>)
 80025b2:	ed93 6a00 	vldr	s12, [r3]
 80025b6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80025ba:	ee66 7a27 	vmul.f32	s15, s12, s15
 80025be:	ee76 6aa7 	vadd.f32	s13, s13, s15
	             (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) +
 80025c2:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 80025c6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80025ca:	ee36 6a67 	vsub.f32	s12, s12, s15
 80025ce:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80025d2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80025d6:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 80025da:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80025de:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80025e2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80025e6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80025ea:	ee36 6a27 	vadd.f32	s12, s12, s15
 80025ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80025f2:	ee76 7a67 	vsub.f32	s15, s12, s15
	         (-_2bx * q0 + _2bz * q2) *
 80025f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
	             (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) +
 80025fa:	ee37 7a27 	vadd.f32	s14, s14, s15
	         _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80025fe:	4b1a      	ldr	r3, [pc, #104]	; (8002668 <madgwickUpdate+0xbe8>)
 8002600:	edd3 6a00 	vldr	s13, [r3]
 8002604:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002608:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800260c:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8002610:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002614:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002618:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800261c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002620:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8002624:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002628:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800262c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002630:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002634:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002638:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800263c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002640:	edd7 7a01 	vldr	s15, [r7, #4]
 8002644:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002648:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) +
 800264c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002650:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 +
 8002654:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002658:	e008      	b.n	800266c <madgwickUpdate+0xbec>
 800265a:	bf00      	nop
 800265c:	2000025c 	.word	0x2000025c
 8002660:	20000004 	.word	0x20000004
 8002664:	20000260 	.word	0x20000260
 8002668:	20000258 	.word	0x20000258
 800266c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002670:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002674:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002678:	ee37 7a27 	vadd.f32	s14, s14, s15
 800267c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002680:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002684:	ee37 7a27 	vadd.f32	s14, s14, s15
	                        s3 * s3); // normalise step magnitude
 8002688:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800268c:	ee67 7aa7 	vmul.f32	s15, s15, s15
	    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 +
 8002690:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002694:	eeb0 0a67 	vmov.f32	s0, s15
 8002698:	f7ff f9a2 	bl	80019e0 <invSqrt>
 800269c:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	    s0 *= recipNorm;
 80026a0:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80026a4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80026a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ac:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	    s1 *= recipNorm;
 80026b0:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80026b4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80026b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026bc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	    s2 *= recipNorm;
 80026c0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80026c4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80026c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026cc:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	    s3 *= recipNorm;
 80026d0:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80026d4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80026d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026dc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	    // Apply feedback step
	    qDot1 -= beta * s0;
 80026e0:	4b63      	ldr	r3, [pc, #396]	; (8002870 <madgwickUpdate+0xdf0>)
 80026e2:	ed93 7a00 	vldr	s14, [r3]
 80026e6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80026ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ee:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 80026f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f6:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	    qDot2 -= beta * s1;
 80026fa:	4b5d      	ldr	r3, [pc, #372]	; (8002870 <madgwickUpdate+0xdf0>)
 80026fc:	ed93 7a00 	vldr	s14, [r3]
 8002700:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002704:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002708:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800270c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002710:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	    qDot3 -= beta * s2;
 8002714:	4b56      	ldr	r3, [pc, #344]	; (8002870 <madgwickUpdate+0xdf0>)
 8002716:	ed93 7a00 	vldr	s14, [r3]
 800271a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800271e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002722:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002726:	ee77 7a67 	vsub.f32	s15, s14, s15
 800272a:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	    qDot4 -= beta * s3;
 800272e:	4b50      	ldr	r3, [pc, #320]	; (8002870 <madgwickUpdate+0xdf0>)
 8002730:	ed93 7a00 	vldr	s14, [r3]
 8002734:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002738:	ee67 7a27 	vmul.f32	s15, s14, s15
 800273c:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8002740:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002744:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	  }
	  q0 += qDot1 * dt;
 8002748:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800274c:	edd7 7a00 	vldr	s15, [r7]
 8002750:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002754:	4b47      	ldr	r3, [pc, #284]	; (8002874 <madgwickUpdate+0xdf4>)
 8002756:	edd3 7a00 	vldr	s15, [r3]
 800275a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275e:	4b45      	ldr	r3, [pc, #276]	; (8002874 <madgwickUpdate+0xdf4>)
 8002760:	edc3 7a00 	vstr	s15, [r3]
	  q1 += qDot2 * dt;
 8002764:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8002768:	edd7 7a00 	vldr	s15, [r7]
 800276c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002770:	4b41      	ldr	r3, [pc, #260]	; (8002878 <madgwickUpdate+0xdf8>)
 8002772:	edd3 7a00 	vldr	s15, [r3]
 8002776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800277a:	4b3f      	ldr	r3, [pc, #252]	; (8002878 <madgwickUpdate+0xdf8>)
 800277c:	edc3 7a00 	vstr	s15, [r3]
	  q2 += qDot3 * dt;
 8002780:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8002784:	edd7 7a00 	vldr	s15, [r7]
 8002788:	ee27 7a27 	vmul.f32	s14, s14, s15
 800278c:	4b3b      	ldr	r3, [pc, #236]	; (800287c <madgwickUpdate+0xdfc>)
 800278e:	edd3 7a00 	vldr	s15, [r3]
 8002792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002796:	4b39      	ldr	r3, [pc, #228]	; (800287c <madgwickUpdate+0xdfc>)
 8002798:	edc3 7a00 	vstr	s15, [r3]
	  q3 += qDot4 * dt;
 800279c:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80027a0:	edd7 7a00 	vldr	s15, [r7]
 80027a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027a8:	4b35      	ldr	r3, [pc, #212]	; (8002880 <madgwickUpdate+0xe00>)
 80027aa:	edd3 7a00 	vldr	s15, [r3]
 80027ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027b2:	4b33      	ldr	r3, [pc, #204]	; (8002880 <madgwickUpdate+0xe00>)
 80027b4:	edc3 7a00 	vstr	s15, [r3]

	  // Normalise quaternion
	  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80027b8:	4b2e      	ldr	r3, [pc, #184]	; (8002874 <madgwickUpdate+0xdf4>)
 80027ba:	ed93 7a00 	vldr	s14, [r3]
 80027be:	4b2d      	ldr	r3, [pc, #180]	; (8002874 <madgwickUpdate+0xdf4>)
 80027c0:	edd3 7a00 	vldr	s15, [r3]
 80027c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027c8:	4b2b      	ldr	r3, [pc, #172]	; (8002878 <madgwickUpdate+0xdf8>)
 80027ca:	edd3 6a00 	vldr	s13, [r3]
 80027ce:	4b2a      	ldr	r3, [pc, #168]	; (8002878 <madgwickUpdate+0xdf8>)
 80027d0:	edd3 7a00 	vldr	s15, [r3]
 80027d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027dc:	4b27      	ldr	r3, [pc, #156]	; (800287c <madgwickUpdate+0xdfc>)
 80027de:	edd3 6a00 	vldr	s13, [r3]
 80027e2:	4b26      	ldr	r3, [pc, #152]	; (800287c <madgwickUpdate+0xdfc>)
 80027e4:	edd3 7a00 	vldr	s15, [r3]
 80027e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027f0:	4b23      	ldr	r3, [pc, #140]	; (8002880 <madgwickUpdate+0xe00>)
 80027f2:	edd3 6a00 	vldr	s13, [r3]
 80027f6:	4b22      	ldr	r3, [pc, #136]	; (8002880 <madgwickUpdate+0xe00>)
 80027f8:	edd3 7a00 	vldr	s15, [r3]
 80027fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002804:	eeb0 0a67 	vmov.f32	s0, s15
 8002808:	f7ff f8ea 	bl	80019e0 <invSqrt>
 800280c:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	  q0 *= recipNorm;
 8002810:	4b18      	ldr	r3, [pc, #96]	; (8002874 <madgwickUpdate+0xdf4>)
 8002812:	ed93 7a00 	vldr	s14, [r3]
 8002816:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800281a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281e:	4b15      	ldr	r3, [pc, #84]	; (8002874 <madgwickUpdate+0xdf4>)
 8002820:	edc3 7a00 	vstr	s15, [r3]
	  q1 *= recipNorm;
 8002824:	4b14      	ldr	r3, [pc, #80]	; (8002878 <madgwickUpdate+0xdf8>)
 8002826:	ed93 7a00 	vldr	s14, [r3]
 800282a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800282e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002832:	4b11      	ldr	r3, [pc, #68]	; (8002878 <madgwickUpdate+0xdf8>)
 8002834:	edc3 7a00 	vstr	s15, [r3]
	  q2 *= recipNorm;
 8002838:	4b10      	ldr	r3, [pc, #64]	; (800287c <madgwickUpdate+0xdfc>)
 800283a:	ed93 7a00 	vldr	s14, [r3]
 800283e:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002846:	4b0d      	ldr	r3, [pc, #52]	; (800287c <madgwickUpdate+0xdfc>)
 8002848:	edc3 7a00 	vstr	s15, [r3]
	  q3 *= recipNorm;
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <madgwickUpdate+0xe00>)
 800284e:	ed93 7a00 	vldr	s14, [r3]
 8002852:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285a:	4b09      	ldr	r3, [pc, #36]	; (8002880 <madgwickUpdate+0xe00>)
 800285c:	edc3 7a00 	vstr	s15, [r3]

	  angleComputed = 0;
 8002860:	4b08      	ldr	r3, [pc, #32]	; (8002884 <madgwickUpdate+0xe04>)
 8002862:	2200      	movs	r2, #0
 8002864:	701a      	strb	r2, [r3, #0]
}
 8002866:	bf00      	nop
 8002868:	37b8      	adds	r7, #184	; 0xb8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000000 	.word	0x20000000
 8002874:	20000004 	.word	0x20000004
 8002878:	20000258 	.word	0x20000258
 800287c:	2000025c 	.word	0x2000025c
 8002880:	20000260 	.word	0x20000260
 8002884:	2000027c 	.word	0x2000027c

08002888 <computeAngles>:


void computeAngles(){
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
	roll = atan2f(q0 * q1 + q2 * q3, 0.5f - q1 * q1 - q2 * q2);
 800288c:	4b70      	ldr	r3, [pc, #448]	; (8002a50 <computeAngles+0x1c8>)
 800288e:	ed93 7a00 	vldr	s14, [r3]
 8002892:	4b70      	ldr	r3, [pc, #448]	; (8002a54 <computeAngles+0x1cc>)
 8002894:	edd3 7a00 	vldr	s15, [r3]
 8002898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800289c:	4b6e      	ldr	r3, [pc, #440]	; (8002a58 <computeAngles+0x1d0>)
 800289e:	edd3 6a00 	vldr	s13, [r3]
 80028a2:	4b6e      	ldr	r3, [pc, #440]	; (8002a5c <computeAngles+0x1d4>)
 80028a4:	edd3 7a00 	vldr	s15, [r3]
 80028a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ac:	ee37 6a27 	vadd.f32	s12, s14, s15
 80028b0:	4b68      	ldr	r3, [pc, #416]	; (8002a54 <computeAngles+0x1cc>)
 80028b2:	ed93 7a00 	vldr	s14, [r3]
 80028b6:	4b67      	ldr	r3, [pc, #412]	; (8002a54 <computeAngles+0x1cc>)
 80028b8:	edd3 7a00 	vldr	s15, [r3]
 80028bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80028c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028c8:	4b63      	ldr	r3, [pc, #396]	; (8002a58 <computeAngles+0x1d0>)
 80028ca:	edd3 6a00 	vldr	s13, [r3]
 80028ce:	4b62      	ldr	r3, [pc, #392]	; (8002a58 <computeAngles+0x1d0>)
 80028d0:	edd3 7a00 	vldr	s15, [r3]
 80028d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028dc:	eef0 0a67 	vmov.f32	s1, s15
 80028e0:	eeb0 0a46 	vmov.f32	s0, s12
 80028e4:	f00b f8ce 	bl	800da84 <atan2f>
 80028e8:	eef0 7a40 	vmov.f32	s15, s0
 80028ec:	4b5c      	ldr	r3, [pc, #368]	; (8002a60 <computeAngles+0x1d8>)
 80028ee:	edc3 7a00 	vstr	s15, [r3]
	pitch = asinf(-2.0f * (q1 * q3 - q0 * q2));
 80028f2:	4b58      	ldr	r3, [pc, #352]	; (8002a54 <computeAngles+0x1cc>)
 80028f4:	ed93 7a00 	vldr	s14, [r3]
 80028f8:	4b58      	ldr	r3, [pc, #352]	; (8002a5c <computeAngles+0x1d4>)
 80028fa:	edd3 7a00 	vldr	s15, [r3]
 80028fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002902:	4b53      	ldr	r3, [pc, #332]	; (8002a50 <computeAngles+0x1c8>)
 8002904:	edd3 6a00 	vldr	s13, [r3]
 8002908:	4b53      	ldr	r3, [pc, #332]	; (8002a58 <computeAngles+0x1d0>)
 800290a:	edd3 7a00 	vldr	s15, [r3]
 800290e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002912:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002916:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800291a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800291e:	eeb0 0a67 	vmov.f32	s0, s15
 8002922:	f00b f883 	bl	800da2c <asinf>
 8002926:	eef0 7a40 	vmov.f32	s15, s0
 800292a:	4b4e      	ldr	r3, [pc, #312]	; (8002a64 <computeAngles+0x1dc>)
 800292c:	edc3 7a00 	vstr	s15, [r3]
	yaw = atan2f(q1 * q2 + q0 * q3, 0.5f - q2 * q2 - q3 * q3);
 8002930:	4b48      	ldr	r3, [pc, #288]	; (8002a54 <computeAngles+0x1cc>)
 8002932:	ed93 7a00 	vldr	s14, [r3]
 8002936:	4b48      	ldr	r3, [pc, #288]	; (8002a58 <computeAngles+0x1d0>)
 8002938:	edd3 7a00 	vldr	s15, [r3]
 800293c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002940:	4b43      	ldr	r3, [pc, #268]	; (8002a50 <computeAngles+0x1c8>)
 8002942:	edd3 6a00 	vldr	s13, [r3]
 8002946:	4b45      	ldr	r3, [pc, #276]	; (8002a5c <computeAngles+0x1d4>)
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002950:	ee37 6a27 	vadd.f32	s12, s14, s15
 8002954:	4b40      	ldr	r3, [pc, #256]	; (8002a58 <computeAngles+0x1d0>)
 8002956:	ed93 7a00 	vldr	s14, [r3]
 800295a:	4b3f      	ldr	r3, [pc, #252]	; (8002a58 <computeAngles+0x1d0>)
 800295c:	edd3 7a00 	vldr	s15, [r3]
 8002960:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002964:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800296c:	4b3b      	ldr	r3, [pc, #236]	; (8002a5c <computeAngles+0x1d4>)
 800296e:	edd3 6a00 	vldr	s13, [r3]
 8002972:	4b3a      	ldr	r3, [pc, #232]	; (8002a5c <computeAngles+0x1d4>)
 8002974:	edd3 7a00 	vldr	s15, [r3]
 8002978:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800297c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002980:	eef0 0a67 	vmov.f32	s1, s15
 8002984:	eeb0 0a46 	vmov.f32	s0, s12
 8002988:	f00b f87c 	bl	800da84 <atan2f>
 800298c:	eef0 7a40 	vmov.f32	s15, s0
 8002990:	4b35      	ldr	r3, [pc, #212]	; (8002a68 <computeAngles+0x1e0>)
 8002992:	edc3 7a00 	vstr	s15, [r3]
	grav[0] = 2.0f * (q1 * q3 - q0 * q2);
 8002996:	4b2f      	ldr	r3, [pc, #188]	; (8002a54 <computeAngles+0x1cc>)
 8002998:	ed93 7a00 	vldr	s14, [r3]
 800299c:	4b2f      	ldr	r3, [pc, #188]	; (8002a5c <computeAngles+0x1d4>)
 800299e:	edd3 7a00 	vldr	s15, [r3]
 80029a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029a6:	4b2a      	ldr	r3, [pc, #168]	; (8002a50 <computeAngles+0x1c8>)
 80029a8:	edd3 6a00 	vldr	s13, [r3]
 80029ac:	4b2a      	ldr	r3, [pc, #168]	; (8002a58 <computeAngles+0x1d0>)
 80029ae:	edd3 7a00 	vldr	s15, [r3]
 80029b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029be:	4b2b      	ldr	r3, [pc, #172]	; (8002a6c <computeAngles+0x1e4>)
 80029c0:	edc3 7a00 	vstr	s15, [r3]
	grav[1] = 2.0f * (q0 * q1 + q2 * q3);
 80029c4:	4b22      	ldr	r3, [pc, #136]	; (8002a50 <computeAngles+0x1c8>)
 80029c6:	ed93 7a00 	vldr	s14, [r3]
 80029ca:	4b22      	ldr	r3, [pc, #136]	; (8002a54 <computeAngles+0x1cc>)
 80029cc:	edd3 7a00 	vldr	s15, [r3]
 80029d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029d4:	4b20      	ldr	r3, [pc, #128]	; (8002a58 <computeAngles+0x1d0>)
 80029d6:	edd3 6a00 	vldr	s13, [r3]
 80029da:	4b20      	ldr	r3, [pc, #128]	; (8002a5c <computeAngles+0x1d4>)
 80029dc:	edd3 7a00 	vldr	s15, [r3]
 80029e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029e8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029ec:	4b1f      	ldr	r3, [pc, #124]	; (8002a6c <computeAngles+0x1e4>)
 80029ee:	edc3 7a01 	vstr	s15, [r3, #4]
	grav[2] = q0 * q0 - q1 * q1 - q2 * q2 + q3 * q3;
 80029f2:	4b17      	ldr	r3, [pc, #92]	; (8002a50 <computeAngles+0x1c8>)
 80029f4:	ed93 7a00 	vldr	s14, [r3]
 80029f8:	4b15      	ldr	r3, [pc, #84]	; (8002a50 <computeAngles+0x1c8>)
 80029fa:	edd3 7a00 	vldr	s15, [r3]
 80029fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a02:	4b14      	ldr	r3, [pc, #80]	; (8002a54 <computeAngles+0x1cc>)
 8002a04:	edd3 6a00 	vldr	s13, [r3]
 8002a08:	4b12      	ldr	r3, [pc, #72]	; (8002a54 <computeAngles+0x1cc>)
 8002a0a:	edd3 7a00 	vldr	s15, [r3]
 8002a0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a12:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a16:	4b10      	ldr	r3, [pc, #64]	; (8002a58 <computeAngles+0x1d0>)
 8002a18:	edd3 6a00 	vldr	s13, [r3]
 8002a1c:	4b0e      	ldr	r3, [pc, #56]	; (8002a58 <computeAngles+0x1d0>)
 8002a1e:	edd3 7a00 	vldr	s15, [r3]
 8002a22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a2a:	4b0c      	ldr	r3, [pc, #48]	; (8002a5c <computeAngles+0x1d4>)
 8002a2c:	edd3 6a00 	vldr	s13, [r3]
 8002a30:	4b0a      	ldr	r3, [pc, #40]	; (8002a5c <computeAngles+0x1d4>)
 8002a32:	edd3 7a00 	vldr	s15, [r3]
 8002a36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a3e:	4b0b      	ldr	r3, [pc, #44]	; (8002a6c <computeAngles+0x1e4>)
 8002a40:	edc3 7a02 	vstr	s15, [r3, #8]
	angleComputed = 1;
 8002a44:	4b0a      	ldr	r3, [pc, #40]	; (8002a70 <computeAngles+0x1e8>)
 8002a46:	2201      	movs	r2, #1
 8002a48:	701a      	strb	r2, [r3, #0]
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000004 	.word	0x20000004
 8002a54:	20000258 	.word	0x20000258
 8002a58:	2000025c 	.word	0x2000025c
 8002a5c:	20000260 	.word	0x20000260
 8002a60:	20000264 	.word	0x20000264
 8002a64:	20000268 	.word	0x20000268
 8002a68:	2000026c 	.word	0x2000026c
 8002a6c:	20000270 	.word	0x20000270
 8002a70:	2000027c 	.word	0x2000027c

08002a74 <getYaw>:

float getYaw() {
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
	if(!angleComputed)
 8002a78:	4b06      	ldr	r3, [pc, #24]	; (8002a94 <getYaw+0x20>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d101      	bne.n	8002a84 <getYaw+0x10>
		computeAngles();
 8002a80:	f7ff ff02 	bl	8002888 <computeAngles>
	return yaw; //* 180.0f / M_PI + 180.0f;
 8002a84:	4b04      	ldr	r3, [pc, #16]	; (8002a98 <getYaw+0x24>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	ee07 3a90 	vmov	s15, r3
}
 8002a8c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	2000027c 	.word	0x2000027c
 8002a98:	2000026c 	.word	0x2000026c

08002a9c <getPitch>:

float getPitch() {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	if(!angleComputed)
 8002aa0:	4b06      	ldr	r3, [pc, #24]	; (8002abc <getPitch+0x20>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <getPitch+0x10>
		computeAngles();
 8002aa8:	f7ff feee 	bl	8002888 <computeAngles>
	return pitch; //* 180 / M_PI;
 8002aac:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <getPitch+0x24>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	ee07 3a90 	vmov	s15, r3
}
 8002ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	2000027c 	.word	0x2000027c
 8002ac0:	20000268 	.word	0x20000268

08002ac4 <getRoll>:

float getRoll() {
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
	if(!angleComputed)
 8002ac8:	4b06      	ldr	r3, [pc, #24]	; (8002ae4 <getRoll+0x20>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d101      	bne.n	8002ad4 <getRoll+0x10>
		computeAngles();
 8002ad0:	f7ff feda 	bl	8002888 <computeAngles>
	return roll; //* 180 / M_PI;
 8002ad4:	4b04      	ldr	r3, [pc, #16]	; (8002ae8 <getRoll+0x24>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	ee07 3a90 	vmov	s15, r3
}
 8002adc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	2000027c 	.word	0x2000027c
 8002ae8:	20000264 	.word	0x20000264

08002aec <getGravity>:

void getGravity() {
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
	if(!angleComputed)
 8002af0:	4b03      	ldr	r3, [pc, #12]	; (8002b00 <getGravity+0x14>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d101      	bne.n	8002afc <getGravity+0x10>
		computeAngles();
 8002af8:	f7ff fec6 	bl	8002888 <computeAngles>
}
 8002afc:	bf00      	nop
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	2000027c 	.word	0x2000027c

08002b04 <getLinearAccel>:

void getLinearAccel(int16_t* linearAccel, int16_t* accel ){
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
	linearAccel[0] = accel[0] - grav[0] * 8192;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b14:	ee07 3a90 	vmov	s15, r3
 8002b18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b1c:	4b23      	ldr	r3, [pc, #140]	; (8002bac <getLinearAccel+0xa8>)
 8002b1e:	edd3 7a00 	vldr	s15, [r3]
 8002b22:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002bb0 <getLinearAccel+0xac>
 8002b26:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b32:	ee17 3a90 	vmov	r3, s15
 8002b36:	b21a      	sxth	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	801a      	strh	r2, [r3, #0]
	linearAccel[1] = accel[1] - grav[1] * 8192;
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	3302      	adds	r3, #2
 8002b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b44:	ee07 3a90 	vmov	s15, r3
 8002b48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b4c:	4b17      	ldr	r3, [pc, #92]	; (8002bac <getLinearAccel+0xa8>)
 8002b4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b52:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002bb0 <getLinearAccel+0xac>
 8002b56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	3302      	adds	r3, #2
 8002b62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b66:	ee17 2a90 	vmov	r2, s15
 8002b6a:	b212      	sxth	r2, r2
 8002b6c:	801a      	strh	r2, [r3, #0]
	linearAccel[2] = accel[2] - grav[2] * 8192;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	3304      	adds	r3, #4
 8002b72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b76:	ee07 3a90 	vmov	s15, r3
 8002b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <getLinearAccel+0xa8>)
 8002b80:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b84:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8002bb0 <getLinearAccel+0xac>
 8002b88:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002b8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	3304      	adds	r3, #4
 8002b94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b98:	ee17 2a90 	vmov	r2, s15
 8002b9c:	b212      	sxth	r2, r2
 8002b9e:	801a      	strh	r2, [r3, #0]
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr
 8002bac:	20000270 	.word	0x20000270
 8002bb0:	46000000 	.word	0x46000000

08002bb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bba:	f001 feb4 	bl	8004926 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002bbe:	f000 f843 	bl	8002c48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bc2:	f000 fa55 	bl	8003070 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002bc6:	f000 fa07 	bl	8002fd8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002bca:	f000 f903 	bl	8002dd4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002bce:	f000 f9b7 	bl	8002f40 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002bd2:	f000 f885 	bl	8002ce0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002bd6:	f000 f93d 	bl	8002e54 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  buf[0] = 0xA0 | 0x12;
 8002bda:	23b2      	movs	r3, #178	; 0xb2
 8002bdc:	703b      	strb	r3, [r7, #0]

  sms.my_device = huart2;
 8002bde:	4b12      	ldr	r3, [pc, #72]	; (8002c28 <main+0x74>)
 8002be0:	4a12      	ldr	r2, [pc, #72]	; (8002c2c <main+0x78>)
 8002be2:	3390      	adds	r3, #144	; 0x90
 8002be4:	4611      	mov	r1, r2
 8002be6:	2290      	movs	r2, #144	; 0x90
 8002be8:	4618      	mov	r0, r3
 8002bea:	f007 ff91 	bl	800ab10 <memcpy>
  sms.sms_device = huart1;
 8002bee:	4a0e      	ldr	r2, [pc, #56]	; (8002c28 <main+0x74>)
 8002bf0:	4b0f      	ldr	r3, [pc, #60]	; (8002c30 <main+0x7c>)
 8002bf2:	4610      	mov	r0, r2
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	2390      	movs	r3, #144	; 0x90
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	f007 ff89 	bl	800ab10 <memcpy>

  rectrix_init(&sms, "1111111111"); // XBee3 Setting
 8002bfe:	490d      	ldr	r1, [pc, #52]	; (8002c34 <main+0x80>)
 8002c00:	4809      	ldr	r0, [pc, #36]	; (8002c28 <main+0x74>)
 8002c02:	f001 f923 	bl	8003e4c <rectrix_init>

  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_1);
 8002c06:	2100      	movs	r1, #0
 8002c08:	480b      	ldr	r0, [pc, #44]	; (8002c38 <main+0x84>)
 8002c0a:	f006 fac1 	bl	8009190 <HAL_TIMEx_PWMN_Start>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8002c0e:	217f      	movs	r1, #127	; 0x7f
 8002c10:	480a      	ldr	r0, [pc, #40]	; (8002c3c <main+0x88>)
 8002c12:	f003 f9a1 	bl	8005f58 <HAL_ADCEx_Calibration_Start>

  init_hack_led(&led, GPIOB, GPIO_PIN_4);
 8002c16:	2210      	movs	r2, #16
 8002c18:	4909      	ldr	r1, [pc, #36]	; (8002c40 <main+0x8c>)
 8002c1a:	480a      	ldr	r0, [pc, #40]	; (8002c44 <main+0x90>)
 8002c1c:	f7fe f9be 	bl	8000f9c <init_hack_led>

  lsm9ds1_self_test();
 8002c20:	f000 fa6c 	bl	80030fc <lsm9ds1_self_test>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002c24:	e7fe      	b.n	8002c24 <main+0x70>
 8002c26:	bf00      	nop
 8002c28:	20000648 	.word	0x20000648
 8002c2c:	20000414 	.word	0x20000414
 8002c30:	20000384 	.word	0x20000384
 8002c34:	0800ed10 	.word	0x0800ed10
 8002c38:	20000338 	.word	0x20000338
 8002c3c:	20000280 	.word	0x20000280
 8002c40:	48000400 	.word	0x48000400
 8002c44:	200004a8 	.word	0x200004a8

08002c48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b094      	sub	sp, #80	; 0x50
 8002c4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c4e:	f107 0318 	add.w	r3, r7, #24
 8002c52:	2238      	movs	r2, #56	; 0x38
 8002c54:	2100      	movs	r1, #0
 8002c56:	4618      	mov	r0, r3
 8002c58:	f007 ff68 	bl	800ab2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c5c:	1d3b      	adds	r3, r7, #4
 8002c5e:	2200      	movs	r2, #0
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	605a      	str	r2, [r3, #4]
 8002c64:	609a      	str	r2, [r3, #8]
 8002c66:	60da      	str	r2, [r3, #12]
 8002c68:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c6a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002c6e:	f004 fbdf 	bl	8007430 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c72:	2302      	movs	r3, #2
 8002c74:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c7a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c7c:	2340      	movs	r3, #64	; 0x40
 8002c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c80:	2302      	movs	r3, #2
 8002c82:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c84:	2302      	movs	r3, #2
 8002c86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 8002c8c:	2309      	movs	r3, #9
 8002c8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c90:	2302      	movs	r3, #2
 8002c92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002c94:	2302      	movs	r3, #2
 8002c96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c9c:	f107 0318 	add.w	r3, r7, #24
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f004 fc69 	bl	8007578 <HAL_RCC_OscConfig>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002cac:	f001 f8c8 	bl	8003e40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cb0:	230f      	movs	r3, #15
 8002cb2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cc4:	1d3b      	adds	r3, r7, #4
 8002cc6:	2102      	movs	r1, #2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f004 ff6d 	bl	8007ba8 <HAL_RCC_ClockConfig>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002cd4:	f001 f8b4 	bl	8003e40 <Error_Handler>
  }
}
 8002cd8:	bf00      	nop
 8002cda:	3750      	adds	r7, #80	; 0x50
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08c      	sub	sp, #48	; 0x30
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	605a      	str	r2, [r3, #4]
 8002cf0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002cf2:	1d3b      	adds	r3, r7, #4
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f007 ff17 	bl	800ab2c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002cfe:	4b32      	ldr	r3, [pc, #200]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d00:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002d04:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002d06:	4b30      	ldr	r3, [pc, #192]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d0c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d0e:	4b2e      	ldr	r3, [pc, #184]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d14:	4b2c      	ldr	r3, [pc, #176]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002d1a:	4b2b      	ldr	r3, [pc, #172]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d20:	4b29      	ldr	r3, [pc, #164]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d26:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d28:	2204      	movs	r2, #4
 8002d2a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002d2c:	4b26      	ldr	r3, [pc, #152]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d32:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002d38:	4b23      	ldr	r3, [pc, #140]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d3e:	4b22      	ldr	r3, [pc, #136]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d46:	4b20      	ldr	r3, [pc, #128]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d4c:	4b1e      	ldr	r3, [pc, #120]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d52:	4b1d      	ldr	r3, [pc, #116]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002d5a:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002d60:	4b19      	ldr	r3, [pc, #100]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d68:	4817      	ldr	r0, [pc, #92]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d6a:	f002 f8c5 	bl	8004ef8 <HAL_ADC_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002d74:	f001 f864 	bl	8003e40 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002d7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d80:	4619      	mov	r1, r3
 8002d82:	4811      	ldr	r0, [pc, #68]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002d84:	f003 f94a 	bl	800601c <HAL_ADCEx_MultiModeConfigChannel>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002d8e:	f001 f857 	bl	8003e40 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002d92:	4b0e      	ldr	r3, [pc, #56]	; (8002dcc <MX_ADC1_Init+0xec>)
 8002d94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002d96:	2306      	movs	r3, #6
 8002d98:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8002d9e:	4b0c      	ldr	r3, [pc, #48]	; (8002dd0 <MX_ADC1_Init+0xf0>)
 8002da0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002da2:	2304      	movs	r3, #4
 8002da4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002daa:	1d3b      	adds	r3, r7, #4
 8002dac:	4619      	mov	r1, r3
 8002dae:	4806      	ldr	r0, [pc, #24]	; (8002dc8 <MX_ADC1_Init+0xe8>)
 8002db0:	f002 fbce 	bl	8005550 <HAL_ADC_ConfigChannel>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002dba:	f001 f841 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002dbe:	bf00      	nop
 8002dc0:	3730      	adds	r7, #48	; 0x30
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000280 	.word	0x20000280
 8002dcc:	04300002 	.word	0x04300002
 8002dd0:	407f0000 	.word	0x407f0000

08002dd4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002dd8:	4b1b      	ldr	r3, [pc, #108]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002dda:	4a1c      	ldr	r2, [pc, #112]	; (8002e4c <MX_I2C1_Init+0x78>)
 8002ddc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x007026BD;
 8002dde:	4b1a      	ldr	r3, [pc, #104]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002de0:	4a1b      	ldr	r2, [pc, #108]	; (8002e50 <MX_I2C1_Init+0x7c>)
 8002de2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002de4:	4b18      	ldr	r3, [pc, #96]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002dea:	4b17      	ldr	r3, [pc, #92]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002df0:	4b15      	ldr	r3, [pc, #84]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002df6:	4b14      	ldr	r3, [pc, #80]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002dfc:	4b12      	ldr	r3, [pc, #72]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e02:	4b11      	ldr	r3, [pc, #68]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e08:	4b0f      	ldr	r3, [pc, #60]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e0e:	480e      	ldr	r0, [pc, #56]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002e10:	f003 fd12 	bl	8006838 <HAL_I2C_Init>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002e1a:	f001 f811 	bl	8003e40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e1e:	2100      	movs	r1, #0
 8002e20:	4809      	ldr	r0, [pc, #36]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002e22:	f004 fa6d 	bl	8007300 <HAL_I2CEx_ConfigAnalogFilter>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002e2c:	f001 f808 	bl	8003e40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002e30:	2100      	movs	r1, #0
 8002e32:	4805      	ldr	r0, [pc, #20]	; (8002e48 <MX_I2C1_Init+0x74>)
 8002e34:	f004 faaf 	bl	8007396 <HAL_I2CEx_ConfigDigitalFilter>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002e3e:	f000 ffff 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200002ec 	.word	0x200002ec
 8002e4c:	40005400 	.word	0x40005400
 8002e50:	007026bd 	.word	0x007026bd

08002e54 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b08e      	sub	sp, #56	; 0x38
 8002e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e5e:	2200      	movs	r2, #0
 8002e60:	601a      	str	r2, [r3, #0]
 8002e62:	605a      	str	r2, [r3, #4]
 8002e64:	609a      	str	r2, [r3, #8]
 8002e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e68:	f107 031c 	add.w	r3, r7, #28
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e74:	463b      	mov	r3, r7
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	605a      	str	r2, [r3, #4]
 8002e7c:	609a      	str	r2, [r3, #8]
 8002e7e:	60da      	str	r2, [r3, #12]
 8002e80:	611a      	str	r2, [r3, #16]
 8002e82:	615a      	str	r2, [r3, #20]
 8002e84:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e86:	4b2d      	ldr	r3, [pc, #180]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002e88:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002e8e:	4b2b      	ldr	r3, [pc, #172]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e94:	4b29      	ldr	r3, [pc, #164]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002e9a:	4b28      	ldr	r3, [pc, #160]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002e9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ea0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ea2:	4b26      	ldr	r3, [pc, #152]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ea8:	4b24      	ldr	r3, [pc, #144]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002eaa:	2280      	movs	r2, #128	; 0x80
 8002eac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002eae:	4823      	ldr	r0, [pc, #140]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002eb0:	f005 fa86 	bl	80083c0 <HAL_TIM_Base_Init>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002eba:	f000 ffc1 	bl	8003e40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ebe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ec2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ec4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ec8:	4619      	mov	r1, r3
 8002eca:	481c      	ldr	r0, [pc, #112]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002ecc:	f005 fc44 	bl	8008758 <HAL_TIM_ConfigClockSource>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002ed6:	f000 ffb3 	bl	8003e40 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002eda:	4818      	ldr	r0, [pc, #96]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002edc:	f005 fac7 	bl	800846e <HAL_TIM_PWM_Init>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002ee6:	f000 ffab 	bl	8003e40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002eea:	2300      	movs	r3, #0
 8002eec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ef2:	f107 031c 	add.w	r3, r7, #28
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	4810      	ldr	r0, [pc, #64]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002efa:	f006 f9fd 	bl	80092f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002f04:	f000 ff9c 	bl	8003e40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f08:	2360      	movs	r3, #96	; 0x60
 8002f0a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002f14:	2300      	movs	r3, #0
 8002f16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002f18:	463b      	mov	r3, r7
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	4807      	ldr	r0, [pc, #28]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002f20:	f005 fb06 	bl	8008530 <HAL_TIM_PWM_ConfigChannel>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002f2a:	f000 ff89 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002f2e:	4803      	ldr	r0, [pc, #12]	; (8002f3c <MX_TIM2_Init+0xe8>)
 8002f30:	f001 fae8 	bl	8004504 <HAL_TIM_MspPostInit>

}
 8002f34:	bf00      	nop
 8002f36:	3738      	adds	r7, #56	; 0x38
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20000338 	.word	0x20000338

08002f40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f44:	4b22      	ldr	r3, [pc, #136]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f46:	4a23      	ldr	r2, [pc, #140]	; (8002fd4 <MX_USART1_UART_Init+0x94>)
 8002f48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002f4a:	4b21      	ldr	r3, [pc, #132]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f4c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002f50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f52:	4b1f      	ldr	r3, [pc, #124]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002f58:	4b1d      	ldr	r3, [pc, #116]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002f5e:	4b1c      	ldr	r3, [pc, #112]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002f64:	4b1a      	ldr	r3, [pc, #104]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f66:	220c      	movs	r2, #12
 8002f68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f6a:	4b19      	ldr	r3, [pc, #100]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f70:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f72:	2200      	movs	r2, #0
 8002f74:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f76:	4b16      	ldr	r3, [pc, #88]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f7c:	4b14      	ldr	r3, [pc, #80]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f82:	4b13      	ldr	r3, [pc, #76]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f88:	4811      	ldr	r0, [pc, #68]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f8a:	f006 fa5c 	bl	8009446 <HAL_UART_Init>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002f94:	f000 ff54 	bl	8003e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f98:	2100      	movs	r1, #0
 8002f9a:	480d      	ldr	r0, [pc, #52]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002f9c:	f007 fcc3 	bl	800a926 <HAL_UARTEx_SetTxFifoThreshold>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002fa6:	f000 ff4b 	bl	8003e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002faa:	2100      	movs	r1, #0
 8002fac:	4808      	ldr	r0, [pc, #32]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002fae:	f007 fcf8 	bl	800a9a2 <HAL_UARTEx_SetRxFifoThreshold>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002fb8:	f000 ff42 	bl	8003e40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002fbc:	4804      	ldr	r0, [pc, #16]	; (8002fd0 <MX_USART1_UART_Init+0x90>)
 8002fbe:	f007 fc79 	bl	800a8b4 <HAL_UARTEx_DisableFifoMode>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002fc8:	f000 ff3a 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fcc:	bf00      	nop
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	20000384 	.word	0x20000384
 8002fd4:	40013800 	.word	0x40013800

08002fd8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002fdc:	4b22      	ldr	r3, [pc, #136]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8002fde:	4a23      	ldr	r2, [pc, #140]	; (800306c <MX_USART2_UART_Init+0x94>)
 8002fe0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fe2:	4b21      	ldr	r3, [pc, #132]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8002fe4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fe8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fea:	4b1f      	ldr	r3, [pc, #124]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ff0:	4b1d      	ldr	r3, [pc, #116]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ff6:	4b1c      	ldr	r3, [pc, #112]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ffc:	4b1a      	ldr	r3, [pc, #104]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8002ffe:	220c      	movs	r2, #12
 8003000:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003002:	4b19      	ldr	r3, [pc, #100]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8003004:	2200      	movs	r2, #0
 8003006:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003008:	4b17      	ldr	r3, [pc, #92]	; (8003068 <MX_USART2_UART_Init+0x90>)
 800300a:	2200      	movs	r2, #0
 800300c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800300e:	4b16      	ldr	r3, [pc, #88]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8003010:	2200      	movs	r2, #0
 8003012:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003014:	4b14      	ldr	r3, [pc, #80]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8003016:	2200      	movs	r2, #0
 8003018:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800301a:	4b13      	ldr	r3, [pc, #76]	; (8003068 <MX_USART2_UART_Init+0x90>)
 800301c:	2200      	movs	r2, #0
 800301e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003020:	4811      	ldr	r0, [pc, #68]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8003022:	f006 fa10 	bl	8009446 <HAL_UART_Init>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800302c:	f000 ff08 	bl	8003e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003030:	2100      	movs	r1, #0
 8003032:	480d      	ldr	r0, [pc, #52]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8003034:	f007 fc77 	bl	800a926 <HAL_UARTEx_SetTxFifoThreshold>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800303e:	f000 feff 	bl	8003e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003042:	2100      	movs	r1, #0
 8003044:	4808      	ldr	r0, [pc, #32]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8003046:	f007 fcac 	bl	800a9a2 <HAL_UARTEx_SetRxFifoThreshold>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003050:	f000 fef6 	bl	8003e40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003054:	4804      	ldr	r0, [pc, #16]	; (8003068 <MX_USART2_UART_Init+0x90>)
 8003056:	f007 fc2d 	bl	800a8b4 <HAL_UARTEx_DisableFifoMode>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003060:	f000 feee 	bl	8003e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003064:	bf00      	nop
 8003066:	bd80      	pop	{r7, pc}
 8003068:	20000414 	.word	0x20000414
 800306c:	40004400 	.word	0x40004400

08003070 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003076:	f107 030c 	add.w	r3, r7, #12
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	605a      	str	r2, [r3, #4]
 8003080:	609a      	str	r2, [r3, #8]
 8003082:	60da      	str	r2, [r3, #12]
 8003084:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003086:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <MX_GPIO_Init+0x84>)
 8003088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800308a:	4a1a      	ldr	r2, [pc, #104]	; (80030f4 <MX_GPIO_Init+0x84>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003092:	4b18      	ldr	r3, [pc, #96]	; (80030f4 <MX_GPIO_Init+0x84>)
 8003094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	60bb      	str	r3, [r7, #8]
 800309c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800309e:	4b15      	ldr	r3, [pc, #84]	; (80030f4 <MX_GPIO_Init+0x84>)
 80030a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a2:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <MX_GPIO_Init+0x84>)
 80030a4:	f043 0302 	orr.w	r3, r3, #2
 80030a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <MX_GPIO_Init+0x84>)
 80030ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	607b      	str	r3, [r7, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80030b6:	2201      	movs	r2, #1
 80030b8:	2110      	movs	r1, #16
 80030ba:	480f      	ldr	r0, [pc, #60]	; (80030f8 <MX_GPIO_Init+0x88>)
 80030bc:	f003 fba4 	bl	8006808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80030c0:	2200      	movs	r2, #0
 80030c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030c6:	480c      	ldr	r0, [pc, #48]	; (80030f8 <MX_GPIO_Init+0x88>)
 80030c8:	f003 fb9e 	bl	8006808 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 80030cc:	f44f 7388 	mov.w	r3, #272	; 0x110
 80030d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d2:	2301      	movs	r3, #1
 80030d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d6:	2300      	movs	r3, #0
 80030d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030da:	2300      	movs	r3, #0
 80030dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030de:	f107 030c 	add.w	r3, r7, #12
 80030e2:	4619      	mov	r1, r3
 80030e4:	4804      	ldr	r0, [pc, #16]	; (80030f8 <MX_GPIO_Init+0x88>)
 80030e6:	f003 fa0d 	bl	8006504 <HAL_GPIO_Init>

}
 80030ea:	bf00      	nop
 80030ec:	3720      	adds	r7, #32
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40021000 	.word	0x40021000
 80030f8:	48000400 	.word	0x48000400

080030fc <lsm9ds1_self_test>:

/* USER CODE BEGIN 4 */

void lsm9ds1_self_test(void){
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b096      	sub	sp, #88	; 0x58
 8003100:	af00      	add	r7, sp, #0
	double crashPropability;

	stmdev_ctx_t dev_ctx_imu;
	stmdev_ctx_t dev_ctx_mag;

	uint16_t AD_RES = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	lsm9ds1_status_t reg;
	lsm9ds1_id_t whoamI;

	int16_t data_raw[3];

	dev_ctx_imu.write_reg = platform_write_imu;
 8003108:	4b7c      	ldr	r3, [pc, #496]	; (80032fc <lsm9ds1_self_test+0x200>)
 800310a:	61fb      	str	r3, [r7, #28]
	dev_ctx_imu.read_reg = platform_read_imu;
 800310c:	4b7c      	ldr	r3, [pc, #496]	; (8003300 <lsm9ds1_self_test+0x204>)
 800310e:	623b      	str	r3, [r7, #32]
	dev_ctx_imu.handle = (void*)&imu_bus;
 8003110:	4b7c      	ldr	r3, [pc, #496]	; (8003304 <lsm9ds1_self_test+0x208>)
 8003112:	627b      	str	r3, [r7, #36]	; 0x24

	dev_ctx_mag.write_reg = platform_write_mag;
 8003114:	4b7c      	ldr	r3, [pc, #496]	; (8003308 <lsm9ds1_self_test+0x20c>)
 8003116:	613b      	str	r3, [r7, #16]
	dev_ctx_mag.read_reg = platform_read_mag;
 8003118:	4b7c      	ldr	r3, [pc, #496]	; (800330c <lsm9ds1_self_test+0x210>)
 800311a:	617b      	str	r3, [r7, #20]
	dev_ctx_mag.handle = (void*)&mag_bus;
 800311c:	4b7c      	ldr	r3, [pc, #496]	; (8003310 <lsm9ds1_self_test+0x214>)
 800311e:	61bb      	str	r3, [r7, #24]

	platform_delay(BOOT_TIME);
 8003120:	2014      	movs	r0, #20
 8003122:	f000 fb17 	bl	8003754 <platform_delay>
	lsm9ds1_dev_id_get(&dev_ctx_mag, &dev_ctx_imu, &whoamI);
 8003126:	f107 0208 	add.w	r2, r7, #8
 800312a:	f107 011c 	add.w	r1, r7, #28
 800312e:	f107 0310 	add.w	r3, r7, #16
 8003132:	4618      	mov	r0, r3
 8003134:	f7fe fa94 	bl	8001660 <lsm9ds1_dev_id_get>

//	sprintf(str, "IMU: 0x%02x\r\nMAG:0x%02x\r\n", whoamI.imu, whoamI.mag);
//	HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);

	if(whoamI.imu != LSM9DS1_IMU_ID || whoamI.mag != LSM9DS1_MAG_ID){
 8003138:	7a3b      	ldrb	r3, [r7, #8]
 800313a:	2b68      	cmp	r3, #104	; 0x68
 800313c:	d102      	bne.n	8003144 <lsm9ds1_self_test+0x48>
 800313e:	7a7b      	ldrb	r3, [r7, #9]
 8003140:	2b3d      	cmp	r3, #61	; 0x3d
 8003142:	d004      	beq.n	800314e <lsm9ds1_self_test+0x52>
		rectrix_SendMessage(&sms, "Cycling Emergency System Disabled");
 8003144:	4973      	ldr	r1, [pc, #460]	; (8003314 <lsm9ds1_self_test+0x218>)
 8003146:	4874      	ldr	r0, [pc, #464]	; (8003318 <lsm9ds1_self_test+0x21c>)
 8003148:	f001 f8a0 	bl	800428c <rectrix_SendMessage>
		while(1);
 800314c:	e7fe      	b.n	800314c <lsm9ds1_self_test+0x50>
	}
	else{
		rectrix_SendMessage(&sms, "Cycling Emergency System Enabled");
 800314e:	4973      	ldr	r1, [pc, #460]	; (800331c <lsm9ds1_self_test+0x220>)
 8003150:	4871      	ldr	r0, [pc, #452]	; (8003318 <lsm9ds1_self_test+0x21c>)
 8003152:	f001 f89b 	bl	800428c <rectrix_SendMessage>
	}

	lsm9ds1_dev_reset_set(&dev_ctx_mag, &dev_ctx_imu, PROPERTY_ENABLE);
 8003156:	f107 011c 	add.w	r1, r7, #28
 800315a:	f107 0310 	add.w	r3, r7, #16
 800315e:	2201      	movs	r2, #1
 8003160:	4618      	mov	r0, r3
 8003162:	f7fe fab7 	bl	80016d4 <lsm9ds1_dev_reset_set>

	do {
		lsm9ds1_dev_reset_get(&dev_ctx_mag, &dev_ctx_imu, &rst);
 8003166:	f107 011c 	add.w	r1, r7, #28
 800316a:	f107 0310 	add.w	r3, r7, #16
 800316e:	4a6c      	ldr	r2, [pc, #432]	; (8003320 <lsm9ds1_self_test+0x224>)
 8003170:	4618      	mov	r0, r3
 8003172:	f7fe faf4 	bl	800175e <lsm9ds1_dev_reset_get>
	}while(rst);
 8003176:	4b6a      	ldr	r3, [pc, #424]	; (8003320 <lsm9ds1_self_test+0x224>)
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1f3      	bne.n	8003166 <lsm9ds1_self_test+0x6a>

//	sprintf(str, "Reset Complete!\r\n");
//	HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);

	lsm9ds1_block_data_update_set(&dev_ctx_mag, &dev_ctx_imu, PROPERTY_ENABLE);
 800317e:	f107 011c 	add.w	r1, r7, #28
 8003182:	f107 0310 	add.w	r3, r7, #16
 8003186:	2201      	movs	r2, #1
 8003188:	4618      	mov	r0, r3
 800318a:	f7fe f898 	bl	80012be <lsm9ds1_block_data_update_set>

//	sprintf(str, "Block Update Enable Complete!\r\n");
//	HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);

	lsm9ds1_xl_full_scale_set(&dev_ctx_imu, LSM9DS1_4g);
 800318e:	f107 031c 	add.w	r3, r7, #28
 8003192:	2102      	movs	r1, #2
 8003194:	4618      	mov	r0, r3
 8003196:	f7fe f86c 	bl	8001272 <lsm9ds1_xl_full_scale_set>
	lsm9ds1_gy_full_scale_set(&dev_ctx_imu, LSM9DS1_2000dps);
 800319a:	f107 031c 	add.w	r3, r7, #28
 800319e:	2103      	movs	r1, #3
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7fd ffdb 	bl	800115c <lsm9ds1_gy_full_scale_set>
	lsm9ds1_mag_full_scale_set(&dev_ctx_mag, LSM9DS1_16Ga);
 80031a6:	f107 0310 	add.w	r3, r7, #16
 80031aa:	2103      	movs	r1, #3
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fe f950 	bl	8001452 <lsm9ds1_mag_full_scale_set>

	lsm9ds1_xl_filter_aalias_bandwidth_set(&dev_ctx_imu, LSM9DS1_50Hz);
 80031b2:	f107 031c 	add.w	r3, r7, #28
 80031b6:	2113      	movs	r1, #19
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7fe fb8c 	bl	80018d6 <lsm9ds1_xl_filter_aalias_bandwidth_set>
	lsm9ds1_xl_filter_lp_bandwidth_set(&dev_ctx_imu, LSM9DS1_LP_ODR_DIV_50);
 80031be:	f107 031c 	add.w	r3, r7, #28
 80031c2:	2110      	movs	r1, #16
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7fe fbdb 	bl	8001980 <lsm9ds1_xl_filter_lp_bandwidth_set>
	lsm9ds1_xl_filter_out_path_set(&dev_ctx_imu, LSM9DS1_LP_OUT);
 80031ca:	f107 031c 	add.w	r3, r7, #28
 80031ce:	2100      	movs	r1, #0
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fe fbaf 	bl	8001934 <lsm9ds1_xl_filter_out_path_set>

//	sprintf(str, "Acceleometer filtering Complete!\r\n");
//	HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);

	lsm9ds1_gy_filter_lp_bandwidth_set(&dev_ctx_imu, LSM9DS1_LP_ULTRA_LIGHT);
 80031d6:	f107 031c 	add.w	r3, r7, #28
 80031da:	2103      	movs	r1, #3
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fe fae9 	bl	80017b4 <lsm9ds1_gy_filter_lp_bandwidth_set>
	lsm9ds1_gy_filter_hp_bandwidth_set(&dev_ctx_imu, LSM9DS1_HP_MEDIUM);
 80031e2:	f107 031c 	add.w	r3, r7, #28
 80031e6:	2105      	movs	r1, #5
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fe fb4e 	bl	800188a <lsm9ds1_gy_filter_hp_bandwidth_set>
	lsm9ds1_gy_filter_out_path_set(&dev_ctx_imu, LSM9DS1_LPF1_HPF_LPF2_OUT);
 80031ee:	f107 031c 	add.w	r3, r7, #28
 80031f2:	2112      	movs	r1, #18
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fe fb03 	bl	8001800 <lsm9ds1_gy_filter_out_path_set>

//	sprintf(str, "Gyrormeter filtering Complete!\r\n");
//	HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);

	lsm9ds1_imu_data_rate_set(&dev_ctx_imu, LSM9DS1_IMU_119Hz_LP);
 80031fa:	f107 031c 	add.w	r3, r7, #28
 80031fe:	21b3      	movs	r1, #179	; 0xb3
 8003200:	4618      	mov	r0, r3
 8003202:	f7fd ffd1 	bl	80011a8 <lsm9ds1_imu_data_rate_set>
	lsm9ds1_mag_data_rate_set(&dev_ctx_mag, LSM9DS1_MAG_LP_80Hz);
 8003206:	f107 0310 	add.w	r3, r7, #16
 800320a:	2107      	movs	r1, #7
 800320c:	4618      	mov	r0, r3
 800320e:	f7fe f8a5 	bl	800135c <lsm9ds1_mag_data_rate_set>

	unsigned int tick_start = 0, tick_end = 0,
 8003212:	2300      	movs	r3, #0
 8003214:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003216:	2300      	movs	r3, #0
 8003218:	657b      	str	r3, [r7, #84]	; 0x54
				 emergency_tick_now = 0, emergency_tick_before = 0,
 800321a:	2300      	movs	r3, #0
 800321c:	63bb      	str	r3, [r7, #56]	; 0x38
 800321e:	2300      	movs	r3, #0
 8003220:	653b      	str	r3, [r7, #80]	; 0x50
				 brightness_tick_before = 0;
 8003222:	2300      	movs	r3, #0
 8003224:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_PinState brightness_state = GPIO_PIN_SET;
 8003226:	2301      	movs	r3, #1
 8003228:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

	_Bool sms_trigger = 0u;
 800322c:	2300      	movs	r3, #0
 800322e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	while(1){
		double delta_x, delta_y, delta_z;
		tick_start = HAL_GetTick();
 8003232:	f001 fbdd 	bl	80049f0 <HAL_GetTick>
 8003236:	63f8      	str	r0, [r7, #60]	; 0x3c

		if(tick_start - brightness_tick_before > 50 && count > 0) {
 8003238:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800323a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b32      	cmp	r3, #50	; 0x32
 8003240:	d91a      	bls.n	8003278 <lsm9ds1_self_test+0x17c>
 8003242:	4b38      	ldr	r3, [pc, #224]	; (8003324 <lsm9ds1_self_test+0x228>)
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d016      	beq.n	8003278 <lsm9ds1_self_test+0x17c>
			hack_led_gpio_set_reset(&led, brightness_state);
 800324a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800324e:	4619      	mov	r1, r3
 8003250:	4835      	ldr	r0, [pc, #212]	; (8003328 <lsm9ds1_self_test+0x22c>)
 8003252:	f7fd fef9 	bl	8001048 <hack_led_gpio_set_reset>
			brightness_state = !brightness_state;
 8003256:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800325a:	2b00      	cmp	r3, #0
 800325c:	bf0c      	ite	eq
 800325e:	2301      	moveq	r3, #1
 8003260:	2300      	movne	r3, #0
 8003262:	b2db      	uxtb	r3, r3
 8003264:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			brightness_tick_before = tick_start;
 8003268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800326a:	64fb      	str	r3, [r7, #76]	; 0x4c
			count--;
 800326c:	4b2d      	ldr	r3, [pc, #180]	; (8003324 <lsm9ds1_self_test+0x228>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	3b01      	subs	r3, #1
 8003272:	b2da      	uxtb	r2, r3
 8003274:	4b2b      	ldr	r3, [pc, #172]	; (8003324 <lsm9ds1_self_test+0x228>)
 8003276:	701a      	strb	r2, [r3, #0]
		}

		if(tick_start - tick_end > (1000 * invSampleFreq2)){
 8003278:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800327a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	ee07 3a90 	vmov	s15, r3
 8003282:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003286:	4b29      	ldr	r3, [pc, #164]	; (800332c <lsm9ds1_self_test+0x230>)
 8003288:	edd3 7a00 	vldr	s15, [r3]
 800328c:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003330 <lsm9ds1_self_test+0x234>
 8003290:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003294:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800329c:	f340 8199 	ble.w	80035d2 <lsm9ds1_self_test+0x4d6>
			lsm9ds1_dev_status_get(&dev_ctx_mag, &dev_ctx_imu, &reg);
 80032a0:	f107 020c 	add.w	r2, r7, #12
 80032a4:	f107 011c 	add.w	r1, r7, #28
 80032a8:	f107 0310 	add.w	r3, r7, #16
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7fe f9f4 	bl	800169a <lsm9ds1_dev_status_get>

			if ( reg.status_imu.xlda && reg.status_imu.gda ) {
 80032b2:	7b7b      	ldrb	r3, [r7, #13]
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d06a      	beq.n	8003394 <lsm9ds1_self_test+0x298>
 80032be:	7b7b      	ldrb	r3, [r7, #13]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d064      	beq.n	8003394 <lsm9ds1_self_test+0x298>
			  /* Read imu data */
			  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 80032ca:	2206      	movs	r2, #6
 80032cc:	2100      	movs	r1, #0
 80032ce:	4819      	ldr	r0, [pc, #100]	; (8003334 <lsm9ds1_self_test+0x238>)
 80032d0:	f007 fc2c 	bl	800ab2c <memset>
			  memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80032d4:	2206      	movs	r2, #6
 80032d6:	2100      	movs	r1, #0
 80032d8:	4817      	ldr	r0, [pc, #92]	; (8003338 <lsm9ds1_self_test+0x23c>)
 80032da:	f007 fc27 	bl	800ab2c <memset>
			  lsm9ds1_acceleration_raw_get(&dev_ctx_imu,
 80032de:	f107 031c 	add.w	r3, r7, #28
 80032e2:	4914      	ldr	r1, [pc, #80]	; (8003334 <lsm9ds1_self_test+0x238>)
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fe f925 	bl	8001534 <lsm9ds1_acceleration_raw_get>
										   data_raw_acceleration);
			  lsm9ds1_angular_rate_raw_get(&dev_ctx_imu,
 80032ea:	f107 031c 	add.w	r3, r7, #28
 80032ee:	4912      	ldr	r1, [pc, #72]	; (8003338 <lsm9ds1_self_test+0x23c>)
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fe f8d4 	bl	800149e <lsm9ds1_angular_rate_raw_get>
										   data_raw_angular_rate);
			  for(int i = 0; i < 3; i++){
 80032f6:	2300      	movs	r3, #0
 80032f8:	647b      	str	r3, [r7, #68]	; 0x44
 80032fa:	e048      	b.n	800338e <lsm9ds1_self_test+0x292>
 80032fc:	08003635 	.word	0x08003635
 8003300:	080036c5 	.word	0x080036c5
 8003304:	2000000c 	.word	0x2000000c
 8003308:	08003679 	.word	0x08003679
 800330c:	08003709 	.word	0x08003709
 8003310:	2000001c 	.word	0x2000001c
 8003314:	0800ed1c 	.word	0x0800ed1c
 8003318:	20000648 	.word	0x20000648
 800331c:	0800ed40 	.word	0x0800ed40
 8003320:	200004a4 	.word	0x200004a4
 8003324:	20000254 	.word	0x20000254
 8003328:	200004a8 	.word	0x200004a8
 800332c:	20000008 	.word	0x20000008
 8003330:	447a0000 	.word	0x447a0000
 8003334:	200004b4 	.word	0x200004b4
 8003338:	200004bc 	.word	0x200004bc
				acceleration_mg[i] = lsm9ds1_from_fs4g_to_mg(data_raw_acceleration[i]) / 1000;
 800333c:	4aa5      	ldr	r2, [pc, #660]	; (80035d4 <lsm9ds1_self_test+0x4d8>)
 800333e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003340:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003344:	4618      	mov	r0, r3
 8003346:	f7fd fec1 	bl	80010cc <lsm9ds1_from_fs4g_to_mg>
 800334a:	eeb0 7a40 	vmov.f32	s14, s0
 800334e:	eddf 6aa2 	vldr	s13, [pc, #648]	; 80035d8 <lsm9ds1_self_test+0x4dc>
 8003352:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003356:	4aa1      	ldr	r2, [pc, #644]	; (80035dc <lsm9ds1_self_test+0x4e0>)
 8003358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	edc3 7a00 	vstr	s15, [r3]
				angular_rate_mdps[i] = lsm9ds1_from_fs2000dps_to_mdps(data_raw_angular_rate[i]) / 1000;
 8003362:	4a9f      	ldr	r2, [pc, #636]	; (80035e0 <lsm9ds1_self_test+0x4e4>)
 8003364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003366:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800336a:	4618      	mov	r0, r3
 800336c:	f7fd fec6 	bl	80010fc <lsm9ds1_from_fs2000dps_to_mdps>
 8003370:	eeb0 7a40 	vmov.f32	s14, s0
 8003374:	eddf 6a98 	vldr	s13, [pc, #608]	; 80035d8 <lsm9ds1_self_test+0x4dc>
 8003378:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800337c:	4a99      	ldr	r2, [pc, #612]	; (80035e4 <lsm9ds1_self_test+0x4e8>)
 800337e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	edc3 7a00 	vstr	s15, [r3]
			  for(int i = 0; i < 3; i++){
 8003388:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800338a:	3301      	adds	r3, #1
 800338c:	647b      	str	r3, [r7, #68]	; 0x44
 800338e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003390:	2b02      	cmp	r3, #2
 8003392:	ddd3      	ble.n	800333c <lsm9ds1_self_test+0x240>
			  }

			}

			if ( reg.status_mag.zyxda ) {
 8003394:	7b3b      	ldrb	r3, [r7, #12]
 8003396:	f003 0308 	and.w	r3, r3, #8
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b00      	cmp	r3, #0
 800339e:	d02b      	beq.n	80033f8 <lsm9ds1_self_test+0x2fc>
			  /* Read magnetometer data */
			  memset(data_raw_magnetic_field, 0x00, 3 * sizeof(int16_t));
 80033a0:	2206      	movs	r2, #6
 80033a2:	2100      	movs	r1, #0
 80033a4:	4890      	ldr	r0, [pc, #576]	; (80035e8 <lsm9ds1_self_test+0x4ec>)
 80033a6:	f007 fbc1 	bl	800ab2c <memset>
			  lsm9ds1_magnetic_raw_get(&dev_ctx_mag, data_raw_magnetic_field);
 80033aa:	f107 0310 	add.w	r3, r7, #16
 80033ae:	498e      	ldr	r1, [pc, #568]	; (80035e8 <lsm9ds1_self_test+0x4ec>)
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fe f90a 	bl	80015ca <lsm9ds1_magnetic_raw_get>
			  magnetic_field_mgauss[0] = lsm9ds1_from_fs16gauss_to_mG(
 80033b6:	4b8c      	ldr	r3, [pc, #560]	; (80035e8 <lsm9ds1_self_test+0x4ec>)
 80033b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd feb5 	bl	800112c <lsm9ds1_from_fs16gauss_to_mG>
 80033c2:	eef0 7a40 	vmov.f32	s15, s0
 80033c6:	4b89      	ldr	r3, [pc, #548]	; (80035ec <lsm9ds1_self_test+0x4f0>)
 80033c8:	edc3 7a00 	vstr	s15, [r3]
										   data_raw_magnetic_field[0]);
			  magnetic_field_mgauss[1] = lsm9ds1_from_fs16gauss_to_mG(
 80033cc:	4b86      	ldr	r3, [pc, #536]	; (80035e8 <lsm9ds1_self_test+0x4ec>)
 80033ce:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fd feaa 	bl	800112c <lsm9ds1_from_fs16gauss_to_mG>
 80033d8:	eef0 7a40 	vmov.f32	s15, s0
 80033dc:	4b83      	ldr	r3, [pc, #524]	; (80035ec <lsm9ds1_self_test+0x4f0>)
 80033de:	edc3 7a01 	vstr	s15, [r3, #4]
										   data_raw_magnetic_field[1]);
			  magnetic_field_mgauss[2] = lsm9ds1_from_fs16gauss_to_mG(
 80033e2:	4b81      	ldr	r3, [pc, #516]	; (80035e8 <lsm9ds1_self_test+0x4ec>)
 80033e4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7fd fe9f 	bl	800112c <lsm9ds1_from_fs16gauss_to_mG>
 80033ee:	eef0 7a40 	vmov.f32	s15, s0
 80033f2:	4b7e      	ldr	r3, [pc, #504]	; (80035ec <lsm9ds1_self_test+0x4f0>)
 80033f4:	edc3 7a02 	vstr	s15, [r3, #8]
	//		  HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);
			}



			madgwickUpdate(angular_rate_mdps[0], angular_rate_mdps[1], angular_rate_mdps[2],
 80033f8:	4b7a      	ldr	r3, [pc, #488]	; (80035e4 <lsm9ds1_self_test+0x4e8>)
 80033fa:	edd3 7a00 	vldr	s15, [r3]
 80033fe:	4b79      	ldr	r3, [pc, #484]	; (80035e4 <lsm9ds1_self_test+0x4e8>)
 8003400:	ed93 7a01 	vldr	s14, [r3, #4]
 8003404:	4b77      	ldr	r3, [pc, #476]	; (80035e4 <lsm9ds1_self_test+0x4e8>)
 8003406:	edd3 6a02 	vldr	s13, [r3, #8]
 800340a:	4b74      	ldr	r3, [pc, #464]	; (80035dc <lsm9ds1_self_test+0x4e0>)
 800340c:	ed93 6a00 	vldr	s12, [r3]
 8003410:	4b72      	ldr	r3, [pc, #456]	; (80035dc <lsm9ds1_self_test+0x4e0>)
 8003412:	edd3 5a01 	vldr	s11, [r3, #4]
 8003416:	4b71      	ldr	r3, [pc, #452]	; (80035dc <lsm9ds1_self_test+0x4e0>)
 8003418:	ed93 5a02 	vldr	s10, [r3, #8]
 800341c:	4b73      	ldr	r3, [pc, #460]	; (80035ec <lsm9ds1_self_test+0x4f0>)
 800341e:	ed93 3a00 	vldr	s6, [r3]
 8003422:	4b72      	ldr	r3, [pc, #456]	; (80035ec <lsm9ds1_self_test+0x4f0>)
 8003424:	edd3 3a01 	vldr	s7, [r3, #4]
 8003428:	4b70      	ldr	r3, [pc, #448]	; (80035ec <lsm9ds1_self_test+0x4f0>)
 800342a:	ed93 4a02 	vldr	s8, [r3, #8]
 800342e:	4b70      	ldr	r3, [pc, #448]	; (80035f0 <lsm9ds1_self_test+0x4f4>)
 8003430:	edd3 4a00 	vldr	s9, [r3]
 8003434:	eef0 2a45 	vmov.f32	s5, s10
 8003438:	eeb0 2a65 	vmov.f32	s4, s11
 800343c:	eef0 1a46 	vmov.f32	s3, s12
 8003440:	eeb0 1a66 	vmov.f32	s2, s13
 8003444:	eef0 0a47 	vmov.f32	s1, s14
 8003448:	eeb0 0a67 	vmov.f32	s0, s15
 800344c:	f7fe fb18 	bl	8001a80 <madgwickUpdate>
						   acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
						   magnetic_field_mgauss[0], magnetic_field_mgauss[1], magnetic_field_mgauss[2],
						   invSampleFreq2);

			getGravity();
 8003450:	f7ff fb4c 	bl	8002aec <getGravity>
			getLinearAccel(aaReal, data_raw_acceleration);
 8003454:	495f      	ldr	r1, [pc, #380]	; (80035d4 <lsm9ds1_self_test+0x4d8>)
 8003456:	4867      	ldr	r0, [pc, #412]	; (80035f4 <lsm9ds1_self_test+0x4f8>)
 8003458:	f7ff fb54 	bl	8002b04 <getLinearAccel>

//			computeAngles();

			pitch = getPitch();
 800345c:	f7ff fb1e 	bl	8002a9c <getPitch>
 8003460:	eef0 7a40 	vmov.f32	s15, s0
 8003464:	4b64      	ldr	r3, [pc, #400]	; (80035f8 <lsm9ds1_self_test+0x4fc>)
 8003466:	edc3 7a00 	vstr	s15, [r3]
			roll = getRoll();
 800346a:	f7ff fb2b 	bl	8002ac4 <getRoll>
 800346e:	eef0 7a40 	vmov.f32	s15, s0
 8003472:	4b62      	ldr	r3, [pc, #392]	; (80035fc <lsm9ds1_self_test+0x500>)
 8003474:	edc3 7a00 	vstr	s15, [r3]
			yaw = getYaw();
 8003478:	f7ff fafc 	bl	8002a74 <getYaw>
 800347c:	eef0 7a40 	vmov.f32	s15, s0
 8003480:	4b5f      	ldr	r3, [pc, #380]	; (8003600 <lsm9ds1_self_test+0x504>)
 8003482:	edc3 7a00 	vstr	s15, [r3]

			ypr[0] = yaw;
 8003486:	4b5e      	ldr	r3, [pc, #376]	; (8003600 <lsm9ds1_self_test+0x504>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a5e      	ldr	r2, [pc, #376]	; (8003604 <lsm9ds1_self_test+0x508>)
 800348c:	6013      	str	r3, [r2, #0]
			ypr[1] = pitch;
 800348e:	4b5a      	ldr	r3, [pc, #360]	; (80035f8 <lsm9ds1_self_test+0x4fc>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a5c      	ldr	r2, [pc, #368]	; (8003604 <lsm9ds1_self_test+0x508>)
 8003494:	6053      	str	r3, [r2, #4]
			ypr[2] = roll;
 8003496:	4b59      	ldr	r3, [pc, #356]	; (80035fc <lsm9ds1_self_test+0x500>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a5a      	ldr	r2, [pc, #360]	; (8003604 <lsm9ds1_self_test+0x508>)
 800349c:	6093      	str	r3, [r2, #8]


//			getLinearAccel(angular_rate_mdps, aaReal);

			prepareData();
 800349e:	f000 fb25 	bl	8003aec <prepareData>

			crashPropability = evalContinuous(yaw, pitch, roll,
 80034a2:	4b57      	ldr	r3, [pc, #348]	; (8003600 <lsm9ds1_self_test+0x504>)
 80034a4:	edd3 7a00 	vldr	s15, [r3]
 80034a8:	4b53      	ldr	r3, [pc, #332]	; (80035f8 <lsm9ds1_self_test+0x4fc>)
 80034aa:	ed93 7a00 	vldr	s14, [r3]
 80034ae:	4b53      	ldr	r3, [pc, #332]	; (80035fc <lsm9ds1_self_test+0x500>)
 80034b0:	edd3 6a00 	vldr	s13, [r3]
 80034b4:	4b4b      	ldr	r3, [pc, #300]	; (80035e4 <lsm9ds1_self_test+0x4e8>)
 80034b6:	ed93 6a00 	vldr	s12, [r3]
 80034ba:	4b4a      	ldr	r3, [pc, #296]	; (80035e4 <lsm9ds1_self_test+0x4e8>)
 80034bc:	edd3 5a01 	vldr	s11, [r3, #4]
 80034c0:	4b48      	ldr	r3, [pc, #288]	; (80035e4 <lsm9ds1_self_test+0x4e8>)
 80034c2:	ed93 5a02 	vldr	s10, [r3, #8]
 80034c6:	4b45      	ldr	r3, [pc, #276]	; (80035dc <lsm9ds1_self_test+0x4e0>)
 80034c8:	edd3 4a00 	vldr	s9, [r3]
 80034cc:	4b43      	ldr	r3, [pc, #268]	; (80035dc <lsm9ds1_self_test+0x4e0>)
 80034ce:	edd3 3a01 	vldr	s7, [r3, #4]
 80034d2:	4b42      	ldr	r3, [pc, #264]	; (80035dc <lsm9ds1_self_test+0x4e0>)
 80034d4:	ed93 4a02 	vldr	s8, [r3, #8]
 80034d8:	484b      	ldr	r0, [pc, #300]	; (8003608 <lsm9ds1_self_test+0x50c>)
 80034da:	eeb0 3a64 	vmov.f32	s6, s9
 80034de:	eef0 2a45 	vmov.f32	s5, s10
 80034e2:	eeb0 2a65 	vmov.f32	s4, s11
 80034e6:	eef0 1a46 	vmov.f32	s3, s12
 80034ea:	eeb0 1a66 	vmov.f32	s2, s13
 80034ee:	eef0 0a47 	vmov.f32	s1, s14
 80034f2:	eeb0 0a67 	vmov.f32	s0, s15
 80034f6:	f000 f983 	bl	8003800 <evalContinuous>
 80034fa:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
											  angular_rate_mdps[0], angular_rate_mdps[1], angular_rate_mdps[2],
											  acceleration_mg[0], acceleration_mg[1], acceleration_mg[2],
											  grav);

			sprintf(str, "%.2f\r\n", crashPropability);
 80034fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003502:	4942      	ldr	r1, [pc, #264]	; (800360c <lsm9ds1_self_test+0x510>)
 8003504:	4842      	ldr	r0, [pc, #264]	; (8003610 <lsm9ds1_self_test+0x514>)
 8003506:	f007 ff83 	bl	800b410 <siprintf>
							HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);
 800350a:	4841      	ldr	r0, [pc, #260]	; (8003610 <lsm9ds1_self_test+0x514>)
 800350c:	f7fc fe88 	bl	8000220 <strlen>
 8003510:	4603      	mov	r3, r0
 8003512:	b29a      	uxth	r2, r3
 8003514:	f04f 33ff 	mov.w	r3, #4294967295
 8003518:	493d      	ldr	r1, [pc, #244]	; (8003610 <lsm9ds1_self_test+0x514>)
 800351a:	483e      	ldr	r0, [pc, #248]	; (8003614 <lsm9ds1_self_test+0x518>)
 800351c:	f005 ffe3 	bl	80094e6 <HAL_UART_Transmit>

			if(crashPropability > 0.5f && tick_start - emergency_tick_before > 1000){
 8003520:	f04f 0200 	mov.w	r2, #0
 8003524:	4b3c      	ldr	r3, [pc, #240]	; (8003618 <lsm9ds1_self_test+0x51c>)
 8003526:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800352a:	f7fd fb1d 	bl	8000b68 <__aeabi_dcmpgt>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00b      	beq.n	800354c <lsm9ds1_self_test+0x450>
 8003534:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800353e:	d905      	bls.n	800354c <lsm9ds1_self_test+0x450>
				rectrix_SendMessage(&sms, "Helmet detected a Cycling accident!");
 8003540:	4936      	ldr	r1, [pc, #216]	; (800361c <lsm9ds1_self_test+0x520>)
 8003542:	4837      	ldr	r0, [pc, #220]	; (8003620 <lsm9ds1_self_test+0x524>)
 8003544:	f000 fea2 	bl	800428c <rectrix_SendMessage>
				emergency_tick_before = tick_start;
 8003548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800354a:	653b      	str	r3, [r7, #80]	; 0x50
			}

			// Start ADC Conversion
			HAL_ADC_Start(&hadc1);
 800354c:	4835      	ldr	r0, [pc, #212]	; (8003624 <lsm9ds1_self_test+0x528>)
 800354e:	f001 fe5d 	bl	800520c <HAL_ADC_Start>
		   // Poll ADC1 Perihperal & TimeOut = 1mSec
			HAL_ADC_PollForConversion(&hadc1, (1000 * invSampleFreq2));
 8003552:	4b27      	ldr	r3, [pc, #156]	; (80035f0 <lsm9ds1_self_test+0x4f4>)
 8003554:	edd3 7a00 	vldr	s15, [r3]
 8003558:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80035d8 <lsm9ds1_self_test+0x4dc>
 800355c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003560:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003564:	ee17 1a90 	vmov	r1, s15
 8003568:	482e      	ldr	r0, [pc, #184]	; (8003624 <lsm9ds1_self_test+0x528>)
 800356a:	f001 ff0b 	bl	8005384 <HAL_ADC_PollForConversion>
		   // Read The ADC Conversion Result & Map It To PWM DutyCycle
			AD_RES = HAL_ADC_GetValue(&hadc1);
 800356e:	482d      	ldr	r0, [pc, #180]	; (8003624 <lsm9ds1_self_test+0x528>)
 8003570:	f001 ffe0 	bl	8005534 <HAL_ADC_GetValue>
 8003574:	4603      	mov	r3, r0
 8003576:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
			TIM2->CCR1 = (AD_RES<<4);
 800357a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800357e:	011a      	lsls	r2, r3, #4
 8003580:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003584:	635a      	str	r2, [r3, #52]	; 0x34

			sprintf(str,
 8003586:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800358a:	461a      	mov	r2, r3
 800358c:	4926      	ldr	r1, [pc, #152]	; (8003628 <lsm9ds1_self_test+0x52c>)
 800358e:	4820      	ldr	r0, [pc, #128]	; (8003610 <lsm9ds1_self_test+0x514>)
 8003590:	f007 ff3e 	bl	800b410 <siprintf>
					  "%d\r\n", AD_RES);
			HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);
 8003594:	481e      	ldr	r0, [pc, #120]	; (8003610 <lsm9ds1_self_test+0x514>)
 8003596:	f7fc fe43 	bl	8000220 <strlen>
 800359a:	4603      	mov	r3, r0
 800359c:	b29a      	uxth	r2, r3
 800359e:	f04f 33ff 	mov.w	r3, #4294967295
 80035a2:	491b      	ldr	r1, [pc, #108]	; (8003610 <lsm9ds1_self_test+0x514>)
 80035a4:	481b      	ldr	r0, [pc, #108]	; (8003614 <lsm9ds1_self_test+0x518>)
 80035a6:	f005 ff9e 	bl	80094e6 <HAL_UART_Transmit>

			if(count == 0){
 80035aa:	4b20      	ldr	r3, [pc, #128]	; (800362c <lsm9ds1_self_test+0x530>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10d      	bne.n	80035ce <lsm9ds1_self_test+0x4d2>
				if(AD_RES < 2900){
 80035b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80035b6:	f640 3253 	movw	r2, #2899	; 0xb53
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d804      	bhi.n	80035c8 <lsm9ds1_self_test+0x4cc>
					hack_led_set(&led, TURN_ON_1);
 80035be:	2102      	movs	r1, #2
 80035c0:	481b      	ldr	r0, [pc, #108]	; (8003630 <lsm9ds1_self_test+0x534>)
 80035c2:	f7fd fd0f 	bl	8000fe4 <hack_led_set>
 80035c6:	e002      	b.n	80035ce <lsm9ds1_self_test+0x4d2>
				}
				else{
					hack_led_off(&led);
 80035c8:	4819      	ldr	r0, [pc, #100]	; (8003630 <lsm9ds1_self_test+0x534>)
 80035ca:	f7fd fcfd 	bl	8000fc8 <hack_led_off>
				}
			}

			tick_end = tick_start;
 80035ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035d0:	657b      	str	r3, [r7, #84]	; 0x54
	while(1){
 80035d2:	e62e      	b.n	8003232 <lsm9ds1_self_test+0x136>
 80035d4:	200004b4 	.word	0x200004b4
 80035d8:	447a0000 	.word	0x447a0000
 80035dc:	200004cc 	.word	0x200004cc
 80035e0:	200004bc 	.word	0x200004bc
 80035e4:	200004d8 	.word	0x200004d8
 80035e8:	200004c4 	.word	0x200004c4
 80035ec:	200004e4 	.word	0x200004e4
 80035f0:	20000008 	.word	0x20000008
 80035f4:	20000508 	.word	0x20000508
 80035f8:	20000528 	.word	0x20000528
 80035fc:	20000524 	.word	0x20000524
 8003600:	20000520 	.word	0x20000520
 8003604:	20000510 	.word	0x20000510
 8003608:	20000270 	.word	0x20000270
 800360c:	0800ed64 	.word	0x0800ed64
 8003610:	20000548 	.word	0x20000548
 8003614:	20000414 	.word	0x20000414
 8003618:	3fe00000 	.word	0x3fe00000
 800361c:	0800ed6c 	.word	0x0800ed6c
 8003620:	20000648 	.word	0x20000648
 8003624:	20000280 	.word	0x20000280
 8003628:	0800ed90 	.word	0x0800ed90
 800362c:	20000254 	.word	0x20000254
 8003630:	200004a8 	.word	0x200004a8

08003634 <platform_write_imu>:
		}
	}
}

static int32_t platform_write_imu(void* handle, uint8_t reg, const uint8_t* bufp, uint16_t len){
 8003634:	b580      	push	{r7, lr}
 8003636:	b08a      	sub	sp, #40	; 0x28
 8003638:	af04      	add	r7, sp, #16
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	607a      	str	r2, [r7, #4]
 800363e:	461a      	mov	r2, r3
 8003640:	460b      	mov	r3, r1
 8003642:	72fb      	strb	r3, [r7, #11]
 8003644:	4613      	mov	r3, r2
 8003646:	813b      	strh	r3, [r7, #8]
	sensbus_t *sensbus = (sensbus_t*)handle;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	617b      	str	r3, [r7, #20]

	HAL_I2C_Mem_Write(sensbus->hbus, sensbus->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000);
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	6818      	ldr	r0, [r3, #0]
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	791b      	ldrb	r3, [r3, #4]
 8003654:	b299      	uxth	r1, r3
 8003656:	7afb      	ldrb	r3, [r7, #11]
 8003658:	b29a      	uxth	r2, r3
 800365a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800365e:	9302      	str	r3, [sp, #8]
 8003660:	893b      	ldrh	r3, [r7, #8]
 8003662:	9301      	str	r3, [sp, #4]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2301      	movs	r3, #1
 800366a:	f003 f975 	bl	8006958 <HAL_I2C_Mem_Write>
}
 800366e:	bf00      	nop
 8003670:	4618      	mov	r0, r3
 8003672:	3718      	adds	r7, #24
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <platform_write_mag>:

int32_t platform_write_mag(void* handle, uint8_t reg, const uint8_t* bufp, uint16_t len){
 8003678:	b580      	push	{r7, lr}
 800367a:	b08a      	sub	sp, #40	; 0x28
 800367c:	af04      	add	r7, sp, #16
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	607a      	str	r2, [r7, #4]
 8003682:	461a      	mov	r2, r3
 8003684:	460b      	mov	r3, r1
 8003686:	72fb      	strb	r3, [r7, #11]
 8003688:	4613      	mov	r3, r2
 800368a:	813b      	strh	r3, [r7, #8]
	sensbus_t *sensbus = (sensbus_t*)handle;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	617b      	str	r3, [r7, #20]

	reg |= 0x80;
 8003690:	7afb      	ldrb	r3, [r7, #11]
 8003692:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003696:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Mem_Write(sensbus->hbus, sensbus->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000);
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	6818      	ldr	r0, [r3, #0]
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	791b      	ldrb	r3, [r3, #4]
 80036a0:	b299      	uxth	r1, r3
 80036a2:	7afb      	ldrb	r3, [r7, #11]
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036aa:	9302      	str	r3, [sp, #8]
 80036ac:	893b      	ldrh	r3, [r7, #8]
 80036ae:	9301      	str	r3, [sp, #4]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	2301      	movs	r3, #1
 80036b6:	f003 f94f 	bl	8006958 <HAL_I2C_Mem_Write>
}
 80036ba:	bf00      	nop
 80036bc:	4618      	mov	r0, r3
 80036be:	3718      	adds	r7, #24
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <platform_read_imu>:

static int32_t platform_read_imu(void* handle, uint8_t reg, uint8_t* bufp, uint16_t len){
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08a      	sub	sp, #40	; 0x28
 80036c8:	af04      	add	r7, sp, #16
 80036ca:	60f8      	str	r0, [r7, #12]
 80036cc:	607a      	str	r2, [r7, #4]
 80036ce:	461a      	mov	r2, r3
 80036d0:	460b      	mov	r3, r1
 80036d2:	72fb      	strb	r3, [r7, #11]
 80036d4:	4613      	mov	r3, r2
 80036d6:	813b      	strh	r3, [r7, #8]
	sensbus_t *sensbus = (sensbus_t*)handle;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	617b      	str	r3, [r7, #20]

	HAL_I2C_Mem_Read(sensbus->hbus, sensbus->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000);
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	6818      	ldr	r0, [r3, #0]
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	791b      	ldrb	r3, [r3, #4]
 80036e4:	b299      	uxth	r1, r3
 80036e6:	7afb      	ldrb	r3, [r7, #11]
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036ee:	9302      	str	r3, [sp, #8]
 80036f0:	893b      	ldrh	r3, [r7, #8]
 80036f2:	9301      	str	r3, [sp, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	2301      	movs	r3, #1
 80036fa:	f003 fa41 	bl	8006b80 <HAL_I2C_Mem_Read>
}
 80036fe:	bf00      	nop
 8003700:	4618      	mov	r0, r3
 8003702:	3718      	adds	r7, #24
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <platform_read_mag>:

static int32_t platform_read_mag(void* handle, uint8_t reg, uint8_t* bufp, uint16_t len){
 8003708:	b580      	push	{r7, lr}
 800370a:	b08a      	sub	sp, #40	; 0x28
 800370c:	af04      	add	r7, sp, #16
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	607a      	str	r2, [r7, #4]
 8003712:	461a      	mov	r2, r3
 8003714:	460b      	mov	r3, r1
 8003716:	72fb      	strb	r3, [r7, #11]
 8003718:	4613      	mov	r3, r2
 800371a:	813b      	strh	r3, [r7, #8]
	sensbus_t *sensbus = (sensbus_t*)handle;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	617b      	str	r3, [r7, #20]

	reg |= 0x80;
 8003720:	7afb      	ldrb	r3, [r7, #11]
 8003722:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003726:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Mem_Read(sensbus->hbus, sensbus->i2c_address, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)bufp, len, 1000);
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	6818      	ldr	r0, [r3, #0]
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	791b      	ldrb	r3, [r3, #4]
 8003730:	b299      	uxth	r1, r3
 8003732:	7afb      	ldrb	r3, [r7, #11]
 8003734:	b29a      	uxth	r2, r3
 8003736:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800373a:	9302      	str	r3, [sp, #8]
 800373c:	893b      	ldrh	r3, [r7, #8]
 800373e:	9301      	str	r3, [sp, #4]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	9300      	str	r3, [sp, #0]
 8003744:	2301      	movs	r3, #1
 8003746:	f003 fa1b 	bl	8006b80 <HAL_I2C_Mem_Read>
}
 800374a:	bf00      	nop
 800374c:	4618      	mov	r0, r3
 800374e:	3718      	adds	r7, #24
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <platform_delay>:

static void platform_delay(uint32_t ms){
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f001 f953 	bl	8004a08 <HAL_Delay>
}
 8003762:	bf00      	nop
 8003764:	3708      	adds	r7, #8
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	0000      	movs	r0, r0
 800376c:	0000      	movs	r0, r0
	...

08003770 <norm>:

double sigmoid_function(double x){
	return x / (2 * (1 + abs(x))) + 0.5;
}

double norm(double a, double b, double c){
 8003770:	b5b0      	push	{r4, r5, r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	ed87 0b04 	vstr	d0, [r7, #16]
 800377a:	ed87 1b02 	vstr	d1, [r7, #8]
 800377e:	ed87 2b00 	vstr	d2, [r7]
#define sq(X) pow(X, 2)
	return sqrt(sq(a) + sq(b) + sq(c));
 8003782:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 80037f8 <norm+0x88>
 8003786:	ed97 0b04 	vldr	d0, [r7, #16]
 800378a:	f00a f8b3 	bl	800d8f4 <pow>
 800378e:	ec55 4b10 	vmov	r4, r5, d0
 8003792:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80037f8 <norm+0x88>
 8003796:	ed97 0b02 	vldr	d0, [r7, #8]
 800379a:	f00a f8ab 	bl	800d8f4 <pow>
 800379e:	ec53 2b10 	vmov	r2, r3, d0
 80037a2:	4620      	mov	r0, r4
 80037a4:	4629      	mov	r1, r5
 80037a6:	f7fc fd99 	bl	80002dc <__adddf3>
 80037aa:	4602      	mov	r2, r0
 80037ac:	460b      	mov	r3, r1
 80037ae:	4614      	mov	r4, r2
 80037b0:	461d      	mov	r5, r3
 80037b2:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80037f8 <norm+0x88>
 80037b6:	ed97 0b00 	vldr	d0, [r7]
 80037ba:	f00a f89b 	bl	800d8f4 <pow>
 80037be:	ec53 2b10 	vmov	r2, r3, d0
 80037c2:	4620      	mov	r0, r4
 80037c4:	4629      	mov	r1, r5
 80037c6:	f7fc fd89 	bl	80002dc <__adddf3>
 80037ca:	4602      	mov	r2, r0
 80037cc:	460b      	mov	r3, r1
 80037ce:	ec43 2b17 	vmov	d7, r2, r3
 80037d2:	eeb0 0a47 	vmov.f32	s0, s14
 80037d6:	eef0 0a67 	vmov.f32	s1, s15
 80037da:	f00a f8fb 	bl	800d9d4 <sqrt>
 80037de:	eeb0 7a40 	vmov.f32	s14, s0
 80037e2:	eef0 7a60 	vmov.f32	s15, s1
#undef sq
}
 80037e6:	eeb0 0a47 	vmov.f32	s0, s14
 80037ea:	eef0 0a67 	vmov.f32	s1, s15
 80037ee:	3718      	adds	r7, #24
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bdb0      	pop	{r4, r5, r7, pc}
 80037f4:	f3af 8000 	nop.w
 80037f8:	00000000 	.word	0x00000000
 80037fc:	40000000 	.word	0x40000000

08003800 <evalContinuous>:

double evalContinuous(float yaw, float pitch, float roll,
					  float gx, float gy, float gz,
					  float ax, float ay, float az,
					  float* gravity) {
 8003800:	b590      	push	{r4, r7, lr}
 8003802:	b08d      	sub	sp, #52	; 0x34
 8003804:	af00      	add	r7, sp, #0
 8003806:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 800380a:	edc7 0a08 	vstr	s1, [r7, #32]
 800380e:	ed87 1a07 	vstr	s2, [r7, #28]
 8003812:	edc7 1a06 	vstr	s3, [r7, #24]
 8003816:	ed87 2a05 	vstr	s4, [r7, #20]
 800381a:	edc7 2a04 	vstr	s5, [r7, #16]
 800381e:	ed87 3a03 	vstr	s6, [r7, #12]
 8003822:	edc7 3a02 	vstr	s7, [r7, #8]
 8003826:	ed87 4a01 	vstr	s8, [r7, #4]
 800382a:	6038      	str	r0, [r7, #0]
//				  + 1 * (abs(accelIntegral[2]) > THRESHOLD_INT_ACCEL_Z * 10000/ 100)
//				  + 1 * (abs(accelGravityIntegral[0]) > THRESHOLD_INT_GRAVITY_X * 10000 / 100)
//				  + 1 * (abs(accelGravityIntegral[1]) > THRESHOLD_INT_GRAVITY_Y * 10000 / 100)
//				  + 1 * (abs(acc_vsm) > THRESHOLD_INT_GRAVITY_X * 10000 / 100);
#define ABS_CAST(X) abs((int)(X))
	float stepCount = 0;
 800382c:	f04f 0300 	mov.w	r3, #0
 8003830:	62fb      	str	r3, [r7, #44]	; 0x2c
	stepCount = 0
			+ 1 * checkThreshold(ABS_CAST(ypr[1] * 180 / M_PI), THRESHOLD_PITCH)
 8003832:	4b9d      	ldr	r3, [pc, #628]	; (8003aa8 <evalContinuous+0x2a8>)
 8003834:	edd3 7a01 	vldr	s15, [r3, #4]
 8003838:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8003aac <evalContinuous+0x2ac>
 800383c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003840:	ee17 0a90 	vmov	r0, s15
 8003844:	f7fc fea8 	bl	8000598 <__aeabi_f2d>
 8003848:	a395      	add	r3, pc, #596	; (adr r3, 8003aa0 <evalContinuous+0x2a0>)
 800384a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384e:	f7fd f825 	bl	800089c <__aeabi_ddiv>
 8003852:	4602      	mov	r2, r0
 8003854:	460b      	mov	r3, r1
 8003856:	4610      	mov	r0, r2
 8003858:	4619      	mov	r1, r3
 800385a:	f7fd f9a5 	bl	8000ba8 <__aeabi_d2iz>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	bfb8      	it	lt
 8003864:	425b      	neglt	r3, r3
 8003866:	ee07 3a90 	vmov	s15, r3
 800386a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800386e:	4b90      	ldr	r3, [pc, #576]	; (8003ab0 <evalContinuous+0x2b0>)
 8003870:	ed93 7a00 	vldr	s14, [r3]
 8003874:	eef0 0a47 	vmov.f32	s1, s14
 8003878:	eeb0 0a67 	vmov.f32	s0, s15
 800387c:	f000 faa8 	bl	8003dd0 <checkThreshold>
 8003880:	4603      	mov	r3, r0
 8003882:	461c      	mov	r4, r3
			+ 1 * checkThreshold(ABS_CAST(ypr[2] * 180 / M_PI), THRESHOLD_ROLL)
 8003884:	4b88      	ldr	r3, [pc, #544]	; (8003aa8 <evalContinuous+0x2a8>)
 8003886:	edd3 7a02 	vldr	s15, [r3, #8]
 800388a:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8003aac <evalContinuous+0x2ac>
 800388e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003892:	ee17 0a90 	vmov	r0, s15
 8003896:	f7fc fe7f 	bl	8000598 <__aeabi_f2d>
 800389a:	a381      	add	r3, pc, #516	; (adr r3, 8003aa0 <evalContinuous+0x2a0>)
 800389c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a0:	f7fc fffc 	bl	800089c <__aeabi_ddiv>
 80038a4:	4602      	mov	r2, r0
 80038a6:	460b      	mov	r3, r1
 80038a8:	4610      	mov	r0, r2
 80038aa:	4619      	mov	r1, r3
 80038ac:	f7fd f97c 	bl	8000ba8 <__aeabi_d2iz>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	bfb8      	it	lt
 80038b6:	425b      	neglt	r3, r3
 80038b8:	ee07 3a90 	vmov	s15, r3
 80038bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038c0:	4b7c      	ldr	r3, [pc, #496]	; (8003ab4 <evalContinuous+0x2b4>)
 80038c2:	ed93 7a00 	vldr	s14, [r3]
 80038c6:	eef0 0a47 	vmov.f32	s1, s14
 80038ca:	eeb0 0a67 	vmov.f32	s0, s15
 80038ce:	f000 fa7f 	bl	8003dd0 <checkThreshold>
 80038d2:	4603      	mov	r3, r0
 80038d4:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(gyroSmoothend[0]), THRESHOLD_SMOOTH_GYRO_X)
 80038d6:	4b78      	ldr	r3, [pc, #480]	; (8003ab8 <evalContinuous+0x2b8>)
 80038d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bfb8      	it	lt
 80038e0:	425b      	neglt	r3, r3
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	ee07 3a90 	vmov	s15, r3
 80038e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038ec:	4b73      	ldr	r3, [pc, #460]	; (8003abc <evalContinuous+0x2bc>)
 80038ee:	ed93 7a00 	vldr	s14, [r3]
 80038f2:	eef0 0a47 	vmov.f32	s1, s14
 80038f6:	eeb0 0a67 	vmov.f32	s0, s15
 80038fa:	f000 fa69 	bl	8003dd0 <checkThreshold>
 80038fe:	4603      	mov	r3, r0
 8003900:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(gyroSmoothend[1]), THRESHOLD_SMOOTH_GYRO_Y)
 8003902:	4b6d      	ldr	r3, [pc, #436]	; (8003ab8 <evalContinuous+0x2b8>)
 8003904:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003908:	2b00      	cmp	r3, #0
 800390a:	bfb8      	it	lt
 800390c:	425b      	neglt	r3, r3
 800390e:	b29b      	uxth	r3, r3
 8003910:	ee07 3a90 	vmov	s15, r3
 8003914:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003918:	4b69      	ldr	r3, [pc, #420]	; (8003ac0 <evalContinuous+0x2c0>)
 800391a:	ed93 7a00 	vldr	s14, [r3]
 800391e:	eef0 0a47 	vmov.f32	s1, s14
 8003922:	eeb0 0a67 	vmov.f32	s0, s15
 8003926:	f000 fa53 	bl	8003dd0 <checkThreshold>
 800392a:	4603      	mov	r3, r0
 800392c:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(gyroSmoothend[2]), THRESHOLD_SMOOTH_GYRO_Z)
 800392e:	4b62      	ldr	r3, [pc, #392]	; (8003ab8 <evalContinuous+0x2b8>)
 8003930:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	bfb8      	it	lt
 8003938:	425b      	neglt	r3, r3
 800393a:	b29b      	uxth	r3, r3
 800393c:	ee07 3a90 	vmov	s15, r3
 8003940:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003944:	4b5f      	ldr	r3, [pc, #380]	; (8003ac4 <evalContinuous+0x2c4>)
 8003946:	ed93 7a00 	vldr	s14, [r3]
 800394a:	eef0 0a47 	vmov.f32	s1, s14
 800394e:	eeb0 0a67 	vmov.f32	s0, s15
 8003952:	f000 fa3d 	bl	8003dd0 <checkThreshold>
 8003956:	4603      	mov	r3, r0
 8003958:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(accelIntegral[0]), THRESHOLD_INT_ACCEL_X)
 800395a:	4b5b      	ldr	r3, [pc, #364]	; (8003ac8 <evalContinuous+0x2c8>)
 800395c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003960:	2b00      	cmp	r3, #0
 8003962:	bfb8      	it	lt
 8003964:	425b      	neglt	r3, r3
 8003966:	b29b      	uxth	r3, r3
 8003968:	ee07 3a90 	vmov	s15, r3
 800396c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003970:	4b56      	ldr	r3, [pc, #344]	; (8003acc <evalContinuous+0x2cc>)
 8003972:	ed93 7a00 	vldr	s14, [r3]
 8003976:	eef0 0a47 	vmov.f32	s1, s14
 800397a:	eeb0 0a67 	vmov.f32	s0, s15
 800397e:	f000 fa27 	bl	8003dd0 <checkThreshold>
 8003982:	4603      	mov	r3, r0
 8003984:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(accelIntegral[1]), THRESHOLD_INT_ACCEL_Y)
 8003986:	4b50      	ldr	r3, [pc, #320]	; (8003ac8 <evalContinuous+0x2c8>)
 8003988:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800398c:	2b00      	cmp	r3, #0
 800398e:	bfb8      	it	lt
 8003990:	425b      	neglt	r3, r3
 8003992:	b29b      	uxth	r3, r3
 8003994:	ee07 3a90 	vmov	s15, r3
 8003998:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800399c:	4b4c      	ldr	r3, [pc, #304]	; (8003ad0 <evalContinuous+0x2d0>)
 800399e:	ed93 7a00 	vldr	s14, [r3]
 80039a2:	eef0 0a47 	vmov.f32	s1, s14
 80039a6:	eeb0 0a67 	vmov.f32	s0, s15
 80039aa:	f000 fa11 	bl	8003dd0 <checkThreshold>
 80039ae:	4603      	mov	r3, r0
 80039b0:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(accelIntegral[2]), THRESHOLD_INT_ACCEL_Z)
 80039b2:	4b45      	ldr	r3, [pc, #276]	; (8003ac8 <evalContinuous+0x2c8>)
 80039b4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	bfb8      	it	lt
 80039bc:	425b      	neglt	r3, r3
 80039be:	b29b      	uxth	r3, r3
 80039c0:	ee07 3a90 	vmov	s15, r3
 80039c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039c8:	4b42      	ldr	r3, [pc, #264]	; (8003ad4 <evalContinuous+0x2d4>)
 80039ca:	ed93 7a00 	vldr	s14, [r3]
 80039ce:	eef0 0a47 	vmov.f32	s1, s14
 80039d2:	eeb0 0a67 	vmov.f32	s0, s15
 80039d6:	f000 f9fb 	bl	8003dd0 <checkThreshold>
 80039da:	4603      	mov	r3, r0
 80039dc:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(accelGravityIntegral[0]), THRESHOLD_INT_GRAVITY_X)
 80039de:	4b3e      	ldr	r3, [pc, #248]	; (8003ad8 <evalContinuous+0x2d8>)
 80039e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	bfb8      	it	lt
 80039e8:	425b      	neglt	r3, r3
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	ee07 3a90 	vmov	s15, r3
 80039f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039f4:	4b39      	ldr	r3, [pc, #228]	; (8003adc <evalContinuous+0x2dc>)
 80039f6:	ed93 7a00 	vldr	s14, [r3]
 80039fa:	eef0 0a47 	vmov.f32	s1, s14
 80039fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003a02:	f000 f9e5 	bl	8003dd0 <checkThreshold>
 8003a06:	4603      	mov	r3, r0
 8003a08:	441c      	add	r4, r3
			+ 1 * checkThreshold(ABS_CAST(accelGravityIntegral[1]), THRESHOLD_INT_GRAVITY_Y)
 8003a0a:	4b33      	ldr	r3, [pc, #204]	; (8003ad8 <evalContinuous+0x2d8>)
 8003a0c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	bfb8      	it	lt
 8003a14:	425b      	neglt	r3, r3
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	ee07 3a90 	vmov	s15, r3
 8003a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a20:	4b2f      	ldr	r3, [pc, #188]	; (8003ae0 <evalContinuous+0x2e0>)
 8003a22:	ed93 7a00 	vldr	s14, [r3]
 8003a26:	eef0 0a47 	vmov.f32	s1, s14
 8003a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a2e:	f000 f9cf 	bl	8003dd0 <checkThreshold>
 8003a32:	4603      	mov	r3, r0
 8003a34:	441c      	add	r4, r3
		 	+ 1 * checkThreshold(ABS_CAST(acc_vsm), THRESHOLD_ACCEL_DELTA);
 8003a36:	4b2b      	ldr	r3, [pc, #172]	; (8003ae4 <evalContinuous+0x2e4>)
 8003a38:	edd3 7a00 	vldr	s15, [r3]
 8003a3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a40:	ee17 3a90 	vmov	r3, s15
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	bfb8      	it	lt
 8003a48:	425b      	neglt	r3, r3
 8003a4a:	ee07 3a90 	vmov	s15, r3
 8003a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a52:	4b25      	ldr	r3, [pc, #148]	; (8003ae8 <evalContinuous+0x2e8>)
 8003a54:	ed93 7a00 	vldr	s14, [r3]
 8003a58:	eef0 0a47 	vmov.f32	s1, s14
 8003a5c:	eeb0 0a67 	vmov.f32	s0, s15
 8003a60:	f000 f9b6 	bl	8003dd0 <checkThreshold>
 8003a64:	4603      	mov	r3, r0
 8003a66:	4423      	add	r3, r4
	stepCount = 0
 8003a68:	ee07 3a90 	vmov	s15, r3
 8003a6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a70:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
//				  "%d %2.2f\r\n",
//				  (abs((int)(ypr[1] * 180 / M_PI))),
//				  THRESHOLD_PITCH);
//	HAL_UART_Transmit(&huart2, str, strlen(str), HAL_MAX_DELAY);

	return stepCount / 11;
 8003a74:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003a78:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8003a7c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003a80:	ee16 0a90 	vmov	r0, s13
 8003a84:	f7fc fd88 	bl	8000598 <__aeabi_f2d>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	ec43 2b17 	vmov	d7, r2, r3
}
 8003a90:	eeb0 0a47 	vmov.f32	s0, s14
 8003a94:	eef0 0a67 	vmov.f32	s1, s15
 8003a98:	3734      	adds	r7, #52	; 0x34
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd90      	pop	{r4, r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	54442d18 	.word	0x54442d18
 8003aa4:	400921fb 	.word	0x400921fb
 8003aa8:	20000510 	.word	0x20000510
 8003aac:	43340000 	.word	0x43340000
 8003ab0:	2000004c 	.word	0x2000004c
 8003ab4:	20000050 	.word	0x20000050
 8003ab8:	20000500 	.word	0x20000500
 8003abc:	20000040 	.word	0x20000040
 8003ac0:	20000044 	.word	0x20000044
 8003ac4:	20000048 	.word	0x20000048
 8003ac8:	200004f0 	.word	0x200004f0
 8003acc:	2000002c 	.word	0x2000002c
 8003ad0:	20000030 	.word	0x20000030
 8003ad4:	20000034 	.word	0x20000034
 8003ad8:	200004f8 	.word	0x200004f8
 8003adc:	20000038 	.word	0x20000038
 8003ae0:	2000003c 	.word	0x2000003c
 8003ae4:	2000051c 	.word	0x2000051c
 8003ae8:	20000054 	.word	0x20000054

08003aec <prepareData>:

void prepareData(){
 8003aec:	b5b0      	push	{r4, r5, r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
//	rotateZ(rotateZAngle, acceleration_mg, aa_rot);
//	rotateZ(rotateZAngle, aaReal, aaReal_rot);
//	rotateZ(rotateZAngle, angular_rate_mdps, gy_rot);
//	rotateZ(rotateZAngle, ypr, ypr_rot);

	for(register uint8_t i = 0; i < 3; i++)
 8003af2:	2400      	movs	r4, #0
 8003af4:	e029      	b.n	8003b4a <prepareData+0x5e>
		accelIntegral[i] = accelIntegral[i] * (1 - MOVING_AVERAGE_DECLINE) + aaReal[i] * MOVING_AVERAGE_DECLINE;
 8003af6:	4622      	mov	r2, r4
 8003af8:	4baa      	ldr	r3, [pc, #680]	; (8003da4 <prepareData+0x2b8>)
 8003afa:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003afe:	ee07 3a90 	vmov	s15, r3
 8003b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b06:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8003da8 <prepareData+0x2bc>
 8003b0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b0e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003b12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b16:	4622      	mov	r2, r4
 8003b18:	4ba4      	ldr	r3, [pc, #656]	; (8003dac <prepareData+0x2c0>)
 8003b1a:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003b1e:	ee07 3a90 	vmov	s15, r3
 8003b22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b26:	eddf 6aa0 	vldr	s13, [pc, #640]	; 8003da8 <prepareData+0x2bc>
 8003b2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b32:	4622      	mov	r2, r4
 8003b34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b38:	ee17 3a90 	vmov	r3, s15
 8003b3c:	b219      	sxth	r1, r3
 8003b3e:	4b99      	ldr	r3, [pc, #612]	; (8003da4 <prepareData+0x2b8>)
 8003b40:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(register uint8_t i = 0; i < 3; i++)
 8003b44:	4623      	mov	r3, r4
 8003b46:	3301      	adds	r3, #1
 8003b48:	b2dc      	uxtb	r4, r3
 8003b4a:	2c02      	cmp	r4, #2
 8003b4c:	d9d3      	bls.n	8003af6 <prepareData+0xa>

	for(register uint8_t i = 0; i < 3; i++)
 8003b4e:	2400      	movs	r4, #0
 8003b50:	e029      	b.n	8003ba6 <prepareData+0xba>
		accelGravityIntegral[i] = accelGravityIntegral[i] * (1 - MOVING_AVERAGE_DECLINE) + data_raw_acceleration[i] * MOVING_AVERAGE_DECLINE;
 8003b52:	4622      	mov	r2, r4
 8003b54:	4b96      	ldr	r3, [pc, #600]	; (8003db0 <prepareData+0x2c4>)
 8003b56:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003b5a:	ee07 3a90 	vmov	s15, r3
 8003b5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b62:	eddf 7a91 	vldr	s15, [pc, #580]	; 8003da8 <prepareData+0x2bc>
 8003b66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b6a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003b6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b72:	4622      	mov	r2, r4
 8003b74:	4b8f      	ldr	r3, [pc, #572]	; (8003db4 <prepareData+0x2c8>)
 8003b76:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003b7a:	ee07 3a90 	vmov	s15, r3
 8003b7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b82:	eddf 6a89 	vldr	s13, [pc, #548]	; 8003da8 <prepareData+0x2bc>
 8003b86:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b8e:	4622      	mov	r2, r4
 8003b90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b94:	ee17 3a90 	vmov	r3, s15
 8003b98:	b219      	sxth	r1, r3
 8003b9a:	4b85      	ldr	r3, [pc, #532]	; (8003db0 <prepareData+0x2c4>)
 8003b9c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(register uint8_t i = 0; i < 3; i++)
 8003ba0:	4623      	mov	r3, r4
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	b2dc      	uxtb	r4, r3
 8003ba6:	2c02      	cmp	r4, #2
 8003ba8:	d9d3      	bls.n	8003b52 <prepareData+0x66>

	for(register uint8_t i = 0; i < 3; i++)
 8003baa:	2400      	movs	r4, #0
 8003bac:	e029      	b.n	8003c02 <prepareData+0x116>
		gyroSmoothend[i] = gyroSmoothend[i] * (1 - MOVING_AVERAGE_DECLINE) + data_raw_angular_rate[i] * MOVING_AVERAGE_DECLINE;
 8003bae:	4622      	mov	r2, r4
 8003bb0:	4b81      	ldr	r3, [pc, #516]	; (8003db8 <prepareData+0x2cc>)
 8003bb2:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003bb6:	ee07 3a90 	vmov	s15, r3
 8003bba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bbe:	eddf 7a7a 	vldr	s15, [pc, #488]	; 8003da8 <prepareData+0x2bc>
 8003bc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bc6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003bca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bce:	4622      	mov	r2, r4
 8003bd0:	4b7a      	ldr	r3, [pc, #488]	; (8003dbc <prepareData+0x2d0>)
 8003bd2:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8003bd6:	ee07 3a90 	vmov	s15, r3
 8003bda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bde:	eddf 6a72 	vldr	s13, [pc, #456]	; 8003da8 <prepareData+0x2bc>
 8003be2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003be6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bea:	4622      	mov	r2, r4
 8003bec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003bf0:	ee17 3a90 	vmov	r3, s15
 8003bf4:	b219      	sxth	r1, r3
 8003bf6:	4b70      	ldr	r3, [pc, #448]	; (8003db8 <prepareData+0x2cc>)
 8003bf8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(register uint8_t i = 0; i < 3; i++)
 8003bfc:	4623      	mov	r3, r4
 8003bfe:	3301      	adds	r3, #1
 8003c00:	b2dc      	uxtb	r4, r3
 8003c02:	2c02      	cmp	r4, #2
 8003c04:	d9d3      	bls.n	8003bae <prepareData+0xc2>

	delta_x = former_x - accelIntegral[0];
 8003c06:	4b6e      	ldr	r3, [pc, #440]	; (8003dc0 <prepareData+0x2d4>)
 8003c08:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003c0c:	4b65      	ldr	r3, [pc, #404]	; (8003da4 <prepareData+0x2b8>)
 8003c0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fc fcae 	bl	8000574 <__aeabi_i2d>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	4629      	mov	r1, r5
 8003c20:	f7fc fb5a 	bl	80002d8 <__aeabi_dsub>
 8003c24:	4602      	mov	r2, r0
 8003c26:	460b      	mov	r3, r1
 8003c28:	e9c7 2304 	strd	r2, r3, [r7, #16]
	delta_y = former_y - accelIntegral[1];
 8003c2c:	4b65      	ldr	r3, [pc, #404]	; (8003dc4 <prepareData+0x2d8>)
 8003c2e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003c32:	4b5c      	ldr	r3, [pc, #368]	; (8003da4 <prepareData+0x2b8>)
 8003c34:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fc fc9b 	bl	8000574 <__aeabi_i2d>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	460b      	mov	r3, r1
 8003c42:	4620      	mov	r0, r4
 8003c44:	4629      	mov	r1, r5
 8003c46:	f7fc fb47 	bl	80002d8 <__aeabi_dsub>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	e9c7 2302 	strd	r2, r3, [r7, #8]
	delta_z = former_z - accelIntegral[2];
 8003c52:	4b5d      	ldr	r3, [pc, #372]	; (8003dc8 <prepareData+0x2dc>)
 8003c54:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003c58:	4b52      	ldr	r3, [pc, #328]	; (8003da4 <prepareData+0x2b8>)
 8003c5a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fc fc88 	bl	8000574 <__aeabi_i2d>
 8003c64:	4602      	mov	r2, r0
 8003c66:	460b      	mov	r3, r1
 8003c68:	4620      	mov	r0, r4
 8003c6a:	4629      	mov	r1, r5
 8003c6c:	f7fc fb34 	bl	80002d8 <__aeabi_dsub>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	e9c7 2300 	strd	r2, r3, [r7]

	acc_vsm = norm(delta_x, delta_y, delta_z);
 8003c78:	ed97 2b00 	vldr	d2, [r7]
 8003c7c:	ed97 1b02 	vldr	d1, [r7, #8]
 8003c80:	ed97 0b04 	vldr	d0, [r7, #16]
 8003c84:	f7ff fd74 	bl	8003770 <norm>
 8003c88:	ec53 2b10 	vmov	r2, r3, d0
 8003c8c:	4610      	mov	r0, r2
 8003c8e:	4619      	mov	r1, r3
 8003c90:	f7fc ffb2 	bl	8000bf8 <__aeabi_d2f>
 8003c94:	4603      	mov	r3, r0
 8003c96:	4a4d      	ldr	r2, [pc, #308]	; (8003dcc <prepareData+0x2e0>)
 8003c98:	6013      	str	r3, [r2, #0]

	former_x = accelIntegral[0] * MOVING_AVERAGE_DECLINE + former_x * (1 - MOVING_AVERAGE_DECLINE);
 8003c9a:	4b42      	ldr	r3, [pc, #264]	; (8003da4 <prepareData+0x2b8>)
 8003c9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ca0:	ee07 3a90 	vmov	s15, r3
 8003ca4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ca8:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003da8 <prepareData+0x2bc>
 8003cac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cb0:	ee17 0a90 	vmov	r0, s15
 8003cb4:	f7fc fc70 	bl	8000598 <__aeabi_f2d>
 8003cb8:	4604      	mov	r4, r0
 8003cba:	460d      	mov	r5, r1
 8003cbc:	eddf 7a3a 	vldr	s15, [pc, #232]	; 8003da8 <prepareData+0x2bc>
 8003cc0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003cc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cc8:	ee17 0a90 	vmov	r0, s15
 8003ccc:	f7fc fc64 	bl	8000598 <__aeabi_f2d>
 8003cd0:	4b3b      	ldr	r3, [pc, #236]	; (8003dc0 <prepareData+0x2d4>)
 8003cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd6:	f7fc fcb7 	bl	8000648 <__aeabi_dmul>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	4620      	mov	r0, r4
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	f7fc fafb 	bl	80002dc <__adddf3>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4935      	ldr	r1, [pc, #212]	; (8003dc0 <prepareData+0x2d4>)
 8003cec:	e9c1 2300 	strd	r2, r3, [r1]
	former_y = accelIntegral[1] * MOVING_AVERAGE_DECLINE + former_y * (1 - MOVING_AVERAGE_DECLINE);
 8003cf0:	4b2c      	ldr	r3, [pc, #176]	; (8003da4 <prepareData+0x2b8>)
 8003cf2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003cf6:	ee07 3a90 	vmov	s15, r3
 8003cfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cfe:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003da8 <prepareData+0x2bc>
 8003d02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d06:	ee17 0a90 	vmov	r0, s15
 8003d0a:	f7fc fc45 	bl	8000598 <__aeabi_f2d>
 8003d0e:	4604      	mov	r4, r0
 8003d10:	460d      	mov	r5, r1
 8003d12:	eddf 7a25 	vldr	s15, [pc, #148]	; 8003da8 <prepareData+0x2bc>
 8003d16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d1e:	ee17 0a90 	vmov	r0, s15
 8003d22:	f7fc fc39 	bl	8000598 <__aeabi_f2d>
 8003d26:	4b27      	ldr	r3, [pc, #156]	; (8003dc4 <prepareData+0x2d8>)
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	f7fc fc8c 	bl	8000648 <__aeabi_dmul>
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	4620      	mov	r0, r4
 8003d36:	4629      	mov	r1, r5
 8003d38:	f7fc fad0 	bl	80002dc <__adddf3>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	4920      	ldr	r1, [pc, #128]	; (8003dc4 <prepareData+0x2d8>)
 8003d42:	e9c1 2300 	strd	r2, r3, [r1]
	former_z = accelIntegral[2] * MOVING_AVERAGE_DECLINE + former_z * (1 - MOVING_AVERAGE_DECLINE);
 8003d46:	4b17      	ldr	r3, [pc, #92]	; (8003da4 <prepareData+0x2b8>)
 8003d48:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003d4c:	ee07 3a90 	vmov	s15, r3
 8003d50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d54:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003da8 <prepareData+0x2bc>
 8003d58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d5c:	ee17 0a90 	vmov	r0, s15
 8003d60:	f7fc fc1a 	bl	8000598 <__aeabi_f2d>
 8003d64:	4604      	mov	r4, r0
 8003d66:	460d      	mov	r5, r1
 8003d68:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8003da8 <prepareData+0x2bc>
 8003d6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d74:	ee17 0a90 	vmov	r0, s15
 8003d78:	f7fc fc0e 	bl	8000598 <__aeabi_f2d>
 8003d7c:	4b12      	ldr	r3, [pc, #72]	; (8003dc8 <prepareData+0x2dc>)
 8003d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d82:	f7fc fc61 	bl	8000648 <__aeabi_dmul>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	4620      	mov	r0, r4
 8003d8c:	4629      	mov	r1, r5
 8003d8e:	f7fc faa5 	bl	80002dc <__adddf3>
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	490c      	ldr	r1, [pc, #48]	; (8003dc8 <prepareData+0x2dc>)
 8003d98:	e9c1 2300 	strd	r2, r3, [r1]

}
 8003d9c:	bf00      	nop
 8003d9e:	3718      	adds	r7, #24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bdb0      	pop	{r4, r5, r7, pc}
 8003da4:	200004f0 	.word	0x200004f0
 8003da8:	3dcccccd 	.word	0x3dcccccd
 8003dac:	20000508 	.word	0x20000508
 8003db0:	200004f8 	.word	0x200004f8
 8003db4:	200004b4 	.word	0x200004b4
 8003db8:	20000500 	.word	0x20000500
 8003dbc:	200004bc 	.word	0x200004bc
 8003dc0:	20000530 	.word	0x20000530
 8003dc4:	20000538 	.word	0x20000538
 8003dc8:	20000540 	.word	0x20000540
 8003dcc:	2000051c 	.word	0x2000051c

08003dd0 <checkThreshold>:
	*rotatedPoint = cos(radAngle)*point[0] - sin(radAngle) * point[1];
	*(rotatedPoint+1) = sin(radAngle)*point[0] + cos(radAngle)*point[1];
	*(rotatedPoint+2) = point[2];
}

_Bool checkThreshold(float liveData, float thresholdVal){
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	ed87 0a01 	vstr	s0, [r7, #4]
 8003dda:	edc7 0a00 	vstr	s1, [r7]
	static int i = 0;
	chk[i] = (liveData > thresholdVal);
 8003dde:	ed97 7a01 	vldr	s14, [r7, #4]
 8003de2:	edd7 7a00 	vldr	s15, [r7]
 8003de6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dee:	bfcc      	ite	gt
 8003df0:	2301      	movgt	r3, #1
 8003df2:	2300      	movle	r3, #0
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	4b10      	ldr	r3, [pc, #64]	; (8003e38 <checkThreshold+0x68>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4611      	mov	r1, r2
 8003dfc:	4a0f      	ldr	r2, [pc, #60]	; (8003e3c <checkThreshold+0x6c>)
 8003dfe:	54d1      	strb	r1, [r2, r3]
	if(++i >= 11)
 8003e00:	4b0d      	ldr	r3, [pc, #52]	; (8003e38 <checkThreshold+0x68>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	3301      	adds	r3, #1
 8003e06:	4a0c      	ldr	r2, [pc, #48]	; (8003e38 <checkThreshold+0x68>)
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	4b0b      	ldr	r3, [pc, #44]	; (8003e38 <checkThreshold+0x68>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	2b0a      	cmp	r3, #10
 8003e10:	dd02      	ble.n	8003e18 <checkThreshold+0x48>
		i = 0;
 8003e12:	4b09      	ldr	r3, [pc, #36]	; (8003e38 <checkThreshold+0x68>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	601a      	str	r2, [r3, #0]
	return chk[i];
 8003e18:	4b07      	ldr	r3, [pc, #28]	; (8003e38 <checkThreshold+0x68>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a07      	ldr	r2, [pc, #28]	; (8003e3c <checkThreshold+0x6c>)
 8003e1e:	5cd3      	ldrb	r3, [r2, r3]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	bf14      	ite	ne
 8003e24:	2301      	movne	r3, #1
 8003e26:	2300      	moveq	r3, #0
 8003e28:	b2db      	uxtb	r3, r3
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
 8003e36:	bf00      	nop
 8003e38:	200007f4 	.word	0x200007f4
 8003e3c:	200007e8 	.word	0x200007e8

08003e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003e40:	b480      	push	{r7}
 8003e42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e44:	b672      	cpsid	i
}
 8003e46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003e48:	e7fe      	b.n	8003e48 <Error_Handler+0x8>
	...

08003e4c <rectrix_init>:
#include "rectrix_sms.h"
#include <string.h>

static char t[256];

void rectrix_init(rectirx_sms_t* sms, const char* phone_number){
 8003e4c:	b5b0      	push	{r4, r5, r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
	HAL_Delay(290); // Boot Time
 8003e56:	f44f 7091 	mov.w	r0, #290	; 0x122
 8003e5a:	f000 fdd5 	bl	8004a08 <HAL_Delay>
	sprintf(t, "+++");
 8003e5e:	49c8      	ldr	r1, [pc, #800]	; (8004180 <rectrix_init+0x334>)
 8003e60:	48c8      	ldr	r0, [pc, #800]	; (8004184 <rectrix_init+0x338>)
 8003e62:	f007 fad5 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 8003e66:	687c      	ldr	r4, [r7, #4]
 8003e68:	48c6      	ldr	r0, [pc, #792]	; (8004184 <rectrix_init+0x338>)
 8003e6a:	f7fc f9d9 	bl	8000220 <strlen>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	f04f 33ff 	mov.w	r3, #4294967295
 8003e76:	49c3      	ldr	r1, [pc, #780]	; (8004184 <rectrix_init+0x338>)
 8003e78:	4620      	mov	r0, r4
 8003e7a:	f005 fb34 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 8003e86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e8a:	2240      	movs	r2, #64	; 0x40
 8003e8c:	f005 fbc1 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f103 0490 	add.w	r4, r3, #144	; 0x90
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fc f9bc 	bl	8000220 <strlen>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	f04f 33ff 	mov.w	r3, #4294967295
 8003eb0:	4629      	mov	r1, r5
 8003eb2:	4620      	mov	r0, r4
 8003eb4:	f005 fb17 	bl	80094e6 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8003eb8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ebc:	f000 fda4 	bl	8004a08 <HAL_Delay>
	sprintf(t, "~    APe\x0D");
 8003ec0:	49b1      	ldr	r1, [pc, #708]	; (8004188 <rectrix_init+0x33c>)
 8003ec2:	48b0      	ldr	r0, [pc, #704]	; (8004184 <rectrix_init+0x338>)
 8003ec4:	f007 faa4 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 8003ec8:	687c      	ldr	r4, [r7, #4]
 8003eca:	48ae      	ldr	r0, [pc, #696]	; (8004184 <rectrix_init+0x338>)
 8003ecc:	f7fc f9a8 	bl	8000220 <strlen>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ed8:	49aa      	ldr	r1, [pc, #680]	; (8004184 <rectrix_init+0x338>)
 8003eda:	4620      	mov	r0, r4
 8003edc:	f005 fb03 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 8003ee8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003eec:	2240      	movs	r2, #64	; 0x40
 8003eee:	f005 fb90 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f103 0490 	add.w	r4, r3, #144	; 0x90
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fc f98b 	bl	8000220 <strlen>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f12:	4629      	mov	r1, r5
 8003f14:	4620      	mov	r0, r4
 8003f16:	f005 fae6 	bl	80094e6 <HAL_UART_Transmit>
	sprintf(t, "+++");
 8003f1a:	4999      	ldr	r1, [pc, #612]	; (8004180 <rectrix_init+0x334>)
 8003f1c:	4899      	ldr	r0, [pc, #612]	; (8004184 <rectrix_init+0x338>)
 8003f1e:	f007 fa77 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 8003f22:	687c      	ldr	r4, [r7, #4]
 8003f24:	4897      	ldr	r0, [pc, #604]	; (8004184 <rectrix_init+0x338>)
 8003f26:	f7fc f97b 	bl	8000220 <strlen>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f32:	4994      	ldr	r1, [pc, #592]	; (8004184 <rectrix_init+0x338>)
 8003f34:	4620      	mov	r0, r4
 8003f36:	f005 fad6 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 8003f42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f46:	2240      	movs	r2, #64	; 0x40
 8003f48:	f005 fb63 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f103 0490 	add.w	r4, r3, #144	; 0x90
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fc f95e 	bl	8000220 <strlen>
 8003f64:	4603      	mov	r3, r0
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	f04f 33ff 	mov.w	r3, #4294967295
 8003f6c:	4629      	mov	r1, r5
 8003f6e:	4620      	mov	r0, r4
 8003f70:	f005 fab9 	bl	80094e6 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8003f74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f78:	f000 fd46 	bl	8004a08 <HAL_Delay>
	sprintf(t, "ATP#+1%s\0D", phone_number);
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	4983      	ldr	r1, [pc, #524]	; (800418c <rectrix_init+0x340>)
 8003f80:	4880      	ldr	r0, [pc, #512]	; (8004184 <rectrix_init+0x338>)
 8003f82:	f007 fa45 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), 100);
 8003f86:	687c      	ldr	r4, [r7, #4]
 8003f88:	487e      	ldr	r0, [pc, #504]	; (8004184 <rectrix_init+0x338>)
 8003f8a:	f7fc f949 	bl	8000220 <strlen>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	2364      	movs	r3, #100	; 0x64
 8003f94:	497b      	ldr	r1, [pc, #492]	; (8004184 <rectrix_init+0x338>)
 8003f96:	4620      	mov	r0, r4
 8003f98:	f005 faa5 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 8003fa4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fa8:	2240      	movs	r2, #64	; 0x40
 8003faa:	f005 fb32 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f103 0490 	add.w	r4, r3, #144	; 0x90
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7fc f92d 	bl	8000220 <strlen>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	f04f 33ff 	mov.w	r3, #4294967295
 8003fce:	4629      	mov	r1, r5
 8003fd0:	4620      	mov	r0, r4
 8003fd2:	f005 fa88 	bl	80094e6 <HAL_UART_Transmit>
	sprintf(t, "ATP#\0D", phone_number);
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	496d      	ldr	r1, [pc, #436]	; (8004190 <rectrix_init+0x344>)
 8003fda:	486a      	ldr	r0, [pc, #424]	; (8004184 <rectrix_init+0x338>)
 8003fdc:	f007 fa18 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), 100);
 8003fe0:	687c      	ldr	r4, [r7, #4]
 8003fe2:	4868      	ldr	r0, [pc, #416]	; (8004184 <rectrix_init+0x338>)
 8003fe4:	f7fc f91c 	bl	8000220 <strlen>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	2364      	movs	r3, #100	; 0x64
 8003fee:	4965      	ldr	r1, [pc, #404]	; (8004184 <rectrix_init+0x338>)
 8003ff0:	4620      	mov	r0, r4
 8003ff2:	f005 fa78 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 8003ffe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004002:	2240      	movs	r2, #64	; 0x40
 8004004:	f005 fb05 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f103 0490 	add.w	r4, r3, #144	; 0x90
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800401a:	4618      	mov	r0, r3
 800401c:	f7fc f900 	bl	8000220 <strlen>
 8004020:	4603      	mov	r3, r0
 8004022:	b29a      	uxth	r2, r3
 8004024:	f04f 33ff 	mov.w	r3, #4294967295
 8004028:	4629      	mov	r1, r5
 800402a:	4620      	mov	r0, r4
 800402c:	f005 fa5b 	bl	80094e6 <HAL_UART_Transmit>
	sprintf(t, "ATWR\0D");
 8004030:	4958      	ldr	r1, [pc, #352]	; (8004194 <rectrix_init+0x348>)
 8004032:	4854      	ldr	r0, [pc, #336]	; (8004184 <rectrix_init+0x338>)
 8004034:	f007 f9ec 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), 100);
 8004038:	687c      	ldr	r4, [r7, #4]
 800403a:	4852      	ldr	r0, [pc, #328]	; (8004184 <rectrix_init+0x338>)
 800403c:	f7fc f8f0 	bl	8000220 <strlen>
 8004040:	4603      	mov	r3, r0
 8004042:	b29a      	uxth	r2, r3
 8004044:	2364      	movs	r3, #100	; 0x64
 8004046:	494f      	ldr	r1, [pc, #316]	; (8004184 <rectrix_init+0x338>)
 8004048:	4620      	mov	r0, r4
 800404a:	f005 fa4c 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 8004056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800405a:	2240      	movs	r2, #64	; 0x40
 800405c:	f005 fad9 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f103 0490 	add.w	r4, r3, #144	; 0x90
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8004072:	4618      	mov	r0, r3
 8004074:	f7fc f8d4 	bl	8000220 <strlen>
 8004078:	4603      	mov	r3, r0
 800407a:	b29a      	uxth	r2, r3
 800407c:	f04f 33ff 	mov.w	r3, #4294967295
 8004080:	4629      	mov	r1, r5
 8004082:	4620      	mov	r0, r4
 8004084:	f005 fa2f 	bl	80094e6 <HAL_UART_Transmit>
	sprintf(t, "ATCN\x0D");
 8004088:	4943      	ldr	r1, [pc, #268]	; (8004198 <rectrix_init+0x34c>)
 800408a:	483e      	ldr	r0, [pc, #248]	; (8004184 <rectrix_init+0x338>)
 800408c:	f007 f9c0 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 8004090:	687c      	ldr	r4, [r7, #4]
 8004092:	483c      	ldr	r0, [pc, #240]	; (8004184 <rectrix_init+0x338>)
 8004094:	f7fc f8c4 	bl	8000220 <strlen>
 8004098:	4603      	mov	r3, r0
 800409a:	b29a      	uxth	r2, r3
 800409c:	f04f 33ff 	mov.w	r3, #4294967295
 80040a0:	4938      	ldr	r1, [pc, #224]	; (8004184 <rectrix_init+0x338>)
 80040a2:	4620      	mov	r0, r4
 80040a4:	f005 fa1f 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 80040b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040b4:	2240      	movs	r2, #64	; 0x40
 80040b6:	f005 faac 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f103 0490 	add.w	r4, r3, #144	; 0x90
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80040cc:	4618      	mov	r0, r3
 80040ce:	f7fc f8a7 	bl	8000220 <strlen>
 80040d2:	4603      	mov	r3, r0
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	f04f 33ff 	mov.w	r3, #4294967295
 80040da:	4629      	mov	r1, r5
 80040dc:	4620      	mov	r0, r4
 80040de:	f005 fa02 	bl	80094e6 <HAL_UART_Transmit>
	sprintf(t, "+++");
 80040e2:	4927      	ldr	r1, [pc, #156]	; (8004180 <rectrix_init+0x334>)
 80040e4:	4827      	ldr	r0, [pc, #156]	; (8004184 <rectrix_init+0x338>)
 80040e6:	f007 f993 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 80040ea:	687c      	ldr	r4, [r7, #4]
 80040ec:	4825      	ldr	r0, [pc, #148]	; (8004184 <rectrix_init+0x338>)
 80040ee:	f7fc f897 	bl	8000220 <strlen>
 80040f2:	4603      	mov	r3, r0
 80040f4:	b29a      	uxth	r2, r3
 80040f6:	f04f 33ff 	mov.w	r3, #4294967295
 80040fa:	4922      	ldr	r1, [pc, #136]	; (8004184 <rectrix_init+0x338>)
 80040fc:	4620      	mov	r0, r4
 80040fe:	f005 f9f2 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 800410a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800410e:	2240      	movs	r2, #64	; 0x40
 8004110:	f005 fa7f 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f103 0490 	add.w	r4, r3, #144	; 0x90
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8004126:	4618      	mov	r0, r3
 8004128:	f7fc f87a 	bl	8000220 <strlen>
 800412c:	4603      	mov	r3, r0
 800412e:	b29a      	uxth	r2, r3
 8004130:	f04f 33ff 	mov.w	r3, #4294967295
 8004134:	4629      	mov	r1, r5
 8004136:	4620      	mov	r0, r4
 8004138:	f005 f9d5 	bl	80094e6 <HAL_UART_Transmit>
	HAL_Delay(1000);
 800413c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004140:	f000 fc62 	bl	8004a08 <HAL_Delay>
	sprintf(t, "~    APe\x0D");
 8004144:	4910      	ldr	r1, [pc, #64]	; (8004188 <rectrix_init+0x33c>)
 8004146:	480f      	ldr	r0, [pc, #60]	; (8004184 <rectrix_init+0x338>)
 8004148:	f007 f962 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 800414c:	687c      	ldr	r4, [r7, #4]
 800414e:	480d      	ldr	r0, [pc, #52]	; (8004184 <rectrix_init+0x338>)
 8004150:	f7fc f866 	bl	8000220 <strlen>
 8004154:	4603      	mov	r3, r0
 8004156:	b29a      	uxth	r2, r3
 8004158:	f04f 33ff 	mov.w	r3, #4294967295
 800415c:	4909      	ldr	r1, [pc, #36]	; (8004184 <rectrix_init+0x338>)
 800415e:	4620      	mov	r0, r4
 8004160:	f005 f9c1 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 800416c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004170:	2240      	movs	r2, #64	; 0x40
 8004172:	f005 fa4e 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f103 0490 	add.w	r4, r3, #144	; 0x90
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	e00d      	b.n	800419c <rectrix_init+0x350>
 8004180:	0800ed98 	.word	0x0800ed98
 8004184:	200007f8 	.word	0x200007f8
 8004188:	0800ed9c 	.word	0x0800ed9c
 800418c:	0800eda8 	.word	0x0800eda8
 8004190:	0800edb4 	.word	0x0800edb4
 8004194:	0800edbc 	.word	0x0800edbc
 8004198:	0800edc4 	.word	0x0800edc4
 800419c:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fc f83a 	bl	8000220 <strlen>
 80041ac:	4603      	mov	r3, r0
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	f04f 33ff 	mov.w	r3, #4294967295
 80041b4:	4629      	mov	r1, r5
 80041b6:	4620      	mov	r0, r4
 80041b8:	f005 f995 	bl	80094e6 <HAL_UART_Transmit>
	sprintf(t, "+++");
 80041bc:	4930      	ldr	r1, [pc, #192]	; (8004280 <rectrix_init+0x434>)
 80041be:	4831      	ldr	r0, [pc, #196]	; (8004284 <rectrix_init+0x438>)
 80041c0:	f007 f926 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 80041c4:	687c      	ldr	r4, [r7, #4]
 80041c6:	482f      	ldr	r0, [pc, #188]	; (8004284 <rectrix_init+0x438>)
 80041c8:	f7fc f82a 	bl	8000220 <strlen>
 80041cc:	4603      	mov	r3, r0
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	f04f 33ff 	mov.w	r3, #4294967295
 80041d4:	492b      	ldr	r1, [pc, #172]	; (8004284 <rectrix_init+0x438>)
 80041d6:	4620      	mov	r0, r4
 80041d8:	f005 f985 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 80041e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041e8:	2240      	movs	r2, #64	; 0x40
 80041ea:	f005 fa12 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f103 0490 	add.w	r4, r3, #144	; 0x90
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8004200:	4618      	mov	r0, r3
 8004202:	f7fc f80d 	bl	8000220 <strlen>
 8004206:	4603      	mov	r3, r0
 8004208:	b29a      	uxth	r2, r3
 800420a:	f04f 33ff 	mov.w	r3, #4294967295
 800420e:	4629      	mov	r1, r5
 8004210:	4620      	mov	r0, r4
 8004212:	f005 f968 	bl	80094e6 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8004216:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800421a:	f000 fbf5 	bl	8004a08 <HAL_Delay>
	sprintf(t, "ATCN\x0D");
 800421e:	491a      	ldr	r1, [pc, #104]	; (8004288 <rectrix_init+0x43c>)
 8004220:	4818      	ldr	r0, [pc, #96]	; (8004284 <rectrix_init+0x438>)
 8004222:	f007 f8f5 	bl	800b410 <siprintf>
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 8004226:	687c      	ldr	r4, [r7, #4]
 8004228:	4816      	ldr	r0, [pc, #88]	; (8004284 <rectrix_init+0x438>)
 800422a:	f7fb fff9 	bl	8000220 <strlen>
 800422e:	4603      	mov	r3, r0
 8004230:	b29a      	uxth	r2, r3
 8004232:	f04f 33ff 	mov.w	r3, #4294967295
 8004236:	4913      	ldr	r1, [pc, #76]	; (8004284 <rectrix_init+0x438>)
 8004238:	4620      	mov	r0, r4
 800423a:	f005 f954 	bl	80094e6 <HAL_UART_Transmit>
	HAL_UART_Receive(&sms->sms_device, sms->my_device_message, 64, 1000);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f503 71b0 	add.w	r1, r3, #352	; 0x160
 8004246:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800424a:	2240      	movs	r2, #64	; 0x40
 800424c:	f005 f9e1 	bl	8009612 <HAL_UART_Receive>
	HAL_UART_Transmit(&sms->my_device, sms->my_device_message, strlen(sms->my_device_message), HAL_MAX_DELAY);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f103 0490 	add.w	r4, r3, #144	; 0x90
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f503 75b0 	add.w	r5, r3, #352	; 0x160
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8004262:	4618      	mov	r0, r3
 8004264:	f7fb ffdc 	bl	8000220 <strlen>
 8004268:	4603      	mov	r3, r0
 800426a:	b29a      	uxth	r2, r3
 800426c:	f04f 33ff 	mov.w	r3, #4294967295
 8004270:	4629      	mov	r1, r5
 8004272:	4620      	mov	r0, r4
 8004274:	f005 f937 	bl	80094e6 <HAL_UART_Transmit>

}
 8004278:	bf00      	nop
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bdb0      	pop	{r4, r5, r7, pc}
 8004280:	0800ed98 	.word	0x0800ed98
 8004284:	200007f8 	.word	0x200007f8
 8004288:	0800edc4 	.word	0x0800edc4

0800428c <rectrix_SendMessage>:

void rectrix_SendMessage(rectirx_sms_t* sms, const char* str){
 800428c:	b590      	push	{r4, r7, lr}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
//	sprintf(t, "Emergency!! - Gerlie -\x0D");
	strcpy(t, str);
 8004296:	6839      	ldr	r1, [r7, #0]
 8004298:	480f      	ldr	r0, [pc, #60]	; (80042d8 <rectrix_SendMessage+0x4c>)
 800429a:	f007 f8d9 	bl	800b450 <strcpy>
	strcat(t, "\x0D");
 800429e:	480e      	ldr	r0, [pc, #56]	; (80042d8 <rectrix_SendMessage+0x4c>)
 80042a0:	f7fb ffbe 	bl	8000220 <strlen>
 80042a4:	4603      	mov	r3, r0
 80042a6:	461a      	mov	r2, r3
 80042a8:	4b0b      	ldr	r3, [pc, #44]	; (80042d8 <rectrix_SendMessage+0x4c>)
 80042aa:	4413      	add	r3, r2
 80042ac:	490b      	ldr	r1, [pc, #44]	; (80042dc <rectrix_SendMessage+0x50>)
 80042ae:	461a      	mov	r2, r3
 80042b0:	460b      	mov	r3, r1
 80042b2:	881b      	ldrh	r3, [r3, #0]
 80042b4:	8013      	strh	r3, [r2, #0]
	HAL_UART_Transmit(&sms->sms_device, t, strlen(t), HAL_MAX_DELAY);
 80042b6:	687c      	ldr	r4, [r7, #4]
 80042b8:	4807      	ldr	r0, [pc, #28]	; (80042d8 <rectrix_SendMessage+0x4c>)
 80042ba:	f7fb ffb1 	bl	8000220 <strlen>
 80042be:	4603      	mov	r3, r0
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	f04f 33ff 	mov.w	r3, #4294967295
 80042c6:	4904      	ldr	r1, [pc, #16]	; (80042d8 <rectrix_SendMessage+0x4c>)
 80042c8:	4620      	mov	r0, r4
 80042ca:	f005 f90c 	bl	80094e6 <HAL_UART_Transmit>
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd90      	pop	{r4, r7, pc}
 80042d6:	bf00      	nop
 80042d8:	200007f8 	.word	0x200007f8
 80042dc:	0800edcc 	.word	0x0800edcc

080042e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042e6:	4b12      	ldr	r3, [pc, #72]	; (8004330 <HAL_MspInit+0x50>)
 80042e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042ea:	4a11      	ldr	r2, [pc, #68]	; (8004330 <HAL_MspInit+0x50>)
 80042ec:	f043 0301 	orr.w	r3, r3, #1
 80042f0:	6613      	str	r3, [r2, #96]	; 0x60
 80042f2:	4b0f      	ldr	r3, [pc, #60]	; (8004330 <HAL_MspInit+0x50>)
 80042f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	607b      	str	r3, [r7, #4]
 80042fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042fe:	4b0c      	ldr	r3, [pc, #48]	; (8004330 <HAL_MspInit+0x50>)
 8004300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004302:	4a0b      	ldr	r2, [pc, #44]	; (8004330 <HAL_MspInit+0x50>)
 8004304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004308:	6593      	str	r3, [r2, #88]	; 0x58
 800430a:	4b09      	ldr	r3, [pc, #36]	; (8004330 <HAL_MspInit+0x50>)
 800430c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800430e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004312:	603b      	str	r3, [r7, #0]
 8004314:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8004316:	2200      	movs	r2, #0
 8004318:	2100      	movs	r1, #0
 800431a:	2005      	movs	r0, #5
 800431c:	f001 fffd 	bl	800631a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8004320:	2005      	movs	r0, #5
 8004322:	f002 f814 	bl	800634e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004326:	bf00      	nop
 8004328:	3708      	adds	r7, #8
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
 800432e:	bf00      	nop
 8004330:	40021000 	.word	0x40021000

08004334 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b09a      	sub	sp, #104	; 0x68
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800433c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	605a      	str	r2, [r3, #4]
 8004346:	609a      	str	r2, [r3, #8]
 8004348:	60da      	str	r2, [r3, #12]
 800434a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800434c:	f107 0310 	add.w	r3, r7, #16
 8004350:	2244      	movs	r2, #68	; 0x44
 8004352:	2100      	movs	r1, #0
 8004354:	4618      	mov	r0, r3
 8004356:	f006 fbe9 	bl	800ab2c <memset>
  if(hadc->Instance==ADC1)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004362:	d134      	bne.n	80043ce <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004364:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004368:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800436a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800436e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004370:	f107 0310 	add.w	r3, r7, #16
 8004374:	4618      	mov	r0, r3
 8004376:	f003 fe33 	bl	8007fe0 <HAL_RCCEx_PeriphCLKConfig>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d001      	beq.n	8004384 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004380:	f7ff fd5e 	bl	8003e40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004384:	4b14      	ldr	r3, [pc, #80]	; (80043d8 <HAL_ADC_MspInit+0xa4>)
 8004386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004388:	4a13      	ldr	r2, [pc, #76]	; (80043d8 <HAL_ADC_MspInit+0xa4>)
 800438a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800438e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004390:	4b11      	ldr	r3, [pc, #68]	; (80043d8 <HAL_ADC_MspInit+0xa4>)
 8004392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004394:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004398:	60fb      	str	r3, [r7, #12]
 800439a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800439c:	4b0e      	ldr	r3, [pc, #56]	; (80043d8 <HAL_ADC_MspInit+0xa4>)
 800439e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a0:	4a0d      	ldr	r2, [pc, #52]	; (80043d8 <HAL_ADC_MspInit+0xa4>)
 80043a2:	f043 0301 	orr.w	r3, r3, #1
 80043a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80043a8:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <HAL_ADC_MspInit+0xa4>)
 80043aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ac:	f003 0301 	and.w	r3, r3, #1
 80043b0:	60bb      	str	r3, [r7, #8]
 80043b2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80043b4:	2303      	movs	r3, #3
 80043b6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043b8:	2303      	movs	r3, #3
 80043ba:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043bc:	2300      	movs	r3, #0
 80043be:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043c0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80043c4:	4619      	mov	r1, r3
 80043c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80043ca:	f002 f89b 	bl	8006504 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80043ce:	bf00      	nop
 80043d0:	3768      	adds	r7, #104	; 0x68
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	40021000 	.word	0x40021000

080043dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b09c      	sub	sp, #112	; 0x70
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]
 80043ec:	605a      	str	r2, [r3, #4]
 80043ee:	609a      	str	r2, [r3, #8]
 80043f0:	60da      	str	r2, [r3, #12]
 80043f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043f4:	f107 0318 	add.w	r3, r7, #24
 80043f8:	2244      	movs	r2, #68	; 0x44
 80043fa:	2100      	movs	r1, #0
 80043fc:	4618      	mov	r0, r3
 80043fe:	f006 fb95 	bl	800ab2c <memset>
  if(hi2c->Instance==I2C1)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a2d      	ldr	r2, [pc, #180]	; (80044bc <HAL_I2C_MspInit+0xe0>)
 8004408:	4293      	cmp	r3, r2
 800440a:	d153      	bne.n	80044b4 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800440c:	2340      	movs	r3, #64	; 0x40
 800440e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004410:	2300      	movs	r3, #0
 8004412:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004414:	f107 0318 	add.w	r3, r7, #24
 8004418:	4618      	mov	r0, r3
 800441a:	f003 fde1 	bl	8007fe0 <HAL_RCCEx_PeriphCLKConfig>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d001      	beq.n	8004428 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004424:	f7ff fd0c 	bl	8003e40 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004428:	4b25      	ldr	r3, [pc, #148]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 800442a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800442c:	4a24      	ldr	r2, [pc, #144]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 800442e:	f043 0301 	orr.w	r3, r3, #1
 8004432:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004434:	4b22      	ldr	r3, [pc, #136]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 8004436:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	617b      	str	r3, [r7, #20]
 800443e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004440:	4b1f      	ldr	r3, [pc, #124]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 8004442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004444:	4a1e      	ldr	r2, [pc, #120]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 8004446:	f043 0302 	orr.w	r3, r3, #2
 800444a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800444c:	4b1c      	ldr	r3, [pc, #112]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 800444e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004458:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800445c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800445e:	2312      	movs	r3, #18
 8004460:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004462:	2300      	movs	r3, #0
 8004464:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004466:	2300      	movs	r3, #0
 8004468:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800446a:	2304      	movs	r3, #4
 800446c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800446e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004472:	4619      	mov	r1, r3
 8004474:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004478:	f002 f844 	bl	8006504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800447c:	2380      	movs	r3, #128	; 0x80
 800447e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004480:	2312      	movs	r3, #18
 8004482:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004484:	2300      	movs	r3, #0
 8004486:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004488:	2300      	movs	r3, #0
 800448a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800448c:	2304      	movs	r3, #4
 800448e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004490:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004494:	4619      	mov	r1, r3
 8004496:	480b      	ldr	r0, [pc, #44]	; (80044c4 <HAL_I2C_MspInit+0xe8>)
 8004498:	f002 f834 	bl	8006504 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800449c:	4b08      	ldr	r3, [pc, #32]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 800449e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044a0:	4a07      	ldr	r2, [pc, #28]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 80044a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80044a6:	6593      	str	r3, [r2, #88]	; 0x58
 80044a8:	4b05      	ldr	r3, [pc, #20]	; (80044c0 <HAL_I2C_MspInit+0xe4>)
 80044aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044b0:	60fb      	str	r3, [r7, #12]
 80044b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80044b4:	bf00      	nop
 80044b6:	3770      	adds	r7, #112	; 0x70
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	40005400 	.word	0x40005400
 80044c0:	40021000 	.word	0x40021000
 80044c4:	48000400 	.word	0x48000400

080044c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b085      	sub	sp, #20
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044d8:	d10b      	bne.n	80044f2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80044da:	4b09      	ldr	r3, [pc, #36]	; (8004500 <HAL_TIM_Base_MspInit+0x38>)
 80044dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044de:	4a08      	ldr	r2, [pc, #32]	; (8004500 <HAL_TIM_Base_MspInit+0x38>)
 80044e0:	f043 0301 	orr.w	r3, r3, #1
 80044e4:	6593      	str	r3, [r2, #88]	; 0x58
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <HAL_TIM_Base_MspInit+0x38>)
 80044e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	60fb      	str	r3, [r7, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80044f2:	bf00      	nop
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	40021000 	.word	0x40021000

08004504 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b088      	sub	sp, #32
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800450c:	f107 030c 	add.w	r3, r7, #12
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	605a      	str	r2, [r3, #4]
 8004516:	609a      	str	r2, [r3, #8]
 8004518:	60da      	str	r2, [r3, #12]
 800451a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004524:	d11c      	bne.n	8004560 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004526:	4b10      	ldr	r3, [pc, #64]	; (8004568 <HAL_TIM_MspPostInit+0x64>)
 8004528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800452a:	4a0f      	ldr	r2, [pc, #60]	; (8004568 <HAL_TIM_MspPostInit+0x64>)
 800452c:	f043 0301 	orr.w	r3, r3, #1
 8004530:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004532:	4b0d      	ldr	r3, [pc, #52]	; (8004568 <HAL_TIM_MspPostInit+0x64>)
 8004534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	60bb      	str	r3, [r7, #8]
 800453c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800453e:	2320      	movs	r3, #32
 8004540:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004542:	2302      	movs	r3, #2
 8004544:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004546:	2300      	movs	r3, #0
 8004548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800454a:	2300      	movs	r3, #0
 800454c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800454e:	2301      	movs	r3, #1
 8004550:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004552:	f107 030c 	add.w	r3, r7, #12
 8004556:	4619      	mov	r1, r3
 8004558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800455c:	f001 ffd2 	bl	8006504 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004560:	bf00      	nop
 8004562:	3720      	adds	r7, #32
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	40021000 	.word	0x40021000

0800456c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b09c      	sub	sp, #112	; 0x70
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004574:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	605a      	str	r2, [r3, #4]
 800457e:	609a      	str	r2, [r3, #8]
 8004580:	60da      	str	r2, [r3, #12]
 8004582:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004584:	f107 0318 	add.w	r3, r7, #24
 8004588:	2244      	movs	r2, #68	; 0x44
 800458a:	2100      	movs	r1, #0
 800458c:	4618      	mov	r0, r3
 800458e:	f006 facd 	bl	800ab2c <memset>
  if(huart->Instance==USART1)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a42      	ldr	r2, [pc, #264]	; (80046a0 <HAL_UART_MspInit+0x134>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d138      	bne.n	800460e <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800459c:	2301      	movs	r3, #1
 800459e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80045a0:	2300      	movs	r3, #0
 80045a2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045a4:	f107 0318 	add.w	r3, r7, #24
 80045a8:	4618      	mov	r0, r3
 80045aa:	f003 fd19 	bl	8007fe0 <HAL_RCCEx_PeriphCLKConfig>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80045b4:	f7ff fc44 	bl	8003e40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045b8:	4b3a      	ldr	r3, [pc, #232]	; (80046a4 <HAL_UART_MspInit+0x138>)
 80045ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045bc:	4a39      	ldr	r2, [pc, #228]	; (80046a4 <HAL_UART_MspInit+0x138>)
 80045be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045c2:	6613      	str	r3, [r2, #96]	; 0x60
 80045c4:	4b37      	ldr	r3, [pc, #220]	; (80046a4 <HAL_UART_MspInit+0x138>)
 80045c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045cc:	617b      	str	r3, [r7, #20]
 80045ce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045d0:	4b34      	ldr	r3, [pc, #208]	; (80046a4 <HAL_UART_MspInit+0x138>)
 80045d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045d4:	4a33      	ldr	r2, [pc, #204]	; (80046a4 <HAL_UART_MspInit+0x138>)
 80045d6:	f043 0301 	orr.w	r3, r3, #1
 80045da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80045dc:	4b31      	ldr	r3, [pc, #196]	; (80046a4 <HAL_UART_MspInit+0x138>)
 80045de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045e0:	f003 0301 	and.w	r3, r3, #1
 80045e4:	613b      	str	r3, [r7, #16]
 80045e6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80045e8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80045ec:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ee:	2302      	movs	r3, #2
 80045f0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f2:	2300      	movs	r3, #0
 80045f4:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045f6:	2300      	movs	r3, #0
 80045f8:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80045fa:	2307      	movs	r3, #7
 80045fc:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045fe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004602:	4619      	mov	r1, r3
 8004604:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004608:	f001 ff7c 	bl	8006504 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800460c:	e043      	b.n	8004696 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART2)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a25      	ldr	r2, [pc, #148]	; (80046a8 <HAL_UART_MspInit+0x13c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d13e      	bne.n	8004696 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004618:	2302      	movs	r3, #2
 800461a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800461c:	2300      	movs	r3, #0
 800461e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004620:	f107 0318 	add.w	r3, r7, #24
 8004624:	4618      	mov	r0, r3
 8004626:	f003 fcdb 	bl	8007fe0 <HAL_RCCEx_PeriphCLKConfig>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004630:	f7ff fc06 	bl	8003e40 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004634:	4b1b      	ldr	r3, [pc, #108]	; (80046a4 <HAL_UART_MspInit+0x138>)
 8004636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004638:	4a1a      	ldr	r2, [pc, #104]	; (80046a4 <HAL_UART_MspInit+0x138>)
 800463a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800463e:	6593      	str	r3, [r2, #88]	; 0x58
 8004640:	4b18      	ldr	r3, [pc, #96]	; (80046a4 <HAL_UART_MspInit+0x138>)
 8004642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800464c:	4b15      	ldr	r3, [pc, #84]	; (80046a4 <HAL_UART_MspInit+0x138>)
 800464e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004650:	4a14      	ldr	r2, [pc, #80]	; (80046a4 <HAL_UART_MspInit+0x138>)
 8004652:	f043 0301 	orr.w	r3, r3, #1
 8004656:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004658:	4b12      	ldr	r3, [pc, #72]	; (80046a4 <HAL_UART_MspInit+0x138>)
 800465a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800465c:	f003 0301 	and.w	r3, r3, #1
 8004660:	60bb      	str	r3, [r7, #8]
 8004662:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8004664:	230c      	movs	r3, #12
 8004666:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004668:	2302      	movs	r3, #2
 800466a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466c:	2300      	movs	r3, #0
 800466e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004670:	2300      	movs	r3, #0
 8004672:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004674:	2307      	movs	r3, #7
 8004676:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004678:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800467c:	4619      	mov	r1, r3
 800467e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004682:	f001 ff3f 	bl	8006504 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004686:	2200      	movs	r2, #0
 8004688:	2100      	movs	r1, #0
 800468a:	2026      	movs	r0, #38	; 0x26
 800468c:	f001 fe45 	bl	800631a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004690:	2026      	movs	r0, #38	; 0x26
 8004692:	f001 fe5c 	bl	800634e <HAL_NVIC_EnableIRQ>
}
 8004696:	bf00      	nop
 8004698:	3770      	adds	r7, #112	; 0x70
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	40013800 	.word	0x40013800
 80046a4:	40021000 	.word	0x40021000
 80046a8:	40004400 	.word	0x40004400

080046ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80046b0:	e7fe      	b.n	80046b0 <NMI_Handler+0x4>

080046b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046b2:	b480      	push	{r7}
 80046b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046b6:	e7fe      	b.n	80046b6 <HardFault_Handler+0x4>

080046b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80046b8:	b480      	push	{r7}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80046bc:	e7fe      	b.n	80046bc <MemManage_Handler+0x4>

080046be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80046be:	b480      	push	{r7}
 80046c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80046c2:	e7fe      	b.n	80046c2 <BusFault_Handler+0x4>

080046c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80046c8:	e7fe      	b.n	80046c8 <UsageFault_Handler+0x4>

080046ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80046ca:	b480      	push	{r7}
 80046cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80046ce:	bf00      	nop
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80046dc:	bf00      	nop
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80046e6:	b480      	push	{r7}
 80046e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80046ea:	bf00      	nop
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80046f8:	f000 f968 	bl	80049cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80046fc:	bf00      	nop
 80046fe:	bd80      	pop	{r7, pc}

08004700 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004700:	b480      	push	{r7}
 8004702:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004704:	bf00      	nop
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
	...

08004710 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004714:	4802      	ldr	r0, [pc, #8]	; (8004720 <USART2_IRQHandler+0x10>)
 8004716:	f005 f84f 	bl	80097b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800471a:	bf00      	nop
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000414 	.word	0x20000414

08004724 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004724:	b480      	push	{r7}
 8004726:	af00      	add	r7, sp, #0
	return 1;
 8004728:	2301      	movs	r3, #1
}
 800472a:	4618      	mov	r0, r3
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <_kill>:

int _kill(int pid, int sig)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800473e:	f006 f9bd 	bl	800aabc <__errno>
 8004742:	4603      	mov	r3, r0
 8004744:	2216      	movs	r2, #22
 8004746:	601a      	str	r2, [r3, #0]
	return -1;
 8004748:	f04f 33ff 	mov.w	r3, #4294967295
}
 800474c:	4618      	mov	r0, r3
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <_exit>:

void _exit (int status)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800475c:	f04f 31ff 	mov.w	r1, #4294967295
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7ff ffe7 	bl	8004734 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004766:	e7fe      	b.n	8004766 <_exit+0x12>

08004768 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	60f8      	str	r0, [r7, #12]
 8004770:	60b9      	str	r1, [r7, #8]
 8004772:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004774:	2300      	movs	r3, #0
 8004776:	617b      	str	r3, [r7, #20]
 8004778:	e00a      	b.n	8004790 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800477a:	f3af 8000 	nop.w
 800477e:	4601      	mov	r1, r0
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	60ba      	str	r2, [r7, #8]
 8004786:	b2ca      	uxtb	r2, r1
 8004788:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	3301      	adds	r3, #1
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	429a      	cmp	r2, r3
 8004796:	dbf0      	blt.n	800477a <_read+0x12>
	}

return len;
 8004798:	687b      	ldr	r3, [r7, #4]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3718      	adds	r7, #24
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b086      	sub	sp, #24
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	60f8      	str	r0, [r7, #12]
 80047aa:	60b9      	str	r1, [r7, #8]
 80047ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047ae:	2300      	movs	r3, #0
 80047b0:	617b      	str	r3, [r7, #20]
 80047b2:	e009      	b.n	80047c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	1c5a      	adds	r2, r3, #1
 80047b8:	60ba      	str	r2, [r7, #8]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	4618      	mov	r0, r3
 80047be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	3301      	adds	r3, #1
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	697a      	ldr	r2, [r7, #20]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	429a      	cmp	r2, r3
 80047ce:	dbf1      	blt.n	80047b4 <_write+0x12>
	}
	return len;
 80047d0:	687b      	ldr	r3, [r7, #4]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3718      	adds	r7, #24
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <_close>:

int _close(int file)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
	return -1;
 80047e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f0:	4770      	bx	lr

080047f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b083      	sub	sp, #12
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
 80047fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004802:	605a      	str	r2, [r3, #4]
	return 0;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr

08004812 <_isatty>:

int _isatty(int file)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
	return 1;
 800481a:	2301      	movs	r3, #1
}
 800481c:	4618      	mov	r0, r3
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
	return 0;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
	...

08004844 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800484c:	4a14      	ldr	r2, [pc, #80]	; (80048a0 <_sbrk+0x5c>)
 800484e:	4b15      	ldr	r3, [pc, #84]	; (80048a4 <_sbrk+0x60>)
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004858:	4b13      	ldr	r3, [pc, #76]	; (80048a8 <_sbrk+0x64>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d102      	bne.n	8004866 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004860:	4b11      	ldr	r3, [pc, #68]	; (80048a8 <_sbrk+0x64>)
 8004862:	4a12      	ldr	r2, [pc, #72]	; (80048ac <_sbrk+0x68>)
 8004864:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004866:	4b10      	ldr	r3, [pc, #64]	; (80048a8 <_sbrk+0x64>)
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4413      	add	r3, r2
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	429a      	cmp	r2, r3
 8004872:	d207      	bcs.n	8004884 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004874:	f006 f922 	bl	800aabc <__errno>
 8004878:	4603      	mov	r3, r0
 800487a:	220c      	movs	r2, #12
 800487c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800487e:	f04f 33ff 	mov.w	r3, #4294967295
 8004882:	e009      	b.n	8004898 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004884:	4b08      	ldr	r3, [pc, #32]	; (80048a8 <_sbrk+0x64>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800488a:	4b07      	ldr	r3, [pc, #28]	; (80048a8 <_sbrk+0x64>)
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4413      	add	r3, r2
 8004892:	4a05      	ldr	r2, [pc, #20]	; (80048a8 <_sbrk+0x64>)
 8004894:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004896:	68fb      	ldr	r3, [r7, #12]
}
 8004898:	4618      	mov	r0, r3
 800489a:	3718      	adds	r7, #24
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	20008000 	.word	0x20008000
 80048a4:	00000400 	.word	0x00000400
 80048a8:	200008f8 	.word	0x200008f8
 80048ac:	20000910 	.word	0x20000910

080048b0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80048b0:	b480      	push	{r7}
 80048b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80048b4:	4b06      	ldr	r3, [pc, #24]	; (80048d0 <SystemInit+0x20>)
 80048b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ba:	4a05      	ldr	r2, [pc, #20]	; (80048d0 <SystemInit+0x20>)
 80048bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80048c4:	bf00      	nop
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	e000ed00 	.word	0xe000ed00

080048d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80048d4:	480d      	ldr	r0, [pc, #52]	; (800490c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80048d6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048d8:	480d      	ldr	r0, [pc, #52]	; (8004910 <LoopForever+0x6>)
  ldr r1, =_edata
 80048da:	490e      	ldr	r1, [pc, #56]	; (8004914 <LoopForever+0xa>)
  ldr r2, =_sidata
 80048dc:	4a0e      	ldr	r2, [pc, #56]	; (8004918 <LoopForever+0xe>)
  movs r3, #0
 80048de:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80048e0:	e002      	b.n	80048e8 <LoopCopyDataInit>

080048e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048e6:	3304      	adds	r3, #4

080048e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048ec:	d3f9      	bcc.n	80048e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048ee:	4a0b      	ldr	r2, [pc, #44]	; (800491c <LoopForever+0x12>)
  ldr r4, =_ebss
 80048f0:	4c0b      	ldr	r4, [pc, #44]	; (8004920 <LoopForever+0x16>)
  movs r3, #0
 80048f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048f4:	e001      	b.n	80048fa <LoopFillZerobss>

080048f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048f8:	3204      	adds	r2, #4

080048fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048fc:	d3fb      	bcc.n	80048f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80048fe:	f7ff ffd7 	bl	80048b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004902:	f006 f8e1 	bl	800aac8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004906:	f7fe f955 	bl	8002bb4 <main>

0800490a <LoopForever>:

LoopForever:
    b LoopForever
 800490a:	e7fe      	b.n	800490a <LoopForever>
  ldr   r0, =_estack
 800490c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004910:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004914:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8004918:	0800f268 	.word	0x0800f268
  ldr r2, =_sbss
 800491c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8004920:	20000910 	.word	0x20000910

08004924 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004924:	e7fe      	b.n	8004924 <ADC1_2_IRQHandler>

08004926 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b082      	sub	sp, #8
 800492a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800492c:	2300      	movs	r3, #0
 800492e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004930:	2003      	movs	r0, #3
 8004932:	f001 fce7 	bl	8006304 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004936:	2000      	movs	r0, #0
 8004938:	f000 f80e 	bl	8004958 <HAL_InitTick>
 800493c:	4603      	mov	r3, r0
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	71fb      	strb	r3, [r7, #7]
 8004946:	e001      	b.n	800494c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004948:	f7ff fcca 	bl	80042e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800494c:	79fb      	ldrb	r3, [r7, #7]

}
 800494e:	4618      	mov	r0, r3
 8004950:	3708      	adds	r7, #8
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b084      	sub	sp, #16
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004960:	2300      	movs	r3, #0
 8004962:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004964:	4b16      	ldr	r3, [pc, #88]	; (80049c0 <HAL_InitTick+0x68>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d022      	beq.n	80049b2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800496c:	4b15      	ldr	r3, [pc, #84]	; (80049c4 <HAL_InitTick+0x6c>)
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	4b13      	ldr	r3, [pc, #76]	; (80049c0 <HAL_InitTick+0x68>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004978:	fbb1 f3f3 	udiv	r3, r1, r3
 800497c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004980:	4618      	mov	r0, r3
 8004982:	f001 fcf2 	bl	800636a <HAL_SYSTICK_Config>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10f      	bne.n	80049ac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b0f      	cmp	r3, #15
 8004990:	d809      	bhi.n	80049a6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004992:	2200      	movs	r2, #0
 8004994:	6879      	ldr	r1, [r7, #4]
 8004996:	f04f 30ff 	mov.w	r0, #4294967295
 800499a:	f001 fcbe 	bl	800631a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800499e:	4a0a      	ldr	r2, [pc, #40]	; (80049c8 <HAL_InitTick+0x70>)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6013      	str	r3, [r2, #0]
 80049a4:	e007      	b.n	80049b6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	73fb      	strb	r3, [r7, #15]
 80049aa:	e004      	b.n	80049b6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	73fb      	strb	r3, [r7, #15]
 80049b0:	e001      	b.n	80049b6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	20000060 	.word	0x20000060
 80049c4:	20000058 	.word	0x20000058
 80049c8:	2000005c 	.word	0x2000005c

080049cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049d0:	4b05      	ldr	r3, [pc, #20]	; (80049e8 <HAL_IncTick+0x1c>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b05      	ldr	r3, [pc, #20]	; (80049ec <HAL_IncTick+0x20>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4413      	add	r3, r2
 80049da:	4a03      	ldr	r2, [pc, #12]	; (80049e8 <HAL_IncTick+0x1c>)
 80049dc:	6013      	str	r3, [r2, #0]
}
 80049de:	bf00      	nop
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr
 80049e8:	200008fc 	.word	0x200008fc
 80049ec:	20000060 	.word	0x20000060

080049f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  return uwTick;
 80049f4:	4b03      	ldr	r3, [pc, #12]	; (8004a04 <HAL_GetTick+0x14>)
 80049f6:	681b      	ldr	r3, [r3, #0]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	200008fc 	.word	0x200008fc

08004a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a10:	f7ff ffee 	bl	80049f0 <HAL_GetTick>
 8004a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a20:	d004      	beq.n	8004a2c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a22:	4b09      	ldr	r3, [pc, #36]	; (8004a48 <HAL_Delay+0x40>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	4413      	add	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a2c:	bf00      	nop
 8004a2e:	f7ff ffdf 	bl	80049f0 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d8f7      	bhi.n	8004a2e <HAL_Delay+0x26>
  {
  }
}
 8004a3e:	bf00      	nop
 8004a40:	bf00      	nop
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20000060 	.word	0x20000060

08004a4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	431a      	orrs	r2, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	609a      	str	r2, [r3, #8]
}
 8004a66:	bf00      	nop
 8004a68:	370c      	adds	r7, #12
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr

08004a72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
 8004a7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	3360      	adds	r3, #96	; 0x60
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	4413      	add	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	4b08      	ldr	r3, [pc, #32]	; (8004af8 <LL_ADC_SetOffset+0x44>)
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004aec:	bf00      	nop
 8004aee:	371c      	adds	r7, #28
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	03fff000 	.word	0x03fff000

08004afc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	3360      	adds	r3, #96	; 0x60
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4413      	add	r3, r2
 8004b12:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3714      	adds	r7, #20
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	3360      	adds	r3, #96	; 0x60
 8004b38:	461a      	mov	r2, r3
 8004b3a:	68bb      	ldr	r3, [r7, #8]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004b52:	bf00      	nop
 8004b54:	371c      	adds	r7, #28
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr

08004b5e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b087      	sub	sp, #28
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	60f8      	str	r0, [r7, #12]
 8004b66:	60b9      	str	r1, [r7, #8]
 8004b68:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	3360      	adds	r3, #96	; 0x60
 8004b6e:	461a      	mov	r2, r3
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	4413      	add	r3, r2
 8004b76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	431a      	orrs	r2, r3
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004b88:	bf00      	nop
 8004b8a:	371c      	adds	r7, #28
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b087      	sub	sp, #28
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	60f8      	str	r0, [r7, #12]
 8004b9c:	60b9      	str	r1, [r7, #8]
 8004b9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	3360      	adds	r3, #96	; 0x60
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	4413      	add	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8004bbe:	bf00      	nop
 8004bc0:	371c      	adds	r7, #28
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
 8004bd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	695b      	ldr	r3, [r3, #20]
 8004bd8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	615a      	str	r2, [r3, #20]
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004c04:	2301      	movs	r3, #1
 8004c06:	e000      	b.n	8004c0a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b087      	sub	sp, #28
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	60f8      	str	r0, [r7, #12]
 8004c1e:	60b9      	str	r1, [r7, #8]
 8004c20:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	3330      	adds	r3, #48	; 0x30
 8004c26:	461a      	mov	r2, r3
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	0a1b      	lsrs	r3, r3, #8
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	f003 030c 	and.w	r3, r3, #12
 8004c32:	4413      	add	r3, r2
 8004c34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	f003 031f 	and.w	r3, r3, #31
 8004c40:	211f      	movs	r1, #31
 8004c42:	fa01 f303 	lsl.w	r3, r1, r3
 8004c46:	43db      	mvns	r3, r3
 8004c48:	401a      	ands	r2, r3
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	0e9b      	lsrs	r3, r3, #26
 8004c4e:	f003 011f 	and.w	r1, r3, #31
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f003 031f 	and.w	r3, r3, #31
 8004c58:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c62:	bf00      	nop
 8004c64:	371c      	adds	r7, #28
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b087      	sub	sp, #28
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	60f8      	str	r0, [r7, #12]
 8004c76:	60b9      	str	r1, [r7, #8]
 8004c78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	3314      	adds	r3, #20
 8004c7e:	461a      	mov	r2, r3
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	0e5b      	lsrs	r3, r3, #25
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	f003 0304 	and.w	r3, r3, #4
 8004c8a:	4413      	add	r3, r2
 8004c8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	0d1b      	lsrs	r3, r3, #20
 8004c96:	f003 031f 	and.w	r3, r3, #31
 8004c9a:	2107      	movs	r1, #7
 8004c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca0:	43db      	mvns	r3, r3
 8004ca2:	401a      	ands	r2, r3
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	0d1b      	lsrs	r3, r3, #20
 8004ca8:	f003 031f 	and.w	r3, r3, #31
 8004cac:	6879      	ldr	r1, [r7, #4]
 8004cae:	fa01 f303 	lsl.w	r3, r1, r3
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004cb8:	bf00      	nop
 8004cba:	371c      	adds	r7, #28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a0f      	ldr	r2, [pc, #60]	; (8004d10 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d10a      	bne.n	8004cee <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ce4:	431a      	orrs	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8004cec:	e00a      	b.n	8004d04 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cfa:	43db      	mvns	r3, r3
 8004cfc:	401a      	ands	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004d04:	bf00      	nop
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr
 8004d10:	407f0000 	.word	0x407f0000

08004d14 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f003 031f 	and.w	r3, r3, #31
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	370c      	adds	r7, #12
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	370c      	adds	r7, #12
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004d5c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6093      	str	r3, [r2, #8]
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d84:	d101      	bne.n	8004d8a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004d86:	2301      	movs	r3, #1
 8004d88:	e000      	b.n	8004d8c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004da8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004dac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dd0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004dd4:	d101      	bne.n	8004dda <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	e000      	b.n	8004ddc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004dda:	2300      	movs	r3, #0
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004df8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004dfc:	f043 0201 	orr.w	r2, r3, #1
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004e04:	bf00      	nop
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e24:	f043 0202 	orr.w	r2, r3, #2
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d101      	bne.n	8004e50 <LL_ADC_IsEnabled+0x18>
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e000      	b.n	8004e52 <LL_ADC_IsEnabled+0x1a>
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr

08004e5e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b083      	sub	sp, #12
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f003 0302 	and.w	r3, r3, #2
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d101      	bne.n	8004e76 <LL_ADC_IsDisableOngoing+0x18>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <LL_ADC_IsDisableOngoing+0x1a>
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b083      	sub	sp, #12
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e94:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e98:	f043 0204 	orr.w	r2, r3, #4
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f003 0304 	and.w	r3, r3, #4
 8004ebc:	2b04      	cmp	r3, #4
 8004ebe:	d101      	bne.n	8004ec4 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e000      	b.n	8004ec6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	370c      	adds	r7, #12
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr

08004ed2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004ed2:	b480      	push	{r7}
 8004ed4:	b083      	sub	sp, #12
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f003 0308 	and.w	r3, r3, #8
 8004ee2:	2b08      	cmp	r3, #8
 8004ee4:	d101      	bne.n	8004eea <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e000      	b.n	8004eec <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004ef8:	b590      	push	{r4, r7, lr}
 8004efa:	b089      	sub	sp, #36	; 0x24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004f04:	2300      	movs	r3, #0
 8004f06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e177      	b.n	8005202 <HAL_ADC_Init+0x30a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d109      	bne.n	8004f34 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f7ff fa07 	bl	8004334 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7ff ff19 	bl	8004d70 <LL_ADC_IsDeepPowerDownEnabled>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d004      	beq.n	8004f4e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff feff 	bl	8004d4c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f7ff ff34 	bl	8004dc0 <LL_ADC_IsInternalRegulatorEnabled>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d115      	bne.n	8004f8a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4618      	mov	r0, r3
 8004f64:	f7ff ff18 	bl	8004d98 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f68:	4b9c      	ldr	r3, [pc, #624]	; (80051dc <HAL_ADC_Init+0x2e4>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	099b      	lsrs	r3, r3, #6
 8004f6e:	4a9c      	ldr	r2, [pc, #624]	; (80051e0 <HAL_ADC_Init+0x2e8>)
 8004f70:	fba2 2303 	umull	r2, r3, r2, r3
 8004f74:	099b      	lsrs	r3, r3, #6
 8004f76:	3301      	adds	r3, #1
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004f7c:	e002      	b.n	8004f84 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	3b01      	subs	r3, #1
 8004f82:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f9      	bne.n	8004f7e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f7ff ff16 	bl	8004dc0 <LL_ADC_IsInternalRegulatorEnabled>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10d      	bne.n	8004fb6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f9e:	f043 0210 	orr.w	r2, r3, #16
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004faa:	f043 0201 	orr.w	r2, r3, #1
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f7ff ff76 	bl	8004eac <LL_ADC_REG_IsConversionOngoing>
 8004fc0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc6:	f003 0310 	and.w	r3, r3, #16
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f040 8110 	bne.w	80051f0 <HAL_ADC_Init+0x2f8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	f040 810c 	bne.w	80051f0 <HAL_ADC_Init+0x2f8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fdc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004fe0:	f043 0202 	orr.w	r2, r3, #2
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7ff ff23 	bl	8004e38 <LL_ADC_IsEnabled>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d111      	bne.n	800501c <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004ff8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004ffc:	f7ff ff1c 	bl	8004e38 <LL_ADC_IsEnabled>
 8005000:	4604      	mov	r4, r0
 8005002:	4878      	ldr	r0, [pc, #480]	; (80051e4 <HAL_ADC_Init+0x2ec>)
 8005004:	f7ff ff18 	bl	8004e38 <LL_ADC_IsEnabled>
 8005008:	4603      	mov	r3, r0
 800500a:	4323      	orrs	r3, r4
 800500c:	2b00      	cmp	r3, #0
 800500e:	d105      	bne.n	800501c <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	4619      	mov	r1, r3
 8005016:	4874      	ldr	r0, [pc, #464]	; (80051e8 <HAL_ADC_Init+0x2f0>)
 8005018:	f7ff fd18 	bl	8004a4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	7f5b      	ldrb	r3, [r3, #29]
 8005020:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005026:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800502c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005032:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800503a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800503c:	4313      	orrs	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005046:	2b01      	cmp	r3, #1
 8005048:	d106      	bne.n	8005058 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504e:	3b01      	subs	r3, #1
 8005050:	045b      	lsls	r3, r3, #17
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	4313      	orrs	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505c:	2b00      	cmp	r3, #0
 800505e:	d009      	beq.n	8005074 <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005064:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4313      	orrs	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68da      	ldr	r2, [r3, #12]
 800507a:	4b5c      	ldr	r3, [pc, #368]	; (80051ec <HAL_ADC_Init+0x2f4>)
 800507c:	4013      	ands	r3, r2
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	6812      	ldr	r2, [r2, #0]
 8005082:	69b9      	ldr	r1, [r7, #24]
 8005084:	430b      	orrs	r3, r1
 8005086:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	430a      	orrs	r2, r1
 800509c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff ff02 	bl	8004eac <LL_ADC_REG_IsConversionOngoing>
 80050a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7ff ff0f 	bl	8004ed2 <LL_ADC_INJ_IsConversionOngoing>
 80050b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d16d      	bne.n	8005198 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d16a      	bne.n	8005198 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80050c6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80050ce:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80050d0:	4313      	orrs	r3, r2
 80050d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050de:	f023 0302 	bic.w	r3, r3, #2
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	6812      	ldr	r2, [r2, #0]
 80050e6:	69b9      	ldr	r1, [r7, #24]
 80050e8:	430b      	orrs	r3, r1
 80050ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d017      	beq.n	8005124 <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	691a      	ldr	r2, [r3, #16]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005102:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800510c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005110:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	6911      	ldr	r1, [r2, #16]
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	6812      	ldr	r2, [r2, #0]
 800511c:	430b      	orrs	r3, r1
 800511e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8005122:	e013      	b.n	800514c <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	691a      	ldr	r2, [r3, #16]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005132:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	6812      	ldr	r2, [r2, #0]
 8005140:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005144:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005148:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005152:	2b01      	cmp	r3, #1
 8005154:	d118      	bne.n	8005188 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005160:	f023 0304 	bic.w	r3, r3, #4
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800516c:	4311      	orrs	r1, r2
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005172:	4311      	orrs	r1, r2
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005178:	430a      	orrs	r2, r1
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f042 0201 	orr.w	r2, r2, #1
 8005184:	611a      	str	r2, [r3, #16]
 8005186:	e007      	b.n	8005198 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	691a      	ldr	r2, [r3, #16]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0201 	bic.w	r2, r2, #1
 8005196:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d10c      	bne.n	80051ba <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a6:	f023 010f 	bic.w	r1, r3, #15
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	1e5a      	subs	r2, r3, #1
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	430a      	orrs	r2, r1
 80051b6:	631a      	str	r2, [r3, #48]	; 0x30
 80051b8:	e007      	b.n	80051ca <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 020f 	bic.w	r2, r2, #15
 80051c8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ce:	f023 0303 	bic.w	r3, r3, #3
 80051d2:	f043 0201 	orr.w	r2, r3, #1
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80051da:	e011      	b.n	8005200 <HAL_ADC_Init+0x308>
 80051dc:	20000058 	.word	0x20000058
 80051e0:	053e2d63 	.word	0x053e2d63
 80051e4:	50000100 	.word	0x50000100
 80051e8:	50000300 	.word	0x50000300
 80051ec:	fff04007 	.word	0xfff04007
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051f4:	f043 0210 	orr.w	r2, r3, #16
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005200:	7ffb      	ldrb	r3, [r7, #31]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3724      	adds	r7, #36	; 0x24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd90      	pop	{r4, r7, pc}
 800520a:	bf00      	nop

0800520c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005214:	4859      	ldr	r0, [pc, #356]	; (800537c <HAL_ADC_Start+0x170>)
 8005216:	f7ff fd7d 	bl	8004d14 <LL_ADC_GetMultimode>
 800521a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4618      	mov	r0, r3
 8005222:	f7ff fe43 	bl	8004eac <LL_ADC_REG_IsConversionOngoing>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	f040 809f 	bne.w	800536c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005234:	2b01      	cmp	r3, #1
 8005236:	d101      	bne.n	800523c <HAL_ADC_Start+0x30>
 8005238:	2302      	movs	r3, #2
 800523a:	e09a      	b.n	8005372 <HAL_ADC_Start+0x166>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 fd73 	bl	8005d30 <ADC_Enable>
 800524a:	4603      	mov	r3, r0
 800524c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800524e:	7dfb      	ldrb	r3, [r7, #23]
 8005250:	2b00      	cmp	r3, #0
 8005252:	f040 8086 	bne.w	8005362 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800525a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800525e:	f023 0301 	bic.w	r3, r3, #1
 8005262:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a44      	ldr	r2, [pc, #272]	; (8005380 <HAL_ADC_Start+0x174>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d002      	beq.n	800527a <HAL_ADC_Start+0x6e>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	e001      	b.n	800527e <HAL_ADC_Start+0x72>
 800527a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	6812      	ldr	r2, [r2, #0]
 8005282:	4293      	cmp	r3, r2
 8005284:	d002      	beq.n	800528c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d105      	bne.n	8005298 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005290:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800529c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052a4:	d106      	bne.n	80052b4 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052aa:	f023 0206 	bic.w	r2, r3, #6
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	661a      	str	r2, [r3, #96]	; 0x60
 80052b2:	e002      	b.n	80052ba <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	221c      	movs	r2, #28
 80052c0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a2c      	ldr	r2, [pc, #176]	; (8005380 <HAL_ADC_Start+0x174>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d002      	beq.n	80052da <HAL_ADC_Start+0xce>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	e001      	b.n	80052de <HAL_ADC_Start+0xd2>
 80052da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	6812      	ldr	r2, [r2, #0]
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d008      	beq.n	80052f8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d005      	beq.n	80052f8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	2b05      	cmp	r3, #5
 80052f0:	d002      	beq.n	80052f8 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	2b09      	cmp	r3, #9
 80052f6:	d114      	bne.n	8005322 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005302:	2b00      	cmp	r3, #0
 8005304:	d007      	beq.n	8005316 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800530e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f7ff fdb2 	bl	8004e84 <LL_ADC_REG_StartConversion>
 8005320:	e026      	b.n	8005370 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005326:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a13      	ldr	r2, [pc, #76]	; (8005380 <HAL_ADC_Start+0x174>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d002      	beq.n	800533e <HAL_ADC_Start+0x132>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	e001      	b.n	8005342 <HAL_ADC_Start+0x136>
 800533e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005342:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00f      	beq.n	8005370 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005354:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005358:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005360:	e006      	b.n	8005370 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800536a:	e001      	b.n	8005370 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800536c:	2302      	movs	r3, #2
 800536e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005370:	7dfb      	ldrb	r3, [r7, #23]
}
 8005372:	4618      	mov	r0, r3
 8005374:	3718      	adds	r7, #24
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
 800537a:	bf00      	nop
 800537c:	50000300 	.word	0x50000300
 8005380:	50000100 	.word	0x50000100

08005384 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b088      	sub	sp, #32
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800538e:	4867      	ldr	r0, [pc, #412]	; (800552c <HAL_ADC_PollForConversion+0x1a8>)
 8005390:	f7ff fcc0 	bl	8004d14 <LL_ADC_GetMultimode>
 8005394:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	2b08      	cmp	r3, #8
 800539c:	d102      	bne.n	80053a4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800539e:	2308      	movs	r3, #8
 80053a0:	61fb      	str	r3, [r7, #28]
 80053a2:	e02a      	b.n	80053fa <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d005      	beq.n	80053b6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	2b05      	cmp	r3, #5
 80053ae:	d002      	beq.n	80053b6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	2b09      	cmp	r3, #9
 80053b4:	d111      	bne.n	80053da <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d007      	beq.n	80053d4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c8:	f043 0220 	orr.w	r2, r3, #32
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e0a6      	b.n	8005522 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80053d4:	2304      	movs	r3, #4
 80053d6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80053d8:	e00f      	b.n	80053fa <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80053da:	4854      	ldr	r0, [pc, #336]	; (800552c <HAL_ADC_PollForConversion+0x1a8>)
 80053dc:	f7ff fca8 	bl	8004d30 <LL_ADC_GetMultiDMATransfer>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d007      	beq.n	80053f6 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ea:	f043 0220 	orr.w	r2, r3, #32
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e095      	b.n	8005522 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80053f6:	2304      	movs	r3, #4
 80053f8:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80053fa:	f7ff faf9 	bl	80049f0 <HAL_GetTick>
 80053fe:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005400:	e021      	b.n	8005446 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005408:	d01d      	beq.n	8005446 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800540a:	f7ff faf1 	bl	80049f0 <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	683a      	ldr	r2, [r7, #0]
 8005416:	429a      	cmp	r2, r3
 8005418:	d302      	bcc.n	8005420 <HAL_ADC_PollForConversion+0x9c>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d112      	bne.n	8005446 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	4013      	ands	r3, r2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10b      	bne.n	8005446 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005432:	f043 0204 	orr.w	r2, r3, #4
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e06d      	b.n	8005522 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	4013      	ands	r3, r2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d0d6      	beq.n	8005402 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005458:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff fbc3 	bl	8004bf0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d01c      	beq.n	80054aa <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	7f5b      	ldrb	r3, [r3, #29]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d118      	bne.n	80054aa <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b08      	cmp	r3, #8
 8005484:	d111      	bne.n	80054aa <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800548a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005496:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d105      	bne.n	80054aa <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054a2:	f043 0201 	orr.w	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a20      	ldr	r2, [pc, #128]	; (8005530 <HAL_ADC_PollForConversion+0x1ac>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d002      	beq.n	80054ba <HAL_ADC_PollForConversion+0x136>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	e001      	b.n	80054be <HAL_ADC_PollForConversion+0x13a>
 80054ba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d008      	beq.n	80054d8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d005      	beq.n	80054d8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2b05      	cmp	r3, #5
 80054d0:	d002      	beq.n	80054d8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2b09      	cmp	r3, #9
 80054d6:	d104      	bne.n	80054e2 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	61bb      	str	r3, [r7, #24]
 80054e0:	e00d      	b.n	80054fe <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a12      	ldr	r2, [pc, #72]	; (8005530 <HAL_ADC_PollForConversion+0x1ac>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d002      	beq.n	80054f2 <HAL_ADC_PollForConversion+0x16e>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	e001      	b.n	80054f6 <HAL_ADC_PollForConversion+0x172>
 80054f2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80054f6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	2b08      	cmp	r3, #8
 8005502:	d104      	bne.n	800550e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2208      	movs	r2, #8
 800550a:	601a      	str	r2, [r3, #0]
 800550c:	e008      	b.n	8005520 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d103      	bne.n	8005520 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	220c      	movs	r2, #12
 800551e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3720      	adds	r7, #32
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	50000300 	.word	0x50000300
 8005530:	50000100 	.word	0x50000100

08005534 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005534:	b480      	push	{r7}
 8005536:	b083      	sub	sp, #12
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8005542:	4618      	mov	r0, r3
 8005544:	370c      	adds	r7, #12
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
	...

08005550 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b0b6      	sub	sp, #216	; 0xd8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800555a:	2300      	movs	r3, #0
 800555c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005560:	2300      	movs	r3, #0
 8005562:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800556a:	2b01      	cmp	r3, #1
 800556c:	d101      	bne.n	8005572 <HAL_ADC_ConfigChannel+0x22>
 800556e:	2302      	movs	r3, #2
 8005570:	e3c8      	b.n	8005d04 <HAL_ADC_ConfigChannel+0x7b4>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f7ff fc94 	bl	8004eac <LL_ADC_REG_IsConversionOngoing>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	f040 83ad 	bne.w	8005ce6 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6818      	ldr	r0, [r3, #0]
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	6859      	ldr	r1, [r3, #4]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	461a      	mov	r2, r3
 800559a:	f7ff fb3c 	bl	8004c16 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff fc82 	bl	8004eac <LL_ADC_REG_IsConversionOngoing>
 80055a8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff fc8e 	bl	8004ed2 <LL_ADC_INJ_IsConversionOngoing>
 80055b6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80055ba:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f040 81d9 	bne.w	8005976 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80055c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f040 81d4 	bne.w	8005976 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055d6:	d10f      	bne.n	80055f8 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6818      	ldr	r0, [r3, #0]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2200      	movs	r2, #0
 80055e2:	4619      	mov	r1, r3
 80055e4:	f7ff fb43 	bl	8004c6e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7ff faea 	bl	8004bca <LL_ADC_SetSamplingTimeCommonConfig>
 80055f6:	e00e      	b.n	8005616 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6818      	ldr	r0, [r3, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	6819      	ldr	r1, [r3, #0]
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	461a      	mov	r2, r3
 8005606:	f7ff fb32 	bl	8004c6e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2100      	movs	r1, #0
 8005610:	4618      	mov	r0, r3
 8005612:	f7ff fada 	bl	8004bca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	695a      	ldr	r2, [r3, #20]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	08db      	lsrs	r3, r3, #3
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	005b      	lsls	r3, r3, #1
 8005628:	fa02 f303 	lsl.w	r3, r2, r3
 800562c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	2b04      	cmp	r3, #4
 8005636:	d022      	beq.n	800567e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6818      	ldr	r0, [r3, #0]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	6919      	ldr	r1, [r3, #16]
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005648:	f7ff fa34 	bl	8004ab4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6818      	ldr	r0, [r3, #0]
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	6919      	ldr	r1, [r3, #16]
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	461a      	mov	r2, r3
 800565a:	f7ff fa80 	bl	8004b5e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6818      	ldr	r0, [r3, #0]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	6919      	ldr	r1, [r3, #16]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	7f1b      	ldrb	r3, [r3, #28]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d102      	bne.n	8005674 <HAL_ADC_ConfigChannel+0x124>
 800566e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005672:	e000      	b.n	8005676 <HAL_ADC_ConfigChannel+0x126>
 8005674:	2300      	movs	r3, #0
 8005676:	461a      	mov	r2, r3
 8005678:	f7ff fa8c 	bl	8004b94 <LL_ADC_SetOffsetSaturation>
 800567c:	e17b      	b.n	8005976 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2100      	movs	r1, #0
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff fa39 	bl	8004afc <LL_ADC_GetOffsetChannel>
 800568a:	4603      	mov	r3, r0
 800568c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10a      	bne.n	80056aa <HAL_ADC_ConfigChannel+0x15a>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2100      	movs	r1, #0
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fa2e 	bl	8004afc <LL_ADC_GetOffsetChannel>
 80056a0:	4603      	mov	r3, r0
 80056a2:	0e9b      	lsrs	r3, r3, #26
 80056a4:	f003 021f 	and.w	r2, r3, #31
 80056a8:	e01e      	b.n	80056e8 <HAL_ADC_ConfigChannel+0x198>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2100      	movs	r1, #0
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7ff fa23 	bl	8004afc <LL_ADC_GetOffsetChannel>
 80056b6:	4603      	mov	r3, r0
 80056b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80056c0:	fa93 f3a3 	rbit	r3, r3
 80056c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80056c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80056cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80056d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d101      	bne.n	80056dc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80056d8:	2320      	movs	r3, #32
 80056da:	e004      	b.n	80056e6 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80056dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80056e0:	fab3 f383 	clz	r3, r3
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d105      	bne.n	8005700 <HAL_ADC_ConfigChannel+0x1b0>
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	0e9b      	lsrs	r3, r3, #26
 80056fa:	f003 031f 	and.w	r3, r3, #31
 80056fe:	e018      	b.n	8005732 <HAL_ADC_ConfigChannel+0x1e2>
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005708:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800570c:	fa93 f3a3 	rbit	r3, r3
 8005710:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005714:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005718:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800571c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8005724:	2320      	movs	r3, #32
 8005726:	e004      	b.n	8005732 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8005728:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800572c:	fab3 f383 	clz	r3, r3
 8005730:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005732:	429a      	cmp	r2, r3
 8005734:	d106      	bne.n	8005744 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2200      	movs	r2, #0
 800573c:	2100      	movs	r1, #0
 800573e:	4618      	mov	r0, r3
 8005740:	f7ff f9f2 	bl	8004b28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2101      	movs	r1, #1
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff f9d6 	bl	8004afc <LL_ADC_GetOffsetChannel>
 8005750:	4603      	mov	r3, r0
 8005752:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005756:	2b00      	cmp	r3, #0
 8005758:	d10a      	bne.n	8005770 <HAL_ADC_ConfigChannel+0x220>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2101      	movs	r1, #1
 8005760:	4618      	mov	r0, r3
 8005762:	f7ff f9cb 	bl	8004afc <LL_ADC_GetOffsetChannel>
 8005766:	4603      	mov	r3, r0
 8005768:	0e9b      	lsrs	r3, r3, #26
 800576a:	f003 021f 	and.w	r2, r3, #31
 800576e:	e01e      	b.n	80057ae <HAL_ADC_ConfigChannel+0x25e>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2101      	movs	r1, #1
 8005776:	4618      	mov	r0, r3
 8005778:	f7ff f9c0 	bl	8004afc <LL_ADC_GetOffsetChannel>
 800577c:	4603      	mov	r3, r0
 800577e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005782:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005786:	fa93 f3a3 	rbit	r3, r3
 800578a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800578e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005792:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8005796:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800579a:	2b00      	cmp	r3, #0
 800579c:	d101      	bne.n	80057a2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800579e:	2320      	movs	r3, #32
 80057a0:	e004      	b.n	80057ac <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80057a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80057a6:	fab3 f383 	clz	r3, r3
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d105      	bne.n	80057c6 <HAL_ADC_ConfigChannel+0x276>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	0e9b      	lsrs	r3, r3, #26
 80057c0:	f003 031f 	and.w	r3, r3, #31
 80057c4:	e018      	b.n	80057f8 <HAL_ADC_ConfigChannel+0x2a8>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80057d2:	fa93 f3a3 	rbit	r3, r3
 80057d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80057da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80057de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80057e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d101      	bne.n	80057ee <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80057ea:	2320      	movs	r3, #32
 80057ec:	e004      	b.n	80057f8 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80057ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80057f2:	fab3 f383 	clz	r3, r3
 80057f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d106      	bne.n	800580a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2200      	movs	r2, #0
 8005802:	2101      	movs	r1, #1
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff f98f 	bl	8004b28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2102      	movs	r1, #2
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff f973 	bl	8004afc <LL_ADC_GetOffsetChannel>
 8005816:	4603      	mov	r3, r0
 8005818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10a      	bne.n	8005836 <HAL_ADC_ConfigChannel+0x2e6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2102      	movs	r1, #2
 8005826:	4618      	mov	r0, r3
 8005828:	f7ff f968 	bl	8004afc <LL_ADC_GetOffsetChannel>
 800582c:	4603      	mov	r3, r0
 800582e:	0e9b      	lsrs	r3, r3, #26
 8005830:	f003 021f 	and.w	r2, r3, #31
 8005834:	e01e      	b.n	8005874 <HAL_ADC_ConfigChannel+0x324>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2102      	movs	r1, #2
 800583c:	4618      	mov	r0, r3
 800583e:	f7ff f95d 	bl	8004afc <LL_ADC_GetOffsetChannel>
 8005842:	4603      	mov	r3, r0
 8005844:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005848:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800584c:	fa93 f3a3 	rbit	r3, r3
 8005850:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8005854:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005858:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800585c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005860:	2b00      	cmp	r3, #0
 8005862:	d101      	bne.n	8005868 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8005864:	2320      	movs	r3, #32
 8005866:	e004      	b.n	8005872 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8005868:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800586c:	fab3 f383 	clz	r3, r3
 8005870:	b2db      	uxtb	r3, r3
 8005872:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800587c:	2b00      	cmp	r3, #0
 800587e:	d105      	bne.n	800588c <HAL_ADC_ConfigChannel+0x33c>
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	0e9b      	lsrs	r3, r3, #26
 8005886:	f003 031f 	and.w	r3, r3, #31
 800588a:	e016      	b.n	80058ba <HAL_ADC_ConfigChannel+0x36a>
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005894:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005898:	fa93 f3a3 	rbit	r3, r3
 800589c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800589e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80058a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80058a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d101      	bne.n	80058b0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80058ac:	2320      	movs	r3, #32
 80058ae:	e004      	b.n	80058ba <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80058b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80058b4:	fab3 f383 	clz	r3, r3
 80058b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d106      	bne.n	80058cc <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2200      	movs	r2, #0
 80058c4:	2102      	movs	r1, #2
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff f92e 	bl	8004b28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2103      	movs	r1, #3
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff f912 	bl	8004afc <LL_ADC_GetOffsetChannel>
 80058d8:	4603      	mov	r3, r0
 80058da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10a      	bne.n	80058f8 <HAL_ADC_ConfigChannel+0x3a8>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2103      	movs	r1, #3
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff f907 	bl	8004afc <LL_ADC_GetOffsetChannel>
 80058ee:	4603      	mov	r3, r0
 80058f0:	0e9b      	lsrs	r3, r3, #26
 80058f2:	f003 021f 	and.w	r2, r3, #31
 80058f6:	e017      	b.n	8005928 <HAL_ADC_ConfigChannel+0x3d8>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	2103      	movs	r1, #3
 80058fe:	4618      	mov	r0, r3
 8005900:	f7ff f8fc 	bl	8004afc <LL_ADC_GetOffsetChannel>
 8005904:	4603      	mov	r3, r0
 8005906:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005908:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800590a:	fa93 f3a3 	rbit	r3, r3
 800590e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005910:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005912:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005914:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800591a:	2320      	movs	r3, #32
 800591c:	e003      	b.n	8005926 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800591e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005920:	fab3 f383 	clz	r3, r3
 8005924:	b2db      	uxtb	r3, r3
 8005926:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005930:	2b00      	cmp	r3, #0
 8005932:	d105      	bne.n	8005940 <HAL_ADC_ConfigChannel+0x3f0>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	0e9b      	lsrs	r3, r3, #26
 800593a:	f003 031f 	and.w	r3, r3, #31
 800593e:	e011      	b.n	8005964 <HAL_ADC_ConfigChannel+0x414>
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005946:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005948:	fa93 f3a3 	rbit	r3, r3
 800594c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800594e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005950:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005954:	2b00      	cmp	r3, #0
 8005956:	d101      	bne.n	800595c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8005958:	2320      	movs	r3, #32
 800595a:	e003      	b.n	8005964 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 800595c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800595e:	fab3 f383 	clz	r3, r3
 8005962:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005964:	429a      	cmp	r2, r3
 8005966:	d106      	bne.n	8005976 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2200      	movs	r2, #0
 800596e:	2103      	movs	r1, #3
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff f8d9 	bl	8004b28 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4618      	mov	r0, r3
 800597c:	f7ff fa5c 	bl	8004e38 <LL_ADC_IsEnabled>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	f040 8140 	bne.w	8005c08 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6818      	ldr	r0, [r3, #0]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	6819      	ldr	r1, [r3, #0]
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	461a      	mov	r2, r3
 8005996:	f7ff f995 	bl	8004cc4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	4a8f      	ldr	r2, [pc, #572]	; (8005bdc <HAL_ADC_ConfigChannel+0x68c>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	f040 8131 	bne.w	8005c08 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d10b      	bne.n	80059ce <HAL_ADC_ConfigChannel+0x47e>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	0e9b      	lsrs	r3, r3, #26
 80059bc:	3301      	adds	r3, #1
 80059be:	f003 031f 	and.w	r3, r3, #31
 80059c2:	2b09      	cmp	r3, #9
 80059c4:	bf94      	ite	ls
 80059c6:	2301      	movls	r3, #1
 80059c8:	2300      	movhi	r3, #0
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	e019      	b.n	8005a02 <HAL_ADC_ConfigChannel+0x4b2>
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059d6:	fa93 f3a3 	rbit	r3, r3
 80059da:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80059dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80059de:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80059e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d101      	bne.n	80059ea <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80059e6:	2320      	movs	r3, #32
 80059e8:	e003      	b.n	80059f2 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80059ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059ec:	fab3 f383 	clz	r3, r3
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	3301      	adds	r3, #1
 80059f4:	f003 031f 	and.w	r3, r3, #31
 80059f8:	2b09      	cmp	r3, #9
 80059fa:	bf94      	ite	ls
 80059fc:	2301      	movls	r3, #1
 80059fe:	2300      	movhi	r3, #0
 8005a00:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d079      	beq.n	8005afa <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d107      	bne.n	8005a22 <HAL_ADC_ConfigChannel+0x4d2>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	0e9b      	lsrs	r3, r3, #26
 8005a18:	3301      	adds	r3, #1
 8005a1a:	069b      	lsls	r3, r3, #26
 8005a1c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a20:	e015      	b.n	8005a4e <HAL_ADC_ConfigChannel+0x4fe>
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a2a:	fa93 f3a3 	rbit	r3, r3
 8005a2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005a30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a32:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005a34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d101      	bne.n	8005a3e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8005a3a:	2320      	movs	r3, #32
 8005a3c:	e003      	b.n	8005a46 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8005a3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a40:	fab3 f383 	clz	r3, r3
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	3301      	adds	r3, #1
 8005a48:	069b      	lsls	r3, r3, #26
 8005a4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d109      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x51e>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	0e9b      	lsrs	r3, r3, #26
 8005a60:	3301      	adds	r3, #1
 8005a62:	f003 031f 	and.w	r3, r3, #31
 8005a66:	2101      	movs	r1, #1
 8005a68:	fa01 f303 	lsl.w	r3, r1, r3
 8005a6c:	e017      	b.n	8005a9e <HAL_ADC_ConfigChannel+0x54e>
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a76:	fa93 f3a3 	rbit	r3, r3
 8005a7a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005a7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a7e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005a80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d101      	bne.n	8005a8a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8005a86:	2320      	movs	r3, #32
 8005a88:	e003      	b.n	8005a92 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8005a8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a8c:	fab3 f383 	clz	r3, r3
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	3301      	adds	r3, #1
 8005a94:	f003 031f 	and.w	r3, r3, #31
 8005a98:	2101      	movs	r1, #1
 8005a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9e:	ea42 0103 	orr.w	r1, r2, r3
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10a      	bne.n	8005ac4 <HAL_ADC_ConfigChannel+0x574>
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	0e9b      	lsrs	r3, r3, #26
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	f003 021f 	and.w	r2, r3, #31
 8005aba:	4613      	mov	r3, r2
 8005abc:	005b      	lsls	r3, r3, #1
 8005abe:	4413      	add	r3, r2
 8005ac0:	051b      	lsls	r3, r3, #20
 8005ac2:	e018      	b.n	8005af6 <HAL_ADC_ConfigChannel+0x5a6>
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005acc:	fa93 f3a3 	rbit	r3, r3
 8005ad0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005ad6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d101      	bne.n	8005ae0 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8005adc:	2320      	movs	r3, #32
 8005ade:	e003      	b.n	8005ae8 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8005ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ae2:	fab3 f383 	clz	r3, r3
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	3301      	adds	r3, #1
 8005aea:	f003 021f 	and.w	r2, r3, #31
 8005aee:	4613      	mov	r3, r2
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	4413      	add	r3, r2
 8005af4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005af6:	430b      	orrs	r3, r1
 8005af8:	e081      	b.n	8005bfe <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d107      	bne.n	8005b16 <HAL_ADC_ConfigChannel+0x5c6>
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	0e9b      	lsrs	r3, r3, #26
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	069b      	lsls	r3, r3, #26
 8005b10:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005b14:	e015      	b.n	8005b42 <HAL_ADC_ConfigChannel+0x5f2>
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b1e:	fa93 f3a3 	rbit	r3, r3
 8005b22:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b26:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8005b2e:	2320      	movs	r3, #32
 8005b30:	e003      	b.n	8005b3a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8005b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b34:	fab3 f383 	clz	r3, r3
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	069b      	lsls	r3, r3, #26
 8005b3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d109      	bne.n	8005b62 <HAL_ADC_ConfigChannel+0x612>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	0e9b      	lsrs	r3, r3, #26
 8005b54:	3301      	adds	r3, #1
 8005b56:	f003 031f 	and.w	r3, r3, #31
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b60:	e017      	b.n	8005b92 <HAL_ADC_ConfigChannel+0x642>
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	fa93 f3a3 	rbit	r3, r3
 8005b6e:	61fb      	str	r3, [r7, #28]
  return result;
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d101      	bne.n	8005b7e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8005b7a:	2320      	movs	r3, #32
 8005b7c:	e003      	b.n	8005b86 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8005b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b80:	fab3 f383 	clz	r3, r3
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	3301      	adds	r3, #1
 8005b88:	f003 031f 	and.w	r3, r3, #31
 8005b8c:	2101      	movs	r1, #1
 8005b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b92:	ea42 0103 	orr.w	r1, r2, r3
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10d      	bne.n	8005bbe <HAL_ADC_ConfigChannel+0x66e>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	0e9b      	lsrs	r3, r3, #26
 8005ba8:	3301      	adds	r3, #1
 8005baa:	f003 021f 	and.w	r2, r3, #31
 8005bae:	4613      	mov	r3, r2
 8005bb0:	005b      	lsls	r3, r3, #1
 8005bb2:	4413      	add	r3, r2
 8005bb4:	3b1e      	subs	r3, #30
 8005bb6:	051b      	lsls	r3, r3, #20
 8005bb8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005bbc:	e01e      	b.n	8005bfc <HAL_ADC_ConfigChannel+0x6ac>
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	fa93 f3a3 	rbit	r3, r3
 8005bca:	613b      	str	r3, [r7, #16]
  return result;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d104      	bne.n	8005be0 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8005bd6:	2320      	movs	r3, #32
 8005bd8:	e006      	b.n	8005be8 <HAL_ADC_ConfigChannel+0x698>
 8005bda:	bf00      	nop
 8005bdc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	fab3 f383 	clz	r3, r3
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	3301      	adds	r3, #1
 8005bea:	f003 021f 	and.w	r2, r3, #31
 8005bee:	4613      	mov	r3, r2
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	4413      	add	r3, r2
 8005bf4:	3b1e      	subs	r3, #30
 8005bf6:	051b      	lsls	r3, r3, #20
 8005bf8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005bfc:	430b      	orrs	r3, r1
 8005bfe:	683a      	ldr	r2, [r7, #0]
 8005c00:	6892      	ldr	r2, [r2, #8]
 8005c02:	4619      	mov	r1, r3
 8005c04:	f7ff f833 	bl	8004c6e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	4b3f      	ldr	r3, [pc, #252]	; (8005d0c <HAL_ADC_ConfigChannel+0x7bc>)
 8005c0e:	4013      	ands	r3, r2
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d071      	beq.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005c14:	483e      	ldr	r0, [pc, #248]	; (8005d10 <HAL_ADC_ConfigChannel+0x7c0>)
 8005c16:	f7fe ff3f 	bl	8004a98 <LL_ADC_GetCommonPathInternalCh>
 8005c1a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a3c      	ldr	r2, [pc, #240]	; (8005d14 <HAL_ADC_ConfigChannel+0x7c4>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d004      	beq.n	8005c32 <HAL_ADC_ConfigChannel+0x6e2>
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a3a      	ldr	r2, [pc, #232]	; (8005d18 <HAL_ADC_ConfigChannel+0x7c8>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d127      	bne.n	8005c82 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005c32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d121      	bne.n	8005c82 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c46:	d157      	bne.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005c48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005c50:	4619      	mov	r1, r3
 8005c52:	482f      	ldr	r0, [pc, #188]	; (8005d10 <HAL_ADC_ConfigChannel+0x7c0>)
 8005c54:	f7fe ff0d 	bl	8004a72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c58:	4b30      	ldr	r3, [pc, #192]	; (8005d1c <HAL_ADC_ConfigChannel+0x7cc>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	099b      	lsrs	r3, r3, #6
 8005c5e:	4a30      	ldr	r2, [pc, #192]	; (8005d20 <HAL_ADC_ConfigChannel+0x7d0>)
 8005c60:	fba2 2303 	umull	r2, r3, r2, r3
 8005c64:	099b      	lsrs	r3, r3, #6
 8005c66:	1c5a      	adds	r2, r3, #1
 8005c68:	4613      	mov	r3, r2
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	4413      	add	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c72:	e002      	b.n	8005c7a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	3b01      	subs	r3, #1
 8005c78:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1f9      	bne.n	8005c74 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c80:	e03a      	b.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a27      	ldr	r2, [pc, #156]	; (8005d24 <HAL_ADC_ConfigChannel+0x7d4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d113      	bne.n	8005cb4 <HAL_ADC_ConfigChannel+0x764>
 8005c8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005c90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10d      	bne.n	8005cb4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a22      	ldr	r2, [pc, #136]	; (8005d28 <HAL_ADC_ConfigChannel+0x7d8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d02a      	beq.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005ca2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005ca6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005caa:	4619      	mov	r1, r3
 8005cac:	4818      	ldr	r0, [pc, #96]	; (8005d10 <HAL_ADC_ConfigChannel+0x7c0>)
 8005cae:	f7fe fee0 	bl	8004a72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005cb2:	e021      	b.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a1c      	ldr	r2, [pc, #112]	; (8005d2c <HAL_ADC_ConfigChannel+0x7dc>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d11c      	bne.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005cbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005cc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d116      	bne.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a16      	ldr	r2, [pc, #88]	; (8005d28 <HAL_ADC_ConfigChannel+0x7d8>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d011      	beq.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005cd4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005cd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005cdc:	4619      	mov	r1, r3
 8005cde:	480c      	ldr	r0, [pc, #48]	; (8005d10 <HAL_ADC_ConfigChannel+0x7c0>)
 8005ce0:	f7fe fec7 	bl	8004a72 <LL_ADC_SetCommonPathInternalCh>
 8005ce4:	e008      	b.n	8005cf8 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cea:	f043 0220 	orr.w	r2, r3, #32
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005d00:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	37d8      	adds	r7, #216	; 0xd8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	80080000 	.word	0x80080000
 8005d10:	50000300 	.word	0x50000300
 8005d14:	c3210000 	.word	0xc3210000
 8005d18:	90c00010 	.word	0x90c00010
 8005d1c:	20000058 	.word	0x20000058
 8005d20:	053e2d63 	.word	0x053e2d63
 8005d24:	c7520000 	.word	0xc7520000
 8005d28:	50000100 	.word	0x50000100
 8005d2c:	cb840000 	.word	0xcb840000

08005d30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	f7ff f87b 	bl	8004e38 <LL_ADC_IsEnabled>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d14d      	bne.n	8005de4 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689a      	ldr	r2, [r3, #8]
 8005d4e:	4b28      	ldr	r3, [pc, #160]	; (8005df0 <ADC_Enable+0xc0>)
 8005d50:	4013      	ands	r3, r2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00d      	beq.n	8005d72 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d5a:	f043 0210 	orr.w	r2, r3, #16
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d66:	f043 0201 	orr.w	r2, r3, #1
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	e039      	b.n	8005de6 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f7ff f836 	bl	8004de8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005d7c:	f7fe fe38 	bl	80049f0 <HAL_GetTick>
 8005d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005d82:	e028      	b.n	8005dd6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f7ff f855 	bl	8004e38 <LL_ADC_IsEnabled>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d104      	bne.n	8005d9e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f7ff f825 	bl	8004de8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005d9e:	f7fe fe27 	bl	80049f0 <HAL_GetTick>
 8005da2:	4602      	mov	r2, r0
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	1ad3      	subs	r3, r2, r3
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	d914      	bls.n	8005dd6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d00d      	beq.n	8005dd6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dbe:	f043 0210 	orr.w	r2, r3, #16
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dca:	f043 0201 	orr.w	r2, r3, #1
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e007      	b.n	8005de6 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d1cf      	bne.n	8005d84 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	8000003f 	.word	0x8000003f

08005df4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7ff f82c 	bl	8004e5e <LL_ADC_IsDisableOngoing>
 8005e06:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7ff f813 	bl	8004e38 <LL_ADC_IsEnabled>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d047      	beq.n	8005ea8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d144      	bne.n	8005ea8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f003 030d 	and.w	r3, r3, #13
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d10c      	bne.n	8005e46 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4618      	mov	r0, r3
 8005e32:	f7fe ffed 	bl	8004e10 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2203      	movs	r2, #3
 8005e3c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005e3e:	f7fe fdd7 	bl	80049f0 <HAL_GetTick>
 8005e42:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005e44:	e029      	b.n	8005e9a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e4a:	f043 0210 	orr.w	r2, r3, #16
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e56:	f043 0201 	orr.w	r2, r3, #1
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e023      	b.n	8005eaa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005e62:	f7fe fdc5 	bl	80049f0 <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d914      	bls.n	8005e9a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00d      	beq.n	8005e9a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e82:	f043 0210 	orr.w	r2, r3, #16
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e8e:	f043 0201 	orr.w	r2, r3, #1
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e007      	b.n	8005eaa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f003 0301 	and.w	r3, r3, #1
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1dc      	bne.n	8005e62 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <LL_ADC_IsEnabled>:
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	b083      	sub	sp, #12
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d101      	bne.n	8005eca <LL_ADC_IsEnabled+0x18>
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e000      	b.n	8005ecc <LL_ADC_IsEnabled+0x1a>
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <LL_ADC_StartCalibration>:
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005eea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005eee:	683a      	ldr	r2, [r7, #0]
 8005ef0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	609a      	str	r2, [r3, #8]
}
 8005efe:	bf00      	nop
 8005f00:	370c      	adds	r7, #12
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr

08005f0a <LL_ADC_IsCalibrationOnGoing>:
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	b083      	sub	sp, #12
 8005f0e:	af00      	add	r7, sp, #0
 8005f10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f1e:	d101      	bne.n	8005f24 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005f20:	2301      	movs	r3, #1
 8005f22:	e000      	b.n	8005f26 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <LL_ADC_REG_IsConversionOngoing>:
{
 8005f32:	b480      	push	{r7}
 8005f34:	b083      	sub	sp, #12
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	f003 0304 	and.w	r3, r3, #4
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d101      	bne.n	8005f4a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005f46:	2301      	movs	r3, #1
 8005f48:	e000      	b.n	8005f4c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005f62:	2300      	movs	r3, #0
 8005f64:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_ADCEx_Calibration_Start+0x1c>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e04d      	b.n	8006010 <HAL_ADCEx_Calibration_Start+0xb8>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f7ff ff39 	bl	8005df4 <ADC_Disable>
 8005f82:	4603      	mov	r3, r0
 8005f84:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005f86:	7bfb      	ldrb	r3, [r7, #15]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d136      	bne.n	8005ffa <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f90:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005f94:	f023 0302 	bic.w	r3, r3, #2
 8005f98:	f043 0202 	orr.w	r2, r3, #2
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	6839      	ldr	r1, [r7, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f7ff ff96 	bl	8005ed8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005fac:	e014      	b.n	8005fd8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	4a18      	ldr	r2, [pc, #96]	; (8006018 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d90d      	bls.n	8005fd8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc0:	f023 0312 	bic.w	r3, r3, #18
 8005fc4:	f043 0210 	orr.w	r2, r3, #16
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e01b      	b.n	8006010 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7ff ff94 	bl	8005f0a <LL_ADC_IsCalibrationOnGoing>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d1e2      	bne.n	8005fae <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fec:	f023 0303 	bic.w	r3, r3, #3
 8005ff0:	f043 0201 	orr.w	r2, r3, #1
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	65da      	str	r2, [r3, #92]	; 0x5c
 8005ff8:	e005      	b.n	8006006 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ffe:	f043 0210 	orr.w	r2, r3, #16
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2200      	movs	r2, #0
 800600a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800600e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	0004de01 	.word	0x0004de01

0800601c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800601c:	b590      	push	{r4, r7, lr}
 800601e:	b0a1      	sub	sp, #132	; 0x84
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006026:	2300      	movs	r3, #0
 8006028:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006032:	2b01      	cmp	r3, #1
 8006034:	d101      	bne.n	800603a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006036:	2302      	movs	r3, #2
 8006038:	e08b      	b.n	8006152 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006042:	2300      	movs	r3, #0
 8006044:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006046:	2300      	movs	r3, #0
 8006048:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006052:	d102      	bne.n	800605a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006054:	4b41      	ldr	r3, [pc, #260]	; (800615c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006056:	60bb      	str	r3, [r7, #8]
 8006058:	e001      	b.n	800605e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800605a:	2300      	movs	r3, #0
 800605c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d10b      	bne.n	800607c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006068:	f043 0220 	orr.w	r2, r3, #32
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e06a      	b.n	8006152 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	4618      	mov	r0, r3
 8006080:	f7ff ff57 	bl	8005f32 <LL_ADC_REG_IsConversionOngoing>
 8006084:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f7ff ff51 	bl	8005f32 <LL_ADC_REG_IsConversionOngoing>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d14c      	bne.n	8006130 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006096:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006098:	2b00      	cmp	r3, #0
 800609a:	d149      	bne.n	8006130 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800609c:	4b30      	ldr	r3, [pc, #192]	; (8006160 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800609e:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d028      	beq.n	80060fa <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80060a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	6859      	ldr	r1, [r3, #4]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80060ba:	035b      	lsls	r3, r3, #13
 80060bc:	430b      	orrs	r3, r1
 80060be:	431a      	orrs	r2, r3
 80060c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060c2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80060c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80060c8:	f7ff fef3 	bl	8005eb2 <LL_ADC_IsEnabled>
 80060cc:	4604      	mov	r4, r0
 80060ce:	4823      	ldr	r0, [pc, #140]	; (800615c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80060d0:	f7ff feef 	bl	8005eb2 <LL_ADC_IsEnabled>
 80060d4:	4603      	mov	r3, r0
 80060d6:	4323      	orrs	r3, r4
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d133      	bne.n	8006144 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80060dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80060e4:	f023 030f 	bic.w	r3, r3, #15
 80060e8:	683a      	ldr	r2, [r7, #0]
 80060ea:	6811      	ldr	r1, [r2, #0]
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	6892      	ldr	r2, [r2, #8]
 80060f0:	430a      	orrs	r2, r1
 80060f2:	431a      	orrs	r2, r3
 80060f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060f6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80060f8:	e024      	b.n	8006144 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80060fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006102:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006104:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006106:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800610a:	f7ff fed2 	bl	8005eb2 <LL_ADC_IsEnabled>
 800610e:	4604      	mov	r4, r0
 8006110:	4812      	ldr	r0, [pc, #72]	; (800615c <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006112:	f7ff fece 	bl	8005eb2 <LL_ADC_IsEnabled>
 8006116:	4603      	mov	r3, r0
 8006118:	4323      	orrs	r3, r4
 800611a:	2b00      	cmp	r3, #0
 800611c:	d112      	bne.n	8006144 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800611e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006126:	f023 030f 	bic.w	r3, r3, #15
 800612a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800612c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800612e:	e009      	b.n	8006144 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006134:	f043 0220 	orr.w	r2, r3, #32
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006142:	e000      	b.n	8006146 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006144:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800614e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006152:	4618      	mov	r0, r3
 8006154:	3784      	adds	r7, #132	; 0x84
 8006156:	46bd      	mov	sp, r7
 8006158:	bd90      	pop	{r4, r7, pc}
 800615a:	bf00      	nop
 800615c:	50000100 	.word	0x50000100
 8006160:	50000300 	.word	0x50000300

08006164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f003 0307 	and.w	r3, r3, #7
 8006172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006174:	4b0c      	ldr	r3, [pc, #48]	; (80061a8 <__NVIC_SetPriorityGrouping+0x44>)
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800617a:	68ba      	ldr	r2, [r7, #8]
 800617c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006180:	4013      	ands	r3, r2
 8006182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800618c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006190:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006194:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006196:	4a04      	ldr	r2, [pc, #16]	; (80061a8 <__NVIC_SetPriorityGrouping+0x44>)
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	60d3      	str	r3, [r2, #12]
}
 800619c:	bf00      	nop
 800619e:	3714      	adds	r7, #20
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr
 80061a8:	e000ed00 	.word	0xe000ed00

080061ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80061b0:	4b04      	ldr	r3, [pc, #16]	; (80061c4 <__NVIC_GetPriorityGrouping+0x18>)
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	0a1b      	lsrs	r3, r3, #8
 80061b6:	f003 0307 	and.w	r3, r3, #7
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr
 80061c4:	e000ed00 	.word	0xe000ed00

080061c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	4603      	mov	r3, r0
 80061d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	db0b      	blt.n	80061f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061da:	79fb      	ldrb	r3, [r7, #7]
 80061dc:	f003 021f 	and.w	r2, r3, #31
 80061e0:	4907      	ldr	r1, [pc, #28]	; (8006200 <__NVIC_EnableIRQ+0x38>)
 80061e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061e6:	095b      	lsrs	r3, r3, #5
 80061e8:	2001      	movs	r0, #1
 80061ea:	fa00 f202 	lsl.w	r2, r0, r2
 80061ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80061f2:	bf00      	nop
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	e000e100 	.word	0xe000e100

08006204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	4603      	mov	r3, r0
 800620c:	6039      	str	r1, [r7, #0]
 800620e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006214:	2b00      	cmp	r3, #0
 8006216:	db0a      	blt.n	800622e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	b2da      	uxtb	r2, r3
 800621c:	490c      	ldr	r1, [pc, #48]	; (8006250 <__NVIC_SetPriority+0x4c>)
 800621e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006222:	0112      	lsls	r2, r2, #4
 8006224:	b2d2      	uxtb	r2, r2
 8006226:	440b      	add	r3, r1
 8006228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800622c:	e00a      	b.n	8006244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	b2da      	uxtb	r2, r3
 8006232:	4908      	ldr	r1, [pc, #32]	; (8006254 <__NVIC_SetPriority+0x50>)
 8006234:	79fb      	ldrb	r3, [r7, #7]
 8006236:	f003 030f 	and.w	r3, r3, #15
 800623a:	3b04      	subs	r3, #4
 800623c:	0112      	lsls	r2, r2, #4
 800623e:	b2d2      	uxtb	r2, r2
 8006240:	440b      	add	r3, r1
 8006242:	761a      	strb	r2, [r3, #24]
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	e000e100 	.word	0xe000e100
 8006254:	e000ed00 	.word	0xe000ed00

08006258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006258:	b480      	push	{r7}
 800625a:	b089      	sub	sp, #36	; 0x24
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	60b9      	str	r1, [r7, #8]
 8006262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f003 0307 	and.w	r3, r3, #7
 800626a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	f1c3 0307 	rsb	r3, r3, #7
 8006272:	2b04      	cmp	r3, #4
 8006274:	bf28      	it	cs
 8006276:	2304      	movcs	r3, #4
 8006278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	3304      	adds	r3, #4
 800627e:	2b06      	cmp	r3, #6
 8006280:	d902      	bls.n	8006288 <NVIC_EncodePriority+0x30>
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	3b03      	subs	r3, #3
 8006286:	e000      	b.n	800628a <NVIC_EncodePriority+0x32>
 8006288:	2300      	movs	r3, #0
 800628a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800628c:	f04f 32ff 	mov.w	r2, #4294967295
 8006290:	69bb      	ldr	r3, [r7, #24]
 8006292:	fa02 f303 	lsl.w	r3, r2, r3
 8006296:	43da      	mvns	r2, r3
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	401a      	ands	r2, r3
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80062a0:	f04f 31ff 	mov.w	r1, #4294967295
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	fa01 f303 	lsl.w	r3, r1, r3
 80062aa:	43d9      	mvns	r1, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80062b0:	4313      	orrs	r3, r2
         );
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3724      	adds	r7, #36	; 0x24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
	...

080062c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	3b01      	subs	r3, #1
 80062cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062d0:	d301      	bcc.n	80062d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062d2:	2301      	movs	r3, #1
 80062d4:	e00f      	b.n	80062f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062d6:	4a0a      	ldr	r2, [pc, #40]	; (8006300 <SysTick_Config+0x40>)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	3b01      	subs	r3, #1
 80062dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062de:	210f      	movs	r1, #15
 80062e0:	f04f 30ff 	mov.w	r0, #4294967295
 80062e4:	f7ff ff8e 	bl	8006204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80062e8:	4b05      	ldr	r3, [pc, #20]	; (8006300 <SysTick_Config+0x40>)
 80062ea:	2200      	movs	r2, #0
 80062ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062ee:	4b04      	ldr	r3, [pc, #16]	; (8006300 <SysTick_Config+0x40>)
 80062f0:	2207      	movs	r2, #7
 80062f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3708      	adds	r7, #8
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	e000e010 	.word	0xe000e010

08006304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b082      	sub	sp, #8
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f7ff ff29 	bl	8006164 <__NVIC_SetPriorityGrouping>
}
 8006312:	bf00      	nop
 8006314:	3708      	adds	r7, #8
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b086      	sub	sp, #24
 800631e:	af00      	add	r7, sp, #0
 8006320:	4603      	mov	r3, r0
 8006322:	60b9      	str	r1, [r7, #8]
 8006324:	607a      	str	r2, [r7, #4]
 8006326:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006328:	f7ff ff40 	bl	80061ac <__NVIC_GetPriorityGrouping>
 800632c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	68b9      	ldr	r1, [r7, #8]
 8006332:	6978      	ldr	r0, [r7, #20]
 8006334:	f7ff ff90 	bl	8006258 <NVIC_EncodePriority>
 8006338:	4602      	mov	r2, r0
 800633a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800633e:	4611      	mov	r1, r2
 8006340:	4618      	mov	r0, r3
 8006342:	f7ff ff5f 	bl	8006204 <__NVIC_SetPriority>
}
 8006346:	bf00      	nop
 8006348:	3718      	adds	r7, #24
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800634e:	b580      	push	{r7, lr}
 8006350:	b082      	sub	sp, #8
 8006352:	af00      	add	r7, sp, #0
 8006354:	4603      	mov	r3, r0
 8006356:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff ff33 	bl	80061c8 <__NVIC_EnableIRQ>
}
 8006362:	bf00      	nop
 8006364:	3708      	adds	r7, #8
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b082      	sub	sp, #8
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7ff ffa4 	bl	80062c0 <SysTick_Config>
 8006378:	4603      	mov	r3, r0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}

08006382 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006382:	b480      	push	{r7}
 8006384:	b085      	sub	sp, #20
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800638a:	2300      	movs	r3, #0
 800638c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006394:	b2db      	uxtb	r3, r3
 8006396:	2b02      	cmp	r3, #2
 8006398:	d005      	beq.n	80063a6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2204      	movs	r2, #4
 800639e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	73fb      	strb	r3, [r7, #15]
 80063a4:	e037      	b.n	8006416 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 020e 	bic.w	r2, r2, #14
 80063b4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063c4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 0201 	bic.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063da:	f003 021f 	and.w	r2, r3, #31
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e2:	2101      	movs	r1, #1
 80063e4:	fa01 f202 	lsl.w	r2, r1, r2
 80063e8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ee:	687a      	ldr	r2, [r7, #4]
 80063f0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80063f2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00c      	beq.n	8006416 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006406:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800640a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006414:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8006426:	7bfb      	ldrb	r3, [r7, #15]
}
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800643c:	2300      	movs	r3, #0
 800643e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006446:	b2db      	uxtb	r3, r3
 8006448:	2b02      	cmp	r3, #2
 800644a:	d00d      	beq.n	8006468 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2204      	movs	r2, #4
 8006450:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	73fb      	strb	r3, [r7, #15]
 8006466:	e047      	b.n	80064f8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f022 020e 	bic.w	r2, r2, #14
 8006476:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0201 	bic.w	r2, r2, #1
 8006486:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006492:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006496:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800649c:	f003 021f 	and.w	r2, r3, #31
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a4:	2101      	movs	r1, #1
 80064a6:	fa01 f202 	lsl.w	r2, r1, r2
 80064aa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80064b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d00c      	beq.n	80064d8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80064cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80064d6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d003      	beq.n	80064f8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	4798      	blx	r3
    }
  }
  return status;
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
	...

08006504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006504:	b480      	push	{r7}
 8006506:	b087      	sub	sp, #28
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800650e:	2300      	movs	r3, #0
 8006510:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006512:	e15a      	b.n	80067ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	2101      	movs	r1, #1
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	fa01 f303 	lsl.w	r3, r1, r3
 8006520:	4013      	ands	r3, r2
 8006522:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2b00      	cmp	r3, #0
 8006528:	f000 814c 	beq.w	80067c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f003 0303 	and.w	r3, r3, #3
 8006534:	2b01      	cmp	r3, #1
 8006536:	d005      	beq.n	8006544 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006540:	2b02      	cmp	r3, #2
 8006542:	d130      	bne.n	80065a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	005b      	lsls	r3, r3, #1
 800654e:	2203      	movs	r2, #3
 8006550:	fa02 f303 	lsl.w	r3, r2, r3
 8006554:	43db      	mvns	r3, r3
 8006556:	693a      	ldr	r2, [r7, #16]
 8006558:	4013      	ands	r3, r2
 800655a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	68da      	ldr	r2, [r3, #12]
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	005b      	lsls	r3, r3, #1
 8006564:	fa02 f303 	lsl.w	r3, r2, r3
 8006568:	693a      	ldr	r2, [r7, #16]
 800656a:	4313      	orrs	r3, r2
 800656c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800657a:	2201      	movs	r2, #1
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	fa02 f303 	lsl.w	r3, r2, r3
 8006582:	43db      	mvns	r3, r3
 8006584:	693a      	ldr	r2, [r7, #16]
 8006586:	4013      	ands	r3, r2
 8006588:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	091b      	lsrs	r3, r3, #4
 8006590:	f003 0201 	and.w	r2, r3, #1
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	fa02 f303 	lsl.w	r3, r2, r3
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	4313      	orrs	r3, r2
 800659e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f003 0303 	and.w	r3, r3, #3
 80065ae:	2b03      	cmp	r3, #3
 80065b0:	d017      	beq.n	80065e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	68db      	ldr	r3, [r3, #12]
 80065b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	005b      	lsls	r3, r3, #1
 80065bc:	2203      	movs	r2, #3
 80065be:	fa02 f303 	lsl.w	r3, r2, r3
 80065c2:	43db      	mvns	r3, r3
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	4013      	ands	r3, r2
 80065c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	689a      	ldr	r2, [r3, #8]
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	005b      	lsls	r3, r3, #1
 80065d2:	fa02 f303 	lsl.w	r3, r2, r3
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	4313      	orrs	r3, r2
 80065da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f003 0303 	and.w	r3, r3, #3
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d123      	bne.n	8006636 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	08da      	lsrs	r2, r3, #3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	3208      	adds	r2, #8
 80065f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f003 0307 	and.w	r3, r3, #7
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	220f      	movs	r2, #15
 8006606:	fa02 f303 	lsl.w	r3, r2, r3
 800660a:	43db      	mvns	r3, r3
 800660c:	693a      	ldr	r2, [r7, #16]
 800660e:	4013      	ands	r3, r2
 8006610:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	691a      	ldr	r2, [r3, #16]
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	009b      	lsls	r3, r3, #2
 800661e:	fa02 f303 	lsl.w	r3, r2, r3
 8006622:	693a      	ldr	r2, [r7, #16]
 8006624:	4313      	orrs	r3, r2
 8006626:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	08da      	lsrs	r2, r3, #3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	3208      	adds	r2, #8
 8006630:	6939      	ldr	r1, [r7, #16]
 8006632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	005b      	lsls	r3, r3, #1
 8006640:	2203      	movs	r2, #3
 8006642:	fa02 f303 	lsl.w	r3, r2, r3
 8006646:	43db      	mvns	r3, r3
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4013      	ands	r3, r2
 800664c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	f003 0203 	and.w	r2, r3, #3
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	005b      	lsls	r3, r3, #1
 800665a:	fa02 f303 	lsl.w	r3, r2, r3
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006672:	2b00      	cmp	r3, #0
 8006674:	f000 80a6 	beq.w	80067c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006678:	4b5b      	ldr	r3, [pc, #364]	; (80067e8 <HAL_GPIO_Init+0x2e4>)
 800667a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800667c:	4a5a      	ldr	r2, [pc, #360]	; (80067e8 <HAL_GPIO_Init+0x2e4>)
 800667e:	f043 0301 	orr.w	r3, r3, #1
 8006682:	6613      	str	r3, [r2, #96]	; 0x60
 8006684:	4b58      	ldr	r3, [pc, #352]	; (80067e8 <HAL_GPIO_Init+0x2e4>)
 8006686:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	60bb      	str	r3, [r7, #8]
 800668e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006690:	4a56      	ldr	r2, [pc, #344]	; (80067ec <HAL_GPIO_Init+0x2e8>)
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	089b      	lsrs	r3, r3, #2
 8006696:	3302      	adds	r3, #2
 8006698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800669c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	f003 0303 	and.w	r3, r3, #3
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	220f      	movs	r2, #15
 80066a8:	fa02 f303 	lsl.w	r3, r2, r3
 80066ac:	43db      	mvns	r3, r3
 80066ae:	693a      	ldr	r2, [r7, #16]
 80066b0:	4013      	ands	r3, r2
 80066b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80066ba:	d01f      	beq.n	80066fc <HAL_GPIO_Init+0x1f8>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a4c      	ldr	r2, [pc, #304]	; (80067f0 <HAL_GPIO_Init+0x2ec>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d019      	beq.n	80066f8 <HAL_GPIO_Init+0x1f4>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a4b      	ldr	r2, [pc, #300]	; (80067f4 <HAL_GPIO_Init+0x2f0>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d013      	beq.n	80066f4 <HAL_GPIO_Init+0x1f0>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	4a4a      	ldr	r2, [pc, #296]	; (80067f8 <HAL_GPIO_Init+0x2f4>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d00d      	beq.n	80066f0 <HAL_GPIO_Init+0x1ec>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a49      	ldr	r2, [pc, #292]	; (80067fc <HAL_GPIO_Init+0x2f8>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d007      	beq.n	80066ec <HAL_GPIO_Init+0x1e8>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a48      	ldr	r2, [pc, #288]	; (8006800 <HAL_GPIO_Init+0x2fc>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d101      	bne.n	80066e8 <HAL_GPIO_Init+0x1e4>
 80066e4:	2305      	movs	r3, #5
 80066e6:	e00a      	b.n	80066fe <HAL_GPIO_Init+0x1fa>
 80066e8:	2306      	movs	r3, #6
 80066ea:	e008      	b.n	80066fe <HAL_GPIO_Init+0x1fa>
 80066ec:	2304      	movs	r3, #4
 80066ee:	e006      	b.n	80066fe <HAL_GPIO_Init+0x1fa>
 80066f0:	2303      	movs	r3, #3
 80066f2:	e004      	b.n	80066fe <HAL_GPIO_Init+0x1fa>
 80066f4:	2302      	movs	r3, #2
 80066f6:	e002      	b.n	80066fe <HAL_GPIO_Init+0x1fa>
 80066f8:	2301      	movs	r3, #1
 80066fa:	e000      	b.n	80066fe <HAL_GPIO_Init+0x1fa>
 80066fc:	2300      	movs	r3, #0
 80066fe:	697a      	ldr	r2, [r7, #20]
 8006700:	f002 0203 	and.w	r2, r2, #3
 8006704:	0092      	lsls	r2, r2, #2
 8006706:	4093      	lsls	r3, r2
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	4313      	orrs	r3, r2
 800670c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800670e:	4937      	ldr	r1, [pc, #220]	; (80067ec <HAL_GPIO_Init+0x2e8>)
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	089b      	lsrs	r3, r3, #2
 8006714:	3302      	adds	r3, #2
 8006716:	693a      	ldr	r2, [r7, #16]
 8006718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800671c:	4b39      	ldr	r3, [pc, #228]	; (8006804 <HAL_GPIO_Init+0x300>)
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	43db      	mvns	r3, r3
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	4013      	ands	r3, r2
 800672a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d003      	beq.n	8006740 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	4313      	orrs	r3, r2
 800673e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006740:	4a30      	ldr	r2, [pc, #192]	; (8006804 <HAL_GPIO_Init+0x300>)
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006746:	4b2f      	ldr	r3, [pc, #188]	; (8006804 <HAL_GPIO_Init+0x300>)
 8006748:	68db      	ldr	r3, [r3, #12]
 800674a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	43db      	mvns	r3, r3
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	4013      	ands	r3, r2
 8006754:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006762:	693a      	ldr	r2, [r7, #16]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4313      	orrs	r3, r2
 8006768:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800676a:	4a26      	ldr	r2, [pc, #152]	; (8006804 <HAL_GPIO_Init+0x300>)
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006770:	4b24      	ldr	r3, [pc, #144]	; (8006804 <HAL_GPIO_Init+0x300>)
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	43db      	mvns	r3, r3
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4013      	ands	r3, r2
 800677e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006788:	2b00      	cmp	r3, #0
 800678a:	d003      	beq.n	8006794 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	4313      	orrs	r3, r2
 8006792:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006794:	4a1b      	ldr	r2, [pc, #108]	; (8006804 <HAL_GPIO_Init+0x300>)
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800679a:	4b1a      	ldr	r3, [pc, #104]	; (8006804 <HAL_GPIO_Init+0x300>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	43db      	mvns	r3, r3
 80067a4:	693a      	ldr	r2, [r7, #16]
 80067a6:	4013      	ands	r3, r2
 80067a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d003      	beq.n	80067be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80067be:	4a11      	ldr	r2, [pc, #68]	; (8006804 <HAL_GPIO_Init+0x300>)
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	3301      	adds	r3, #1
 80067c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	fa22 f303 	lsr.w	r3, r2, r3
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f47f ae9d 	bne.w	8006514 <HAL_GPIO_Init+0x10>
  }
}
 80067da:	bf00      	nop
 80067dc:	bf00      	nop
 80067de:	371c      	adds	r7, #28
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr
 80067e8:	40021000 	.word	0x40021000
 80067ec:	40010000 	.word	0x40010000
 80067f0:	48000400 	.word	0x48000400
 80067f4:	48000800 	.word	0x48000800
 80067f8:	48000c00 	.word	0x48000c00
 80067fc:	48001000 	.word	0x48001000
 8006800:	48001400 	.word	0x48001400
 8006804:	40010400 	.word	0x40010400

08006808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	460b      	mov	r3, r1
 8006812:	807b      	strh	r3, [r7, #2]
 8006814:	4613      	mov	r3, r2
 8006816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006818:	787b      	ldrb	r3, [r7, #1]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d003      	beq.n	8006826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800681e:	887a      	ldrh	r2, [r7, #2]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006824:	e002      	b.n	800682c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006826:	887a      	ldrh	r2, [r7, #2]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d101      	bne.n	800684a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	e081      	b.n	800694e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d106      	bne.n	8006864 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f7fd fdbc 	bl	80043dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2224      	movs	r2, #36	; 0x24
 8006868:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f022 0201 	bic.w	r2, r2, #1
 800687a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006888:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	689a      	ldr	r2, [r3, #8]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006898:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	68db      	ldr	r3, [r3, #12]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d107      	bne.n	80068b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	689a      	ldr	r2, [r3, #8]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068ae:	609a      	str	r2, [r3, #8]
 80068b0:	e006      	b.n	80068c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	689a      	ldr	r2, [r3, #8]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80068be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	2b02      	cmp	r3, #2
 80068c6:	d104      	bne.n	80068d2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068d0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	6812      	ldr	r2, [r2, #0]
 80068dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80068e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68da      	ldr	r2, [r3, #12]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068f4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	691a      	ldr	r2, [r3, #16]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	695b      	ldr	r3, [r3, #20]
 80068fe:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	430a      	orrs	r2, r1
 800690e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69d9      	ldr	r1, [r3, #28]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6a1a      	ldr	r2, [r3, #32]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	430a      	orrs	r2, r1
 800691e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f042 0201 	orr.w	r2, r2, #1
 800692e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2200      	movs	r2, #0
 8006934:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2220      	movs	r2, #32
 800693a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800694c:	2300      	movs	r3, #0
}
 800694e:	4618      	mov	r0, r3
 8006950:	3708      	adds	r7, #8
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
	...

08006958 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b088      	sub	sp, #32
 800695c:	af02      	add	r7, sp, #8
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	4608      	mov	r0, r1
 8006962:	4611      	mov	r1, r2
 8006964:	461a      	mov	r2, r3
 8006966:	4603      	mov	r3, r0
 8006968:	817b      	strh	r3, [r7, #10]
 800696a:	460b      	mov	r3, r1
 800696c:	813b      	strh	r3, [r7, #8]
 800696e:	4613      	mov	r3, r2
 8006970:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006978:	b2db      	uxtb	r3, r3
 800697a:	2b20      	cmp	r3, #32
 800697c:	f040 80f9 	bne.w	8006b72 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006980:	6a3b      	ldr	r3, [r7, #32]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d002      	beq.n	800698c <HAL_I2C_Mem_Write+0x34>
 8006986:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006988:	2b00      	cmp	r3, #0
 800698a:	d105      	bne.n	8006998 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006992:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e0ed      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d101      	bne.n	80069a6 <HAL_I2C_Mem_Write+0x4e>
 80069a2:	2302      	movs	r3, #2
 80069a4:	e0e6      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80069ae:	f7fe f81f 	bl	80049f0 <HAL_GetTick>
 80069b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	9300      	str	r3, [sp, #0]
 80069b8:	2319      	movs	r3, #25
 80069ba:	2201      	movs	r2, #1
 80069bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069c0:	68f8      	ldr	r0, [r7, #12]
 80069c2:	f000 fac3 	bl	8006f4c <I2C_WaitOnFlagUntilTimeout>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d001      	beq.n	80069d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e0d1      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2221      	movs	r2, #33	; 0x21
 80069d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2240      	movs	r2, #64	; 0x40
 80069dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6a3a      	ldr	r2, [r7, #32]
 80069ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80069f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80069f8:	88f8      	ldrh	r0, [r7, #6]
 80069fa:	893a      	ldrh	r2, [r7, #8]
 80069fc:	8979      	ldrh	r1, [r7, #10]
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	4603      	mov	r3, r0
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f000 f9d3 	bl	8006db4 <I2C_RequestMemoryWrite>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d005      	beq.n	8006a20 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e0a9      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	2bff      	cmp	r3, #255	; 0xff
 8006a28:	d90e      	bls.n	8006a48 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	22ff      	movs	r2, #255	; 0xff
 8006a2e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a34:	b2da      	uxtb	r2, r3
 8006a36:	8979      	ldrh	r1, [r7, #10]
 8006a38:	2300      	movs	r3, #0
 8006a3a:	9300      	str	r3, [sp, #0]
 8006a3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a40:	68f8      	ldr	r0, [r7, #12]
 8006a42:	f000 fc2b 	bl	800729c <I2C_TransferConfig>
 8006a46:	e00f      	b.n	8006a68 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a56:	b2da      	uxtb	r2, r3
 8006a58:	8979      	ldrh	r1, [r7, #10]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	9300      	str	r3, [sp, #0]
 8006a5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f000 fc1a 	bl	800729c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a68:	697a      	ldr	r2, [r7, #20]
 8006a6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 faad 	bl	8006fcc <I2C_WaitOnTXISFlagUntilTimeout>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d001      	beq.n	8006a7c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e07b      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a80:	781a      	ldrb	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d034      	beq.n	8006b20 <HAL_I2C_Mem_Write+0x1c8>
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d130      	bne.n	8006b20 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	9300      	str	r3, [sp, #0]
 8006ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	2180      	movs	r1, #128	; 0x80
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 fa3f 	bl	8006f4c <I2C_WaitOnFlagUntilTimeout>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e04d      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	2bff      	cmp	r3, #255	; 0xff
 8006ae0:	d90e      	bls.n	8006b00 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	22ff      	movs	r2, #255	; 0xff
 8006ae6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aec:	b2da      	uxtb	r2, r3
 8006aee:	8979      	ldrh	r1, [r7, #10]
 8006af0:	2300      	movs	r3, #0
 8006af2:	9300      	str	r3, [sp, #0]
 8006af4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f000 fbcf 	bl	800729c <I2C_TransferConfig>
 8006afe:	e00f      	b.n	8006b20 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b0e:	b2da      	uxtb	r2, r3
 8006b10:	8979      	ldrh	r1, [r7, #10]
 8006b12:	2300      	movs	r3, #0
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006b1a:	68f8      	ldr	r0, [r7, #12]
 8006b1c:	f000 fbbe 	bl	800729c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d19e      	bne.n	8006a68 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f000 fa8c 	bl	800704c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d001      	beq.n	8006b3e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e01a      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2220      	movs	r2, #32
 8006b44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6859      	ldr	r1, [r3, #4]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	4b0a      	ldr	r3, [pc, #40]	; (8006b7c <HAL_I2C_Mem_Write+0x224>)
 8006b52:	400b      	ands	r3, r1
 8006b54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	e000      	b.n	8006b74 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006b72:	2302      	movs	r3, #2
  }
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3718      	adds	r7, #24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	fe00e800 	.word	0xfe00e800

08006b80 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b088      	sub	sp, #32
 8006b84:	af02      	add	r7, sp, #8
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	4608      	mov	r0, r1
 8006b8a:	4611      	mov	r1, r2
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	4603      	mov	r3, r0
 8006b90:	817b      	strh	r3, [r7, #10]
 8006b92:	460b      	mov	r3, r1
 8006b94:	813b      	strh	r3, [r7, #8]
 8006b96:	4613      	mov	r3, r2
 8006b98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b20      	cmp	r3, #32
 8006ba4:	f040 80fd 	bne.w	8006da2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ba8:	6a3b      	ldr	r3, [r7, #32]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d002      	beq.n	8006bb4 <HAL_I2C_Mem_Read+0x34>
 8006bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d105      	bne.n	8006bc0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	e0f1      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d101      	bne.n	8006bce <HAL_I2C_Mem_Read+0x4e>
 8006bca:	2302      	movs	r3, #2
 8006bcc:	e0ea      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006bd6:	f7fd ff0b 	bl	80049f0 <HAL_GetTick>
 8006bda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	9300      	str	r3, [sp, #0]
 8006be0:	2319      	movs	r3, #25
 8006be2:	2201      	movs	r2, #1
 8006be4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006be8:	68f8      	ldr	r0, [r7, #12]
 8006bea:	f000 f9af 	bl	8006f4c <I2C_WaitOnFlagUntilTimeout>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d001      	beq.n	8006bf8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e0d5      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2222      	movs	r2, #34	; 0x22
 8006bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2240      	movs	r2, #64	; 0x40
 8006c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6a3a      	ldr	r2, [r7, #32]
 8006c12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006c18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c20:	88f8      	ldrh	r0, [r7, #6]
 8006c22:	893a      	ldrh	r2, [r7, #8]
 8006c24:	8979      	ldrh	r1, [r7, #10]
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	9301      	str	r3, [sp, #4]
 8006c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2c:	9300      	str	r3, [sp, #0]
 8006c2e:	4603      	mov	r3, r0
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 f913 	bl	8006e5c <I2C_RequestMemoryRead>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d005      	beq.n	8006c48 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e0ad      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	2bff      	cmp	r3, #255	; 0xff
 8006c50:	d90e      	bls.n	8006c70 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	22ff      	movs	r2, #255	; 0xff
 8006c56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c5c:	b2da      	uxtb	r2, r3
 8006c5e:	8979      	ldrh	r1, [r7, #10]
 8006c60:	4b52      	ldr	r3, [pc, #328]	; (8006dac <HAL_I2C_Mem_Read+0x22c>)
 8006c62:	9300      	str	r3, [sp, #0]
 8006c64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c68:	68f8      	ldr	r0, [r7, #12]
 8006c6a:	f000 fb17 	bl	800729c <I2C_TransferConfig>
 8006c6e:	e00f      	b.n	8006c90 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	8979      	ldrh	r1, [r7, #10]
 8006c82:	4b4a      	ldr	r3, [pc, #296]	; (8006dac <HAL_I2C_Mem_Read+0x22c>)
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c8a:	68f8      	ldr	r0, [r7, #12]
 8006c8c:	f000 fb06 	bl	800729c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c96:	2200      	movs	r2, #0
 8006c98:	2104      	movs	r1, #4
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 f956 	bl	8006f4c <I2C_WaitOnFlagUntilTimeout>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d001      	beq.n	8006caa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e07c      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb4:	b2d2      	uxtb	r2, r2
 8006cb6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cbc:	1c5a      	adds	r2, r3, #1
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	3b01      	subs	r3, #1
 8006cd6:	b29a      	uxth	r2, r3
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ce0:	b29b      	uxth	r3, r3
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d034      	beq.n	8006d50 <HAL_I2C_Mem_Read+0x1d0>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d130      	bne.n	8006d50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	9300      	str	r3, [sp, #0]
 8006cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	2180      	movs	r1, #128	; 0x80
 8006cf8:	68f8      	ldr	r0, [r7, #12]
 8006cfa:	f000 f927 	bl	8006f4c <I2C_WaitOnFlagUntilTimeout>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d001      	beq.n	8006d08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006d04:	2301      	movs	r3, #1
 8006d06:	e04d      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	2bff      	cmp	r3, #255	; 0xff
 8006d10:	d90e      	bls.n	8006d30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	22ff      	movs	r2, #255	; 0xff
 8006d16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d1c:	b2da      	uxtb	r2, r3
 8006d1e:	8979      	ldrh	r1, [r7, #10]
 8006d20:	2300      	movs	r3, #0
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d28:	68f8      	ldr	r0, [r7, #12]
 8006d2a:	f000 fab7 	bl	800729c <I2C_TransferConfig>
 8006d2e:	e00f      	b.n	8006d50 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d34:	b29a      	uxth	r2, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	8979      	ldrh	r1, [r7, #10]
 8006d42:	2300      	movs	r3, #0
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f000 faa6 	bl	800729c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d19a      	bne.n	8006c90 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 f974 	bl	800704c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d001      	beq.n	8006d6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e01a      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2220      	movs	r2, #32
 8006d74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	6859      	ldr	r1, [r3, #4]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	4b0b      	ldr	r3, [pc, #44]	; (8006db0 <HAL_I2C_Mem_Read+0x230>)
 8006d82:	400b      	ands	r3, r1
 8006d84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	e000      	b.n	8006da4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006da2:	2302      	movs	r3, #2
  }
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3718      	adds	r7, #24
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	80002400 	.word	0x80002400
 8006db0:	fe00e800 	.word	0xfe00e800

08006db4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af02      	add	r7, sp, #8
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	4608      	mov	r0, r1
 8006dbe:	4611      	mov	r1, r2
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	817b      	strh	r3, [r7, #10]
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	813b      	strh	r3, [r7, #8]
 8006dca:	4613      	mov	r3, r2
 8006dcc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006dce:	88fb      	ldrh	r3, [r7, #6]
 8006dd0:	b2da      	uxtb	r2, r3
 8006dd2:	8979      	ldrh	r1, [r7, #10]
 8006dd4:	4b20      	ldr	r3, [pc, #128]	; (8006e58 <I2C_RequestMemoryWrite+0xa4>)
 8006dd6:	9300      	str	r3, [sp, #0]
 8006dd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f000 fa5d 	bl	800729c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006de2:	69fa      	ldr	r2, [r7, #28]
 8006de4:	69b9      	ldr	r1, [r7, #24]
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f000 f8f0 	bl	8006fcc <I2C_WaitOnTXISFlagUntilTimeout>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d001      	beq.n	8006df6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e02c      	b.n	8006e50 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006df6:	88fb      	ldrh	r3, [r7, #6]
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d105      	bne.n	8006e08 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006dfc:	893b      	ldrh	r3, [r7, #8]
 8006dfe:	b2da      	uxtb	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	629a      	str	r2, [r3, #40]	; 0x28
 8006e06:	e015      	b.n	8006e34 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e08:	893b      	ldrh	r3, [r7, #8]
 8006e0a:	0a1b      	lsrs	r3, r3, #8
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	b2da      	uxtb	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e16:	69fa      	ldr	r2, [r7, #28]
 8006e18:	69b9      	ldr	r1, [r7, #24]
 8006e1a:	68f8      	ldr	r0, [r7, #12]
 8006e1c:	f000 f8d6 	bl	8006fcc <I2C_WaitOnTXISFlagUntilTimeout>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d001      	beq.n	8006e2a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e012      	b.n	8006e50 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e2a:	893b      	ldrh	r3, [r7, #8]
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	2180      	movs	r1, #128	; 0x80
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 f884 	bl	8006f4c <I2C_WaitOnFlagUntilTimeout>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e000      	b.n	8006e50 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	80002000 	.word	0x80002000

08006e5c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af02      	add	r7, sp, #8
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	4608      	mov	r0, r1
 8006e66:	4611      	mov	r1, r2
 8006e68:	461a      	mov	r2, r3
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	817b      	strh	r3, [r7, #10]
 8006e6e:	460b      	mov	r3, r1
 8006e70:	813b      	strh	r3, [r7, #8]
 8006e72:	4613      	mov	r3, r2
 8006e74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006e76:	88fb      	ldrh	r3, [r7, #6]
 8006e78:	b2da      	uxtb	r2, r3
 8006e7a:	8979      	ldrh	r1, [r7, #10]
 8006e7c:	4b20      	ldr	r3, [pc, #128]	; (8006f00 <I2C_RequestMemoryRead+0xa4>)
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	2300      	movs	r3, #0
 8006e82:	68f8      	ldr	r0, [r7, #12]
 8006e84:	f000 fa0a 	bl	800729c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e88:	69fa      	ldr	r2, [r7, #28]
 8006e8a:	69b9      	ldr	r1, [r7, #24]
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f000 f89d 	bl	8006fcc <I2C_WaitOnTXISFlagUntilTimeout>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d001      	beq.n	8006e9c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e02c      	b.n	8006ef6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e9c:	88fb      	ldrh	r3, [r7, #6]
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d105      	bne.n	8006eae <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ea2:	893b      	ldrh	r3, [r7, #8]
 8006ea4:	b2da      	uxtb	r2, r3
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	629a      	str	r2, [r3, #40]	; 0x28
 8006eac:	e015      	b.n	8006eda <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006eae:	893b      	ldrh	r3, [r7, #8]
 8006eb0:	0a1b      	lsrs	r3, r3, #8
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	b2da      	uxtb	r2, r3
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ebc:	69fa      	ldr	r2, [r7, #28]
 8006ebe:	69b9      	ldr	r1, [r7, #24]
 8006ec0:	68f8      	ldr	r0, [r7, #12]
 8006ec2:	f000 f883 	bl	8006fcc <I2C_WaitOnTXISFlagUntilTimeout>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d001      	beq.n	8006ed0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e012      	b.n	8006ef6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ed0:	893b      	ldrh	r3, [r7, #8]
 8006ed2:	b2da      	uxtb	r2, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2140      	movs	r1, #64	; 0x40
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 f831 	bl	8006f4c <I2C_WaitOnFlagUntilTimeout>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d001      	beq.n	8006ef4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e000      	b.n	8006ef6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3710      	adds	r7, #16
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	80002000 	.word	0x80002000

08006f04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	f003 0302 	and.w	r3, r3, #2
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d103      	bne.n	8006f22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	699b      	ldr	r3, [r3, #24]
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d007      	beq.n	8006f40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	699a      	ldr	r2, [r3, #24]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f042 0201 	orr.w	r2, r2, #1
 8006f3e:	619a      	str	r2, [r3, #24]
  }
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	603b      	str	r3, [r7, #0]
 8006f58:	4613      	mov	r3, r2
 8006f5a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f5c:	e022      	b.n	8006fa4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f64:	d01e      	beq.n	8006fa4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f66:	f7fd fd43 	bl	80049f0 <HAL_GetTick>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	1ad3      	subs	r3, r2, r3
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d302      	bcc.n	8006f7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d113      	bne.n	8006fa4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f80:	f043 0220 	orr.w	r2, r3, #32
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2220      	movs	r2, #32
 8006f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e00f      	b.n	8006fc4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	699a      	ldr	r2, [r3, #24]
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	4013      	ands	r3, r2
 8006fae:	68ba      	ldr	r2, [r7, #8]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	bf0c      	ite	eq
 8006fb4:	2301      	moveq	r3, #1
 8006fb6:	2300      	movne	r3, #0
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	461a      	mov	r2, r3
 8006fbc:	79fb      	ldrb	r3, [r7, #7]
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	d0cd      	beq.n	8006f5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006fd8:	e02c      	b.n	8007034 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	68b9      	ldr	r1, [r7, #8]
 8006fde:	68f8      	ldr	r0, [r7, #12]
 8006fe0:	f000 f870 	bl	80070c4 <I2C_IsErrorOccurred>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d001      	beq.n	8006fee <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e02a      	b.n	8007044 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff4:	d01e      	beq.n	8007034 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ff6:	f7fd fcfb 	bl	80049f0 <HAL_GetTick>
 8006ffa:	4602      	mov	r2, r0
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	1ad3      	subs	r3, r2, r3
 8007000:	68ba      	ldr	r2, [r7, #8]
 8007002:	429a      	cmp	r2, r3
 8007004:	d302      	bcc.n	800700c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d113      	bne.n	8007034 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007010:	f043 0220 	orr.w	r2, r3, #32
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2220      	movs	r2, #32
 800701c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	e007      	b.n	8007044 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	f003 0302 	and.w	r3, r3, #2
 800703e:	2b02      	cmp	r3, #2
 8007040:	d1cb      	bne.n	8006fda <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007042:	2300      	movs	r3, #0
}
 8007044:	4618      	mov	r0, r3
 8007046:	3710      	adds	r7, #16
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007058:	e028      	b.n	80070ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	68b9      	ldr	r1, [r7, #8]
 800705e:	68f8      	ldr	r0, [r7, #12]
 8007060:	f000 f830 	bl	80070c4 <I2C_IsErrorOccurred>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d001      	beq.n	800706e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	e026      	b.n	80070bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800706e:	f7fd fcbf 	bl	80049f0 <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	68ba      	ldr	r2, [r7, #8]
 800707a:	429a      	cmp	r2, r3
 800707c:	d302      	bcc.n	8007084 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d113      	bne.n	80070ac <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007088:	f043 0220 	orr.w	r2, r3, #32
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2220      	movs	r2, #32
 8007094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2200      	movs	r2, #0
 800709c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e007      	b.n	80070bc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	f003 0320 	and.w	r3, r3, #32
 80070b6:	2b20      	cmp	r3, #32
 80070b8:	d1cf      	bne.n	800705a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b08a      	sub	sp, #40	; 0x28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070d0:	2300      	movs	r3, #0
 80070d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	699b      	ldr	r3, [r3, #24]
 80070dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80070de:	2300      	movs	r3, #0
 80070e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	f003 0310 	and.w	r3, r3, #16
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d075      	beq.n	80071dc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2210      	movs	r2, #16
 80070f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80070f8:	e056      	b.n	80071a8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80070fa:	68bb      	ldr	r3, [r7, #8]
 80070fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007100:	d052      	beq.n	80071a8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007102:	f7fd fc75 	bl	80049f0 <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	429a      	cmp	r2, r3
 8007110:	d302      	bcc.n	8007118 <I2C_IsErrorOccurred+0x54>
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d147      	bne.n	80071a8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007122:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800712a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	699b      	ldr	r3, [r3, #24]
 8007132:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007136:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800713a:	d12e      	bne.n	800719a <I2C_IsErrorOccurred+0xd6>
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007142:	d02a      	beq.n	800719a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007144:	7cfb      	ldrb	r3, [r7, #19]
 8007146:	2b20      	cmp	r3, #32
 8007148:	d027      	beq.n	800719a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	685a      	ldr	r2, [r3, #4]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007158:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800715a:	f7fd fc49 	bl	80049f0 <HAL_GetTick>
 800715e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007160:	e01b      	b.n	800719a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007162:	f7fd fc45 	bl	80049f0 <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	2b19      	cmp	r3, #25
 800716e:	d914      	bls.n	800719a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007174:	f043 0220 	orr.w	r2, r3, #32
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2220      	movs	r2, #32
 8007180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	699b      	ldr	r3, [r3, #24]
 80071a0:	f003 0320 	and.w	r3, r3, #32
 80071a4:	2b20      	cmp	r3, #32
 80071a6:	d1dc      	bne.n	8007162 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	f003 0320 	and.w	r3, r3, #32
 80071b2:	2b20      	cmp	r3, #32
 80071b4:	d003      	beq.n	80071be <I2C_IsErrorOccurred+0xfa>
 80071b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d09d      	beq.n	80070fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80071be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d103      	bne.n	80071ce <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2220      	movs	r2, #32
 80071cc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	f043 0304 	orr.w	r3, r3, #4
 80071d4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	699b      	ldr	r3, [r3, #24]
 80071e2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00b      	beq.n	8007206 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80071ee:	6a3b      	ldr	r3, [r7, #32]
 80071f0:	f043 0301 	orr.w	r3, r3, #1
 80071f4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007200:	2301      	movs	r3, #1
 8007202:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800720c:	2b00      	cmp	r3, #0
 800720e:	d00b      	beq.n	8007228 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	f043 0308 	orr.w	r3, r3, #8
 8007216:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007220:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007228:	69bb      	ldr	r3, [r7, #24]
 800722a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800722e:	2b00      	cmp	r3, #0
 8007230:	d00b      	beq.n	800724a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007232:	6a3b      	ldr	r3, [r7, #32]
 8007234:	f043 0302 	orr.w	r3, r3, #2
 8007238:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007242:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800724a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800724e:	2b00      	cmp	r3, #0
 8007250:	d01c      	beq.n	800728c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007252:	68f8      	ldr	r0, [r7, #12]
 8007254:	f7ff fe56 	bl	8006f04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	6859      	ldr	r1, [r3, #4]
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	4b0d      	ldr	r3, [pc, #52]	; (8007298 <I2C_IsErrorOccurred+0x1d4>)
 8007264:	400b      	ands	r3, r1
 8007266:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800726c:	6a3b      	ldr	r3, [r7, #32]
 800726e:	431a      	orrs	r2, r3
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2220      	movs	r2, #32
 8007278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2200      	movs	r2, #0
 8007280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2200      	movs	r2, #0
 8007288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800728c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007290:	4618      	mov	r0, r3
 8007292:	3728      	adds	r7, #40	; 0x28
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}
 8007298:	fe00e800 	.word	0xfe00e800

0800729c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800729c:	b480      	push	{r7}
 800729e:	b087      	sub	sp, #28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	607b      	str	r3, [r7, #4]
 80072a6:	460b      	mov	r3, r1
 80072a8:	817b      	strh	r3, [r7, #10]
 80072aa:	4613      	mov	r3, r2
 80072ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80072ae:	897b      	ldrh	r3, [r7, #10]
 80072b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80072b4:	7a7b      	ldrb	r3, [r7, #9]
 80072b6:	041b      	lsls	r3, r3, #16
 80072b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80072bc:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80072c2:	6a3b      	ldr	r3, [r7, #32]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80072ca:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	685a      	ldr	r2, [r3, #4]
 80072d2:	6a3b      	ldr	r3, [r7, #32]
 80072d4:	0d5b      	lsrs	r3, r3, #21
 80072d6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80072da:	4b08      	ldr	r3, [pc, #32]	; (80072fc <I2C_TransferConfig+0x60>)
 80072dc:	430b      	orrs	r3, r1
 80072de:	43db      	mvns	r3, r3
 80072e0:	ea02 0103 	and.w	r1, r2, r3
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	430a      	orrs	r2, r1
 80072ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80072ee:	bf00      	nop
 80072f0:	371c      	adds	r7, #28
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr
 80072fa:	bf00      	nop
 80072fc:	03ff63ff 	.word	0x03ff63ff

08007300 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007310:	b2db      	uxtb	r3, r3
 8007312:	2b20      	cmp	r3, #32
 8007314:	d138      	bne.n	8007388 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800731c:	2b01      	cmp	r3, #1
 800731e:	d101      	bne.n	8007324 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007320:	2302      	movs	r3, #2
 8007322:	e032      	b.n	800738a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2224      	movs	r2, #36	; 0x24
 8007330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f022 0201 	bic.w	r2, r2, #1
 8007342:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681a      	ldr	r2, [r3, #0]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007352:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6819      	ldr	r1, [r3, #0]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	683a      	ldr	r2, [r7, #0]
 8007360:	430a      	orrs	r2, r1
 8007362:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f042 0201 	orr.w	r2, r2, #1
 8007372:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2220      	movs	r2, #32
 8007378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007384:	2300      	movs	r3, #0
 8007386:	e000      	b.n	800738a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007388:	2302      	movs	r3, #2
  }
}
 800738a:	4618      	mov	r0, r3
 800738c:	370c      	adds	r7, #12
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr

08007396 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007396:	b480      	push	{r7}
 8007398:	b085      	sub	sp, #20
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
 800739e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	2b20      	cmp	r3, #32
 80073aa:	d139      	bne.n	8007420 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d101      	bne.n	80073ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80073b6:	2302      	movs	r3, #2
 80073b8:	e033      	b.n	8007422 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2224      	movs	r2, #36	; 0x24
 80073c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f022 0201 	bic.w	r2, r2, #1
 80073d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80073e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	021b      	lsls	r3, r3, #8
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f042 0201 	orr.w	r2, r2, #1
 800740a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2220      	movs	r2, #32
 8007410:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800741c:	2300      	movs	r3, #0
 800741e:	e000      	b.n	8007422 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007420:	2302      	movs	r3, #2
  }
}
 8007422:	4618      	mov	r0, r3
 8007424:	3714      	adds	r7, #20
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
	...

08007430 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d141      	bne.n	80074c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800743e:	4b4b      	ldr	r3, [pc, #300]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007446:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800744a:	d131      	bne.n	80074b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800744c:	4b47      	ldr	r3, [pc, #284]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800744e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007452:	4a46      	ldr	r2, [pc, #280]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007454:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007458:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800745c:	4b43      	ldr	r3, [pc, #268]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007464:	4a41      	ldr	r2, [pc, #260]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007466:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800746a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800746c:	4b40      	ldr	r3, [pc, #256]	; (8007570 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2232      	movs	r2, #50	; 0x32
 8007472:	fb02 f303 	mul.w	r3, r2, r3
 8007476:	4a3f      	ldr	r2, [pc, #252]	; (8007574 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007478:	fba2 2303 	umull	r2, r3, r2, r3
 800747c:	0c9b      	lsrs	r3, r3, #18
 800747e:	3301      	adds	r3, #1
 8007480:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007482:	e002      	b.n	800748a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	3b01      	subs	r3, #1
 8007488:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800748a:	4b38      	ldr	r3, [pc, #224]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800748c:	695b      	ldr	r3, [r3, #20]
 800748e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007496:	d102      	bne.n	800749e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f2      	bne.n	8007484 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800749e:	4b33      	ldr	r3, [pc, #204]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074a0:	695b      	ldr	r3, [r3, #20]
 80074a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074aa:	d158      	bne.n	800755e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80074ac:	2303      	movs	r3, #3
 80074ae:	e057      	b.n	8007560 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80074b0:	4b2e      	ldr	r3, [pc, #184]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074b6:	4a2d      	ldr	r2, [pc, #180]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80074c0:	e04d      	b.n	800755e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074c8:	d141      	bne.n	800754e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80074ca:	4b28      	ldr	r3, [pc, #160]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80074d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074d6:	d131      	bne.n	800753c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80074d8:	4b24      	ldr	r3, [pc, #144]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074de:	4a23      	ldr	r2, [pc, #140]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80074e8:	4b20      	ldr	r3, [pc, #128]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80074f0:	4a1e      	ldr	r2, [pc, #120]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80074f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80074f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80074f8:	4b1d      	ldr	r3, [pc, #116]	; (8007570 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2232      	movs	r2, #50	; 0x32
 80074fe:	fb02 f303 	mul.w	r3, r2, r3
 8007502:	4a1c      	ldr	r2, [pc, #112]	; (8007574 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007504:	fba2 2303 	umull	r2, r3, r2, r3
 8007508:	0c9b      	lsrs	r3, r3, #18
 800750a:	3301      	adds	r3, #1
 800750c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800750e:	e002      	b.n	8007516 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	3b01      	subs	r3, #1
 8007514:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007516:	4b15      	ldr	r3, [pc, #84]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007518:	695b      	ldr	r3, [r3, #20]
 800751a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800751e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007522:	d102      	bne.n	800752a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1f2      	bne.n	8007510 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800752a:	4b10      	ldr	r3, [pc, #64]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007536:	d112      	bne.n	800755e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007538:	2303      	movs	r3, #3
 800753a:	e011      	b.n	8007560 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800753c:	4b0b      	ldr	r3, [pc, #44]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800753e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007542:	4a0a      	ldr	r2, [pc, #40]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007544:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007548:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800754c:	e007      	b.n	800755e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800754e:	4b07      	ldr	r3, [pc, #28]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007556:	4a05      	ldr	r2, [pc, #20]	; (800756c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007558:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800755c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	3714      	adds	r7, #20
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	40007000 	.word	0x40007000
 8007570:	20000058 	.word	0x20000058
 8007574:	431bde83 	.word	0x431bde83

08007578 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b088      	sub	sp, #32
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d101      	bne.n	800758a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e306      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 0301 	and.w	r3, r3, #1
 8007592:	2b00      	cmp	r3, #0
 8007594:	d075      	beq.n	8007682 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007596:	4b97      	ldr	r3, [pc, #604]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f003 030c 	and.w	r3, r3, #12
 800759e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075a0:	4b94      	ldr	r3, [pc, #592]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	f003 0303 	and.w	r3, r3, #3
 80075a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	2b0c      	cmp	r3, #12
 80075ae:	d102      	bne.n	80075b6 <HAL_RCC_OscConfig+0x3e>
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	2b03      	cmp	r3, #3
 80075b4:	d002      	beq.n	80075bc <HAL_RCC_OscConfig+0x44>
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	d10b      	bne.n	80075d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075bc:	4b8d      	ldr	r3, [pc, #564]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d05b      	beq.n	8007680 <HAL_RCC_OscConfig+0x108>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	685b      	ldr	r3, [r3, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d157      	bne.n	8007680 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e2e1      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075dc:	d106      	bne.n	80075ec <HAL_RCC_OscConfig+0x74>
 80075de:	4b85      	ldr	r3, [pc, #532]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a84      	ldr	r2, [pc, #528]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80075e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075e8:	6013      	str	r3, [r2, #0]
 80075ea:	e01d      	b.n	8007628 <HAL_RCC_OscConfig+0xb0>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80075f4:	d10c      	bne.n	8007610 <HAL_RCC_OscConfig+0x98>
 80075f6:	4b7f      	ldr	r3, [pc, #508]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a7e      	ldr	r2, [pc, #504]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80075fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007600:	6013      	str	r3, [r2, #0]
 8007602:	4b7c      	ldr	r3, [pc, #496]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a7b      	ldr	r2, [pc, #492]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800760c:	6013      	str	r3, [r2, #0]
 800760e:	e00b      	b.n	8007628 <HAL_RCC_OscConfig+0xb0>
 8007610:	4b78      	ldr	r3, [pc, #480]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a77      	ldr	r2, [pc, #476]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800761a:	6013      	str	r3, [r2, #0]
 800761c:	4b75      	ldr	r3, [pc, #468]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a74      	ldr	r2, [pc, #464]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007626:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d013      	beq.n	8007658 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007630:	f7fd f9de 	bl	80049f0 <HAL_GetTick>
 8007634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007636:	e008      	b.n	800764a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007638:	f7fd f9da 	bl	80049f0 <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	2b64      	cmp	r3, #100	; 0x64
 8007644:	d901      	bls.n	800764a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007646:	2303      	movs	r3, #3
 8007648:	e2a6      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800764a:	4b6a      	ldr	r3, [pc, #424]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d0f0      	beq.n	8007638 <HAL_RCC_OscConfig+0xc0>
 8007656:	e014      	b.n	8007682 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007658:	f7fd f9ca 	bl	80049f0 <HAL_GetTick>
 800765c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800765e:	e008      	b.n	8007672 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007660:	f7fd f9c6 	bl	80049f0 <HAL_GetTick>
 8007664:	4602      	mov	r2, r0
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	2b64      	cmp	r3, #100	; 0x64
 800766c:	d901      	bls.n	8007672 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800766e:	2303      	movs	r3, #3
 8007670:	e292      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007672:	4b60      	ldr	r3, [pc, #384]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1f0      	bne.n	8007660 <HAL_RCC_OscConfig+0xe8>
 800767e:	e000      	b.n	8007682 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0302 	and.w	r3, r3, #2
 800768a:	2b00      	cmp	r3, #0
 800768c:	d075      	beq.n	800777a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800768e:	4b59      	ldr	r3, [pc, #356]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	f003 030c 	and.w	r3, r3, #12
 8007696:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007698:	4b56      	ldr	r3, [pc, #344]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	f003 0303 	and.w	r3, r3, #3
 80076a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	2b0c      	cmp	r3, #12
 80076a6:	d102      	bne.n	80076ae <HAL_RCC_OscConfig+0x136>
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	2b02      	cmp	r3, #2
 80076ac:	d002      	beq.n	80076b4 <HAL_RCC_OscConfig+0x13c>
 80076ae:	69bb      	ldr	r3, [r7, #24]
 80076b0:	2b04      	cmp	r3, #4
 80076b2:	d11f      	bne.n	80076f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076b4:	4b4f      	ldr	r3, [pc, #316]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d005      	beq.n	80076cc <HAL_RCC_OscConfig+0x154>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d101      	bne.n	80076cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	e265      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80076cc:	4b49      	ldr	r3, [pc, #292]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	061b      	lsls	r3, r3, #24
 80076da:	4946      	ldr	r1, [pc, #280]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80076dc:	4313      	orrs	r3, r2
 80076de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80076e0:	4b45      	ldr	r3, [pc, #276]	; (80077f8 <HAL_RCC_OscConfig+0x280>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4618      	mov	r0, r3
 80076e6:	f7fd f937 	bl	8004958 <HAL_InitTick>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d043      	beq.n	8007778 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80076f0:	2301      	movs	r3, #1
 80076f2:	e251      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d023      	beq.n	8007744 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80076fc:	4b3d      	ldr	r3, [pc, #244]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a3c      	ldr	r2, [pc, #240]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007706:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007708:	f7fd f972 	bl	80049f0 <HAL_GetTick>
 800770c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800770e:	e008      	b.n	8007722 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007710:	f7fd f96e 	bl	80049f0 <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	2b02      	cmp	r3, #2
 800771c:	d901      	bls.n	8007722 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e23a      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007722:	4b34      	ldr	r3, [pc, #208]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0f0      	beq.n	8007710 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800772e:	4b31      	ldr	r3, [pc, #196]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007730:	685b      	ldr	r3, [r3, #4]
 8007732:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	061b      	lsls	r3, r3, #24
 800773c:	492d      	ldr	r1, [pc, #180]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 800773e:	4313      	orrs	r3, r2
 8007740:	604b      	str	r3, [r1, #4]
 8007742:	e01a      	b.n	800777a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007744:	4b2b      	ldr	r3, [pc, #172]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a2a      	ldr	r2, [pc, #168]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 800774a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800774e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007750:	f7fd f94e 	bl	80049f0 <HAL_GetTick>
 8007754:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007756:	e008      	b.n	800776a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007758:	f7fd f94a 	bl	80049f0 <HAL_GetTick>
 800775c:	4602      	mov	r2, r0
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	2b02      	cmp	r3, #2
 8007764:	d901      	bls.n	800776a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e216      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800776a:	4b22      	ldr	r3, [pc, #136]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1f0      	bne.n	8007758 <HAL_RCC_OscConfig+0x1e0>
 8007776:	e000      	b.n	800777a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007778:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 0308 	and.w	r3, r3, #8
 8007782:	2b00      	cmp	r3, #0
 8007784:	d041      	beq.n	800780a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	695b      	ldr	r3, [r3, #20]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d01c      	beq.n	80077c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800778e:	4b19      	ldr	r3, [pc, #100]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007790:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007794:	4a17      	ldr	r2, [pc, #92]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 8007796:	f043 0301 	orr.w	r3, r3, #1
 800779a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800779e:	f7fd f927 	bl	80049f0 <HAL_GetTick>
 80077a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80077a4:	e008      	b.n	80077b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077a6:	f7fd f923 	bl	80049f0 <HAL_GetTick>
 80077aa:	4602      	mov	r2, r0
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	2b02      	cmp	r3, #2
 80077b2:	d901      	bls.n	80077b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80077b4:	2303      	movs	r3, #3
 80077b6:	e1ef      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80077b8:	4b0e      	ldr	r3, [pc, #56]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80077ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d0ef      	beq.n	80077a6 <HAL_RCC_OscConfig+0x22e>
 80077c6:	e020      	b.n	800780a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80077c8:	4b0a      	ldr	r3, [pc, #40]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80077ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80077ce:	4a09      	ldr	r2, [pc, #36]	; (80077f4 <HAL_RCC_OscConfig+0x27c>)
 80077d0:	f023 0301 	bic.w	r3, r3, #1
 80077d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077d8:	f7fd f90a 	bl	80049f0 <HAL_GetTick>
 80077dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80077de:	e00d      	b.n	80077fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80077e0:	f7fd f906 	bl	80049f0 <HAL_GetTick>
 80077e4:	4602      	mov	r2, r0
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d906      	bls.n	80077fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e1d2      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
 80077f2:	bf00      	nop
 80077f4:	40021000 	.word	0x40021000
 80077f8:	2000005c 	.word	0x2000005c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80077fc:	4b8c      	ldr	r3, [pc, #560]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80077fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007802:	f003 0302 	and.w	r3, r3, #2
 8007806:	2b00      	cmp	r3, #0
 8007808:	d1ea      	bne.n	80077e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0304 	and.w	r3, r3, #4
 8007812:	2b00      	cmp	r3, #0
 8007814:	f000 80a6 	beq.w	8007964 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007818:	2300      	movs	r3, #0
 800781a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800781c:	4b84      	ldr	r3, [pc, #528]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 800781e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007824:	2b00      	cmp	r3, #0
 8007826:	d101      	bne.n	800782c <HAL_RCC_OscConfig+0x2b4>
 8007828:	2301      	movs	r3, #1
 800782a:	e000      	b.n	800782e <HAL_RCC_OscConfig+0x2b6>
 800782c:	2300      	movs	r3, #0
 800782e:	2b00      	cmp	r3, #0
 8007830:	d00d      	beq.n	800784e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007832:	4b7f      	ldr	r3, [pc, #508]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007836:	4a7e      	ldr	r2, [pc, #504]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800783c:	6593      	str	r3, [r2, #88]	; 0x58
 800783e:	4b7c      	ldr	r3, [pc, #496]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800784a:	2301      	movs	r3, #1
 800784c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800784e:	4b79      	ldr	r3, [pc, #484]	; (8007a34 <HAL_RCC_OscConfig+0x4bc>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007856:	2b00      	cmp	r3, #0
 8007858:	d118      	bne.n	800788c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800785a:	4b76      	ldr	r3, [pc, #472]	; (8007a34 <HAL_RCC_OscConfig+0x4bc>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a75      	ldr	r2, [pc, #468]	; (8007a34 <HAL_RCC_OscConfig+0x4bc>)
 8007860:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007864:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007866:	f7fd f8c3 	bl	80049f0 <HAL_GetTick>
 800786a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800786c:	e008      	b.n	8007880 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800786e:	f7fd f8bf 	bl	80049f0 <HAL_GetTick>
 8007872:	4602      	mov	r2, r0
 8007874:	693b      	ldr	r3, [r7, #16]
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	2b02      	cmp	r3, #2
 800787a:	d901      	bls.n	8007880 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	e18b      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007880:	4b6c      	ldr	r3, [pc, #432]	; (8007a34 <HAL_RCC_OscConfig+0x4bc>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007888:	2b00      	cmp	r3, #0
 800788a:	d0f0      	beq.n	800786e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d108      	bne.n	80078a6 <HAL_RCC_OscConfig+0x32e>
 8007894:	4b66      	ldr	r3, [pc, #408]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800789a:	4a65      	ldr	r2, [pc, #404]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 800789c:	f043 0301 	orr.w	r3, r3, #1
 80078a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80078a4:	e024      	b.n	80078f0 <HAL_RCC_OscConfig+0x378>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	2b05      	cmp	r3, #5
 80078ac:	d110      	bne.n	80078d0 <HAL_RCC_OscConfig+0x358>
 80078ae:	4b60      	ldr	r3, [pc, #384]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078b4:	4a5e      	ldr	r2, [pc, #376]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078b6:	f043 0304 	orr.w	r3, r3, #4
 80078ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80078be:	4b5c      	ldr	r3, [pc, #368]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078c4:	4a5a      	ldr	r2, [pc, #360]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078c6:	f043 0301 	orr.w	r3, r3, #1
 80078ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80078ce:	e00f      	b.n	80078f0 <HAL_RCC_OscConfig+0x378>
 80078d0:	4b57      	ldr	r3, [pc, #348]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078d6:	4a56      	ldr	r2, [pc, #344]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078d8:	f023 0301 	bic.w	r3, r3, #1
 80078dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80078e0:	4b53      	ldr	r3, [pc, #332]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078e6:	4a52      	ldr	r2, [pc, #328]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80078e8:	f023 0304 	bic.w	r3, r3, #4
 80078ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d016      	beq.n	8007926 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078f8:	f7fd f87a 	bl	80049f0 <HAL_GetTick>
 80078fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80078fe:	e00a      	b.n	8007916 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007900:	f7fd f876 	bl	80049f0 <HAL_GetTick>
 8007904:	4602      	mov	r2, r0
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	f241 3288 	movw	r2, #5000	; 0x1388
 800790e:	4293      	cmp	r3, r2
 8007910:	d901      	bls.n	8007916 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007912:	2303      	movs	r3, #3
 8007914:	e140      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007916:	4b46      	ldr	r3, [pc, #280]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d0ed      	beq.n	8007900 <HAL_RCC_OscConfig+0x388>
 8007924:	e015      	b.n	8007952 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007926:	f7fd f863 	bl	80049f0 <HAL_GetTick>
 800792a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800792c:	e00a      	b.n	8007944 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800792e:	f7fd f85f 	bl	80049f0 <HAL_GetTick>
 8007932:	4602      	mov	r2, r0
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	f241 3288 	movw	r2, #5000	; 0x1388
 800793c:	4293      	cmp	r3, r2
 800793e:	d901      	bls.n	8007944 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007940:	2303      	movs	r3, #3
 8007942:	e129      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007944:	4b3a      	ldr	r3, [pc, #232]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d1ed      	bne.n	800792e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007952:	7ffb      	ldrb	r3, [r7, #31]
 8007954:	2b01      	cmp	r3, #1
 8007956:	d105      	bne.n	8007964 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007958:	4b35      	ldr	r3, [pc, #212]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 800795a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800795c:	4a34      	ldr	r2, [pc, #208]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 800795e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007962:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 0320 	and.w	r3, r3, #32
 800796c:	2b00      	cmp	r3, #0
 800796e:	d03c      	beq.n	80079ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	699b      	ldr	r3, [r3, #24]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d01c      	beq.n	80079b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007978:	4b2d      	ldr	r3, [pc, #180]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 800797a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800797e:	4a2c      	ldr	r2, [pc, #176]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007980:	f043 0301 	orr.w	r3, r3, #1
 8007984:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007988:	f7fd f832 	bl	80049f0 <HAL_GetTick>
 800798c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800798e:	e008      	b.n	80079a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007990:	f7fd f82e 	bl	80049f0 <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	2b02      	cmp	r3, #2
 800799c:	d901      	bls.n	80079a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e0fa      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80079a2:	4b23      	ldr	r3, [pc, #140]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80079a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d0ef      	beq.n	8007990 <HAL_RCC_OscConfig+0x418>
 80079b0:	e01b      	b.n	80079ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80079b2:	4b1f      	ldr	r3, [pc, #124]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80079b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80079b8:	4a1d      	ldr	r2, [pc, #116]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80079ba:	f023 0301 	bic.w	r3, r3, #1
 80079be:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80079c2:	f7fd f815 	bl	80049f0 <HAL_GetTick>
 80079c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80079c8:	e008      	b.n	80079dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80079ca:	f7fd f811 	bl	80049f0 <HAL_GetTick>
 80079ce:	4602      	mov	r2, r0
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d901      	bls.n	80079dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80079d8:	2303      	movs	r3, #3
 80079da:	e0dd      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80079dc:	4b14      	ldr	r3, [pc, #80]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80079de:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80079e2:	f003 0302 	and.w	r3, r3, #2
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d1ef      	bne.n	80079ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 80d1 	beq.w	8007b96 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80079f4:	4b0e      	ldr	r3, [pc, #56]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	f003 030c 	and.w	r3, r3, #12
 80079fc:	2b0c      	cmp	r3, #12
 80079fe:	f000 808b 	beq.w	8007b18 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	69db      	ldr	r3, [r3, #28]
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d15e      	bne.n	8007ac8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a0a:	4b09      	ldr	r3, [pc, #36]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a08      	ldr	r2, [pc, #32]	; (8007a30 <HAL_RCC_OscConfig+0x4b8>)
 8007a10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a16:	f7fc ffeb 	bl	80049f0 <HAL_GetTick>
 8007a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a1c:	e00c      	b.n	8007a38 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a1e:	f7fc ffe7 	bl	80049f0 <HAL_GetTick>
 8007a22:	4602      	mov	r2, r0
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	2b02      	cmp	r3, #2
 8007a2a:	d905      	bls.n	8007a38 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	e0b3      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
 8007a30:	40021000 	.word	0x40021000
 8007a34:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a38:	4b59      	ldr	r3, [pc, #356]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1ec      	bne.n	8007a1e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007a44:	4b56      	ldr	r3, [pc, #344]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007a46:	68da      	ldr	r2, [r3, #12]
 8007a48:	4b56      	ldr	r3, [pc, #344]	; (8007ba4 <HAL_RCC_OscConfig+0x62c>)
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	6a11      	ldr	r1, [r2, #32]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a54:	3a01      	subs	r2, #1
 8007a56:	0112      	lsls	r2, r2, #4
 8007a58:	4311      	orrs	r1, r2
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007a5e:	0212      	lsls	r2, r2, #8
 8007a60:	4311      	orrs	r1, r2
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007a66:	0852      	lsrs	r2, r2, #1
 8007a68:	3a01      	subs	r2, #1
 8007a6a:	0552      	lsls	r2, r2, #21
 8007a6c:	4311      	orrs	r1, r2
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a72:	0852      	lsrs	r2, r2, #1
 8007a74:	3a01      	subs	r2, #1
 8007a76:	0652      	lsls	r2, r2, #25
 8007a78:	4311      	orrs	r1, r2
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007a7e:	06d2      	lsls	r2, r2, #27
 8007a80:	430a      	orrs	r2, r1
 8007a82:	4947      	ldr	r1, [pc, #284]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007a84:	4313      	orrs	r3, r2
 8007a86:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a88:	4b45      	ldr	r3, [pc, #276]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a44      	ldr	r2, [pc, #272]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007a8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a92:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007a94:	4b42      	ldr	r3, [pc, #264]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	4a41      	ldr	r2, [pc, #260]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007a9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aa0:	f7fc ffa6 	bl	80049f0 <HAL_GetTick>
 8007aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aa6:	e008      	b.n	8007aba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007aa8:	f7fc ffa2 	bl	80049f0 <HAL_GetTick>
 8007aac:	4602      	mov	r2, r0
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	1ad3      	subs	r3, r2, r3
 8007ab2:	2b02      	cmp	r3, #2
 8007ab4:	d901      	bls.n	8007aba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007ab6:	2303      	movs	r3, #3
 8007ab8:	e06e      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aba:	4b39      	ldr	r3, [pc, #228]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d0f0      	beq.n	8007aa8 <HAL_RCC_OscConfig+0x530>
 8007ac6:	e066      	b.n	8007b96 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ac8:	4b35      	ldr	r3, [pc, #212]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a34      	ldr	r2, [pc, #208]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007ace:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007ad2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007ad4:	4b32      	ldr	r3, [pc, #200]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	4a31      	ldr	r2, [pc, #196]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007ada:	f023 0303 	bic.w	r3, r3, #3
 8007ade:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007ae0:	4b2f      	ldr	r3, [pc, #188]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	4a2e      	ldr	r2, [pc, #184]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007ae6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007aea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007aee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007af0:	f7fc ff7e 	bl	80049f0 <HAL_GetTick>
 8007af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007af6:	e008      	b.n	8007b0a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007af8:	f7fc ff7a 	bl	80049f0 <HAL_GetTick>
 8007afc:	4602      	mov	r2, r0
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	2b02      	cmp	r3, #2
 8007b04:	d901      	bls.n	8007b0a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8007b06:	2303      	movs	r3, #3
 8007b08:	e046      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b0a:	4b25      	ldr	r3, [pc, #148]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1f0      	bne.n	8007af8 <HAL_RCC_OscConfig+0x580>
 8007b16:	e03e      	b.n	8007b96 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	69db      	ldr	r3, [r3, #28]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d101      	bne.n	8007b24 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8007b20:	2301      	movs	r3, #1
 8007b22:	e039      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007b24:	4b1e      	ldr	r3, [pc, #120]	; (8007ba0 <HAL_RCC_OscConfig+0x628>)
 8007b26:	68db      	ldr	r3, [r3, #12]
 8007b28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f003 0203 	and.w	r2, r3, #3
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a1b      	ldr	r3, [r3, #32]
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d12c      	bne.n	8007b92 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b42:	3b01      	subs	r3, #1
 8007b44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d123      	bne.n	8007b92 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d11b      	bne.n	8007b92 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d113      	bne.n	8007b92 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b74:	085b      	lsrs	r3, r3, #1
 8007b76:	3b01      	subs	r3, #1
 8007b78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d109      	bne.n	8007b92 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b88:	085b      	lsrs	r3, r3, #1
 8007b8a:	3b01      	subs	r3, #1
 8007b8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d001      	beq.n	8007b96 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e000      	b.n	8007b98 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3720      	adds	r7, #32
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	40021000 	.word	0x40021000
 8007ba4:	019f800c 	.word	0x019f800c

08007ba8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b086      	sub	sp, #24
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d101      	bne.n	8007bc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e11e      	b.n	8007dfe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007bc0:	4b91      	ldr	r3, [pc, #580]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 030f 	and.w	r3, r3, #15
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d910      	bls.n	8007bf0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bce:	4b8e      	ldr	r3, [pc, #568]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f023 020f 	bic.w	r2, r3, #15
 8007bd6:	498c      	ldr	r1, [pc, #560]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bde:	4b8a      	ldr	r3, [pc, #552]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 030f 	and.w	r3, r3, #15
 8007be6:	683a      	ldr	r2, [r7, #0]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d001      	beq.n	8007bf0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e106      	b.n	8007dfe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d073      	beq.n	8007ce4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	2b03      	cmp	r3, #3
 8007c02:	d129      	bne.n	8007c58 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c04:	4b81      	ldr	r3, [pc, #516]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d101      	bne.n	8007c14 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e0f4      	b.n	8007dfe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007c14:	f000 f99e 	bl	8007f54 <RCC_GetSysClockFreqFromPLLSource>
 8007c18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	4a7c      	ldr	r2, [pc, #496]	; (8007e10 <HAL_RCC_ClockConfig+0x268>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d93f      	bls.n	8007ca2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007c22:	4b7a      	ldr	r3, [pc, #488]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d009      	beq.n	8007c42 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d033      	beq.n	8007ca2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d12f      	bne.n	8007ca2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007c42:	4b72      	ldr	r3, [pc, #456]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c4a:	4a70      	ldr	r2, [pc, #448]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007c52:	2380      	movs	r3, #128	; 0x80
 8007c54:	617b      	str	r3, [r7, #20]
 8007c56:	e024      	b.n	8007ca2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	2b02      	cmp	r3, #2
 8007c5e:	d107      	bne.n	8007c70 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007c60:	4b6a      	ldr	r3, [pc, #424]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d109      	bne.n	8007c80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e0c6      	b.n	8007dfe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c70:	4b66      	ldr	r3, [pc, #408]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d101      	bne.n	8007c80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e0be      	b.n	8007dfe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007c80:	f000 f8ce 	bl	8007e20 <HAL_RCC_GetSysClockFreq>
 8007c84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	4a61      	ldr	r2, [pc, #388]	; (8007e10 <HAL_RCC_ClockConfig+0x268>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d909      	bls.n	8007ca2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007c8e:	4b5f      	ldr	r3, [pc, #380]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c96:	4a5d      	ldr	r2, [pc, #372]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007c98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c9c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007c9e:	2380      	movs	r3, #128	; 0x80
 8007ca0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007ca2:	4b5a      	ldr	r3, [pc, #360]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f023 0203 	bic.w	r2, r3, #3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	4957      	ldr	r1, [pc, #348]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cb4:	f7fc fe9c 	bl	80049f0 <HAL_GetTick>
 8007cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cba:	e00a      	b.n	8007cd2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cbc:	f7fc fe98 	bl	80049f0 <HAL_GetTick>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	1ad3      	subs	r3, r2, r3
 8007cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e095      	b.n	8007dfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cd2:	4b4e      	ldr	r3, [pc, #312]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f003 020c 	and.w	r2, r3, #12
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d1eb      	bne.n	8007cbc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f003 0302 	and.w	r3, r3, #2
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d023      	beq.n	8007d38 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f003 0304 	and.w	r3, r3, #4
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d005      	beq.n	8007d08 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007cfc:	4b43      	ldr	r3, [pc, #268]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	4a42      	ldr	r2, [pc, #264]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007d02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007d06:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f003 0308 	and.w	r3, r3, #8
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d007      	beq.n	8007d24 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007d14:	4b3d      	ldr	r3, [pc, #244]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007d1c:	4a3b      	ldr	r2, [pc, #236]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007d1e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007d22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d24:	4b39      	ldr	r3, [pc, #228]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007d26:	689b      	ldr	r3, [r3, #8]
 8007d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	4936      	ldr	r1, [pc, #216]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007d32:	4313      	orrs	r3, r2
 8007d34:	608b      	str	r3, [r1, #8]
 8007d36:	e008      	b.n	8007d4a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	2b80      	cmp	r3, #128	; 0x80
 8007d3c:	d105      	bne.n	8007d4a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007d3e:	4b33      	ldr	r3, [pc, #204]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	4a32      	ldr	r2, [pc, #200]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007d44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d48:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d4a:	4b2f      	ldr	r3, [pc, #188]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f003 030f 	and.w	r3, r3, #15
 8007d52:	683a      	ldr	r2, [r7, #0]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d21d      	bcs.n	8007d94 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d58:	4b2b      	ldr	r3, [pc, #172]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f023 020f 	bic.w	r2, r3, #15
 8007d60:	4929      	ldr	r1, [pc, #164]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007d68:	f7fc fe42 	bl	80049f0 <HAL_GetTick>
 8007d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d6e:	e00a      	b.n	8007d86 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d70:	f7fc fe3e 	bl	80049f0 <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d901      	bls.n	8007d86 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007d82:	2303      	movs	r3, #3
 8007d84:	e03b      	b.n	8007dfe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d86:	4b20      	ldr	r3, [pc, #128]	; (8007e08 <HAL_RCC_ClockConfig+0x260>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f003 030f 	and.w	r3, r3, #15
 8007d8e:	683a      	ldr	r2, [r7, #0]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d1ed      	bne.n	8007d70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 0304 	and.w	r3, r3, #4
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d008      	beq.n	8007db2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007da0:	4b1a      	ldr	r3, [pc, #104]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007da2:	689b      	ldr	r3, [r3, #8]
 8007da4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	4917      	ldr	r1, [pc, #92]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007dae:	4313      	orrs	r3, r2
 8007db0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	f003 0308 	and.w	r3, r3, #8
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d009      	beq.n	8007dd2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007dbe:	4b13      	ldr	r3, [pc, #76]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	00db      	lsls	r3, r3, #3
 8007dcc:	490f      	ldr	r1, [pc, #60]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007dd2:	f000 f825 	bl	8007e20 <HAL_RCC_GetSysClockFreq>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	4b0c      	ldr	r3, [pc, #48]	; (8007e0c <HAL_RCC_ClockConfig+0x264>)
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	091b      	lsrs	r3, r3, #4
 8007dde:	f003 030f 	and.w	r3, r3, #15
 8007de2:	490c      	ldr	r1, [pc, #48]	; (8007e14 <HAL_RCC_ClockConfig+0x26c>)
 8007de4:	5ccb      	ldrb	r3, [r1, r3]
 8007de6:	f003 031f 	and.w	r3, r3, #31
 8007dea:	fa22 f303 	lsr.w	r3, r2, r3
 8007dee:	4a0a      	ldr	r2, [pc, #40]	; (8007e18 <HAL_RCC_ClockConfig+0x270>)
 8007df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007df2:	4b0a      	ldr	r3, [pc, #40]	; (8007e1c <HAL_RCC_ClockConfig+0x274>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fc fdae 	bl	8004958 <HAL_InitTick>
 8007dfc:	4603      	mov	r3, r0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3718      	adds	r7, #24
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	40022000 	.word	0x40022000
 8007e0c:	40021000 	.word	0x40021000
 8007e10:	04c4b400 	.word	0x04c4b400
 8007e14:	0800edd0 	.word	0x0800edd0
 8007e18:	20000058 	.word	0x20000058
 8007e1c:	2000005c 	.word	0x2000005c

08007e20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b087      	sub	sp, #28
 8007e24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007e26:	4b2c      	ldr	r3, [pc, #176]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	f003 030c 	and.w	r3, r3, #12
 8007e2e:	2b04      	cmp	r3, #4
 8007e30:	d102      	bne.n	8007e38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007e32:	4b2a      	ldr	r3, [pc, #168]	; (8007edc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007e34:	613b      	str	r3, [r7, #16]
 8007e36:	e047      	b.n	8007ec8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007e38:	4b27      	ldr	r3, [pc, #156]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	f003 030c 	and.w	r3, r3, #12
 8007e40:	2b08      	cmp	r3, #8
 8007e42:	d102      	bne.n	8007e4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007e44:	4b26      	ldr	r3, [pc, #152]	; (8007ee0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007e46:	613b      	str	r3, [r7, #16]
 8007e48:	e03e      	b.n	8007ec8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007e4a:	4b23      	ldr	r3, [pc, #140]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	f003 030c 	and.w	r3, r3, #12
 8007e52:	2b0c      	cmp	r3, #12
 8007e54:	d136      	bne.n	8007ec4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007e56:	4b20      	ldr	r3, [pc, #128]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	f003 0303 	and.w	r3, r3, #3
 8007e5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007e60:	4b1d      	ldr	r3, [pc, #116]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	091b      	lsrs	r3, r3, #4
 8007e66:	f003 030f 	and.w	r3, r3, #15
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2b03      	cmp	r3, #3
 8007e72:	d10c      	bne.n	8007e8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e74:	4a1a      	ldr	r2, [pc, #104]	; (8007ee0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e7c:	4a16      	ldr	r2, [pc, #88]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e7e:	68d2      	ldr	r2, [r2, #12]
 8007e80:	0a12      	lsrs	r2, r2, #8
 8007e82:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007e86:	fb02 f303 	mul.w	r3, r2, r3
 8007e8a:	617b      	str	r3, [r7, #20]
      break;
 8007e8c:	e00c      	b.n	8007ea8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007e8e:	4a13      	ldr	r2, [pc, #76]	; (8007edc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e96:	4a10      	ldr	r2, [pc, #64]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007e98:	68d2      	ldr	r2, [r2, #12]
 8007e9a:	0a12      	lsrs	r2, r2, #8
 8007e9c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007ea0:	fb02 f303 	mul.w	r3, r2, r3
 8007ea4:	617b      	str	r3, [r7, #20]
      break;
 8007ea6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007ea8:	4b0b      	ldr	r3, [pc, #44]	; (8007ed8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	0e5b      	lsrs	r3, r3, #25
 8007eae:	f003 0303 	and.w	r3, r3, #3
 8007eb2:	3301      	adds	r3, #1
 8007eb4:	005b      	lsls	r3, r3, #1
 8007eb6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec0:	613b      	str	r3, [r7, #16]
 8007ec2:	e001      	b.n	8007ec8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007ec8:	693b      	ldr	r3, [r7, #16]
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	371c      	adds	r7, #28
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	40021000 	.word	0x40021000
 8007edc:	00f42400 	.word	0x00f42400
 8007ee0:	007a1200 	.word	0x007a1200

08007ee4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ee8:	4b03      	ldr	r3, [pc, #12]	; (8007ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007eea:	681b      	ldr	r3, [r3, #0]
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	20000058 	.word	0x20000058

08007efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007f00:	f7ff fff0 	bl	8007ee4 <HAL_RCC_GetHCLKFreq>
 8007f04:	4602      	mov	r2, r0
 8007f06:	4b06      	ldr	r3, [pc, #24]	; (8007f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	0a1b      	lsrs	r3, r3, #8
 8007f0c:	f003 0307 	and.w	r3, r3, #7
 8007f10:	4904      	ldr	r1, [pc, #16]	; (8007f24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007f12:	5ccb      	ldrb	r3, [r1, r3]
 8007f14:	f003 031f 	and.w	r3, r3, #31
 8007f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	40021000 	.word	0x40021000
 8007f24:	0800ede0 	.word	0x0800ede0

08007f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007f2c:	f7ff ffda 	bl	8007ee4 <HAL_RCC_GetHCLKFreq>
 8007f30:	4602      	mov	r2, r0
 8007f32:	4b06      	ldr	r3, [pc, #24]	; (8007f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	0adb      	lsrs	r3, r3, #11
 8007f38:	f003 0307 	and.w	r3, r3, #7
 8007f3c:	4904      	ldr	r1, [pc, #16]	; (8007f50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007f3e:	5ccb      	ldrb	r3, [r1, r3]
 8007f40:	f003 031f 	and.w	r3, r3, #31
 8007f44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	40021000 	.word	0x40021000
 8007f50:	0800ede0 	.word	0x0800ede0

08007f54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b087      	sub	sp, #28
 8007f58:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f5a:	4b1e      	ldr	r3, [pc, #120]	; (8007fd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	f003 0303 	and.w	r3, r3, #3
 8007f62:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f64:	4b1b      	ldr	r3, [pc, #108]	; (8007fd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f66:	68db      	ldr	r3, [r3, #12]
 8007f68:	091b      	lsrs	r3, r3, #4
 8007f6a:	f003 030f 	and.w	r3, r3, #15
 8007f6e:	3301      	adds	r3, #1
 8007f70:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	2b03      	cmp	r3, #3
 8007f76:	d10c      	bne.n	8007f92 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f78:	4a17      	ldr	r2, [pc, #92]	; (8007fd8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f80:	4a14      	ldr	r2, [pc, #80]	; (8007fd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f82:	68d2      	ldr	r2, [r2, #12]
 8007f84:	0a12      	lsrs	r2, r2, #8
 8007f86:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007f8a:	fb02 f303 	mul.w	r3, r2, r3
 8007f8e:	617b      	str	r3, [r7, #20]
    break;
 8007f90:	e00c      	b.n	8007fac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f92:	4a12      	ldr	r2, [pc, #72]	; (8007fdc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f9a:	4a0e      	ldr	r2, [pc, #56]	; (8007fd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f9c:	68d2      	ldr	r2, [r2, #12]
 8007f9e:	0a12      	lsrs	r2, r2, #8
 8007fa0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007fa4:	fb02 f303 	mul.w	r3, r2, r3
 8007fa8:	617b      	str	r3, [r7, #20]
    break;
 8007faa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007fac:	4b09      	ldr	r3, [pc, #36]	; (8007fd4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	0e5b      	lsrs	r3, r3, #25
 8007fb2:	f003 0303 	and.w	r3, r3, #3
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007fbc:	697a      	ldr	r2, [r7, #20]
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007fc6:	687b      	ldr	r3, [r7, #4]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	371c      	adds	r7, #28
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr
 8007fd4:	40021000 	.word	0x40021000
 8007fd8:	007a1200 	.word	0x007a1200
 8007fdc:	00f42400 	.word	0x00f42400

08007fe0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007fe8:	2300      	movs	r3, #0
 8007fea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007fec:	2300      	movs	r3, #0
 8007fee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f000 8098 	beq.w	800812e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ffe:	2300      	movs	r3, #0
 8008000:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008002:	4b43      	ldr	r3, [pc, #268]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10d      	bne.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800800e:	4b40      	ldr	r3, [pc, #256]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008012:	4a3f      	ldr	r2, [pc, #252]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008018:	6593      	str	r3, [r2, #88]	; 0x58
 800801a:	4b3d      	ldr	r3, [pc, #244]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800801c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800801e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008022:	60bb      	str	r3, [r7, #8]
 8008024:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008026:	2301      	movs	r3, #1
 8008028:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800802a:	4b3a      	ldr	r3, [pc, #232]	; (8008114 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a39      	ldr	r2, [pc, #228]	; (8008114 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008034:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008036:	f7fc fcdb 	bl	80049f0 <HAL_GetTick>
 800803a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800803c:	e009      	b.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800803e:	f7fc fcd7 	bl	80049f0 <HAL_GetTick>
 8008042:	4602      	mov	r2, r0
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	1ad3      	subs	r3, r2, r3
 8008048:	2b02      	cmp	r3, #2
 800804a:	d902      	bls.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800804c:	2303      	movs	r3, #3
 800804e:	74fb      	strb	r3, [r7, #19]
        break;
 8008050:	e005      	b.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008052:	4b30      	ldr	r3, [pc, #192]	; (8008114 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800805a:	2b00      	cmp	r3, #0
 800805c:	d0ef      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800805e:	7cfb      	ldrb	r3, [r7, #19]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d159      	bne.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008064:	4b2a      	ldr	r3, [pc, #168]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800806a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800806e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d01e      	beq.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807a:	697a      	ldr	r2, [r7, #20]
 800807c:	429a      	cmp	r2, r3
 800807e:	d019      	beq.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008080:	4b23      	ldr	r3, [pc, #140]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800808a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800808c:	4b20      	ldr	r3, [pc, #128]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800808e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008092:	4a1f      	ldr	r2, [pc, #124]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800809c:	4b1c      	ldr	r3, [pc, #112]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800809e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080a2:	4a1b      	ldr	r2, [pc, #108]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80080ac:	4a18      	ldr	r2, [pc, #96]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d016      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080be:	f7fc fc97 	bl	80049f0 <HAL_GetTick>
 80080c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080c4:	e00b      	b.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080c6:	f7fc fc93 	bl	80049f0 <HAL_GetTick>
 80080ca:	4602      	mov	r2, r0
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	1ad3      	subs	r3, r2, r3
 80080d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d902      	bls.n	80080de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	74fb      	strb	r3, [r7, #19]
            break;
 80080dc:	e006      	b.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80080de:	4b0c      	ldr	r3, [pc, #48]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080e4:	f003 0302 	and.w	r3, r3, #2
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d0ec      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80080ec:	7cfb      	ldrb	r3, [r7, #19]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d10b      	bne.n	800810a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80080f2:	4b07      	ldr	r3, [pc, #28]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80080f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008100:	4903      	ldr	r1, [pc, #12]	; (8008110 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008102:	4313      	orrs	r3, r2
 8008104:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8008108:	e008      	b.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800810a:	7cfb      	ldrb	r3, [r7, #19]
 800810c:	74bb      	strb	r3, [r7, #18]
 800810e:	e005      	b.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008110:	40021000 	.word	0x40021000
 8008114:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008118:	7cfb      	ldrb	r3, [r7, #19]
 800811a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800811c:	7c7b      	ldrb	r3, [r7, #17]
 800811e:	2b01      	cmp	r3, #1
 8008120:	d105      	bne.n	800812e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008122:	4ba6      	ldr	r3, [pc, #664]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008126:	4aa5      	ldr	r2, [pc, #660]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008128:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800812c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f003 0301 	and.w	r3, r3, #1
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00a      	beq.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800813a:	4ba0      	ldr	r3, [pc, #640]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800813c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008140:	f023 0203 	bic.w	r2, r3, #3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	499c      	ldr	r1, [pc, #624]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800814a:	4313      	orrs	r3, r2
 800814c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f003 0302 	and.w	r3, r3, #2
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00a      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800815c:	4b97      	ldr	r3, [pc, #604]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800815e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008162:	f023 020c 	bic.w	r2, r3, #12
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	4994      	ldr	r1, [pc, #592]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800816c:	4313      	orrs	r3, r2
 800816e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f003 0304 	and.w	r3, r3, #4
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00a      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800817e:	4b8f      	ldr	r3, [pc, #572]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008184:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	498b      	ldr	r1, [pc, #556]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800818e:	4313      	orrs	r3, r2
 8008190:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	f003 0308 	and.w	r3, r3, #8
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00a      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80081a0:	4b86      	ldr	r3, [pc, #536]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081a6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	4983      	ldr	r1, [pc, #524]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081b0:	4313      	orrs	r3, r2
 80081b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 0320 	and.w	r3, r3, #32
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80081c2:	4b7e      	ldr	r3, [pc, #504]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	497a      	ldr	r1, [pc, #488]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081d2:	4313      	orrs	r3, r2
 80081d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00a      	beq.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081e4:	4b75      	ldr	r3, [pc, #468]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	4972      	ldr	r1, [pc, #456]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80081f4:	4313      	orrs	r3, r2
 80081f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00a      	beq.n	800821c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008206:	4b6d      	ldr	r3, [pc, #436]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008208:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800820c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	69db      	ldr	r3, [r3, #28]
 8008214:	4969      	ldr	r1, [pc, #420]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008216:	4313      	orrs	r3, r2
 8008218:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008224:	2b00      	cmp	r3, #0
 8008226:	d00a      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008228:	4b64      	ldr	r3, [pc, #400]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800822a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800822e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	4961      	ldr	r1, [pc, #388]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008238:	4313      	orrs	r3, r2
 800823a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00a      	beq.n	8008260 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800824a:	4b5c      	ldr	r3, [pc, #368]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800824c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008250:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008258:	4958      	ldr	r1, [pc, #352]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800825a:	4313      	orrs	r3, r2
 800825c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008268:	2b00      	cmp	r3, #0
 800826a:	d015      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800826c:	4b53      	ldr	r3, [pc, #332]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800826e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008272:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800827a:	4950      	ldr	r1, [pc, #320]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800827c:	4313      	orrs	r3, r2
 800827e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008286:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800828a:	d105      	bne.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800828c:	4b4b      	ldr	r3, [pc, #300]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	4a4a      	ldr	r2, [pc, #296]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008292:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008296:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d015      	beq.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80082a4:	4b45      	ldr	r3, [pc, #276]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b2:	4942      	ldr	r1, [pc, #264]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082b4:	4313      	orrs	r3, r2
 80082b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80082c2:	d105      	bne.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082c4:	4b3d      	ldr	r3, [pc, #244]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	4a3c      	ldr	r2, [pc, #240]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082ce:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d015      	beq.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80082dc:	4b37      	ldr	r3, [pc, #220]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082e2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ea:	4934      	ldr	r1, [pc, #208]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082ec:	4313      	orrs	r3, r2
 80082ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082f6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80082fa:	d105      	bne.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082fc:	4b2f      	ldr	r3, [pc, #188]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	4a2e      	ldr	r2, [pc, #184]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008302:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008306:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008310:	2b00      	cmp	r3, #0
 8008312:	d015      	beq.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008314:	4b29      	ldr	r3, [pc, #164]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800831a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008322:	4926      	ldr	r1, [pc, #152]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008324:	4313      	orrs	r3, r2
 8008326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800832e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008332:	d105      	bne.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008334:	4b21      	ldr	r3, [pc, #132]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	4a20      	ldr	r2, [pc, #128]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800833a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800833e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008348:	2b00      	cmp	r3, #0
 800834a:	d015      	beq.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800834c:	4b1b      	ldr	r3, [pc, #108]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800834e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008352:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800835a:	4918      	ldr	r1, [pc, #96]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800835c:	4313      	orrs	r3, r2
 800835e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008366:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800836a:	d105      	bne.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800836c:	4b13      	ldr	r3, [pc, #76]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	4a12      	ldr	r2, [pc, #72]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008372:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008376:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008380:	2b00      	cmp	r3, #0
 8008382:	d015      	beq.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008384:	4b0d      	ldr	r3, [pc, #52]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800838a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008392:	490a      	ldr	r1, [pc, #40]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008394:	4313      	orrs	r3, r2
 8008396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800839e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80083a2:	d105      	bne.n	80083b0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80083a4:	4b05      	ldr	r3, [pc, #20]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80083a6:	68db      	ldr	r3, [r3, #12]
 80083a8:	4a04      	ldr	r2, [pc, #16]	; (80083bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80083aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083ae:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80083b0:	7cbb      	ldrb	r3, [r7, #18]
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3718      	adds	r7, #24
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	40021000 	.word	0x40021000

080083c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d101      	bne.n	80083d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	e049      	b.n	8008466 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d106      	bne.n	80083ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f7fc f86e 	bl	80044c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2202      	movs	r2, #2
 80083f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	3304      	adds	r3, #4
 80083fc:	4619      	mov	r1, r3
 80083fe:	4610      	mov	r0, r2
 8008400:	f000 faa4 	bl	800894c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008464:	2300      	movs	r3, #0
}
 8008466:	4618      	mov	r0, r3
 8008468:	3708      	adds	r7, #8
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b082      	sub	sp, #8
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d101      	bne.n	8008480 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	e049      	b.n	8008514 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008486:	b2db      	uxtb	r3, r3
 8008488:	2b00      	cmp	r3, #0
 800848a:	d106      	bne.n	800849a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f000 f841 	bl	800851c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2202      	movs	r2, #2
 800849e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	3304      	adds	r3, #4
 80084aa:	4619      	mov	r1, r3
 80084ac:	4610      	mov	r0, r2
 80084ae:	f000 fa4d 	bl	800894c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2201      	movs	r2, #1
 80084be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2201      	movs	r2, #1
 80084c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2201      	movs	r2, #1
 80084ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2201      	movs	r2, #1
 80084d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2201      	movs	r2, #1
 80084de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2201      	movs	r2, #1
 80084e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2201      	movs	r2, #1
 80084f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2201      	movs	r2, #1
 8008506:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2201      	movs	r2, #1
 800850e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3708      	adds	r7, #8
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008524:	bf00      	nop
 8008526:	370c      	adds	r7, #12
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr

08008530 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800853c:	2300      	movs	r3, #0
 800853e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008546:	2b01      	cmp	r3, #1
 8008548:	d101      	bne.n	800854e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800854a:	2302      	movs	r3, #2
 800854c:	e0ff      	b.n	800874e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2201      	movs	r2, #1
 8008552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2b14      	cmp	r3, #20
 800855a:	f200 80f0 	bhi.w	800873e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800855e:	a201      	add	r2, pc, #4	; (adr r2, 8008564 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008564:	080085b9 	.word	0x080085b9
 8008568:	0800873f 	.word	0x0800873f
 800856c:	0800873f 	.word	0x0800873f
 8008570:	0800873f 	.word	0x0800873f
 8008574:	080085f9 	.word	0x080085f9
 8008578:	0800873f 	.word	0x0800873f
 800857c:	0800873f 	.word	0x0800873f
 8008580:	0800873f 	.word	0x0800873f
 8008584:	0800863b 	.word	0x0800863b
 8008588:	0800873f 	.word	0x0800873f
 800858c:	0800873f 	.word	0x0800873f
 8008590:	0800873f 	.word	0x0800873f
 8008594:	0800867b 	.word	0x0800867b
 8008598:	0800873f 	.word	0x0800873f
 800859c:	0800873f 	.word	0x0800873f
 80085a0:	0800873f 	.word	0x0800873f
 80085a4:	080086bd 	.word	0x080086bd
 80085a8:	0800873f 	.word	0x0800873f
 80085ac:	0800873f 	.word	0x0800873f
 80085b0:	0800873f 	.word	0x0800873f
 80085b4:	080086fd 	.word	0x080086fd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68b9      	ldr	r1, [r7, #8]
 80085be:	4618      	mov	r0, r3
 80085c0:	f000 fa54 	bl	8008a6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	699a      	ldr	r2, [r3, #24]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f042 0208 	orr.w	r2, r2, #8
 80085d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	699a      	ldr	r2, [r3, #24]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f022 0204 	bic.w	r2, r2, #4
 80085e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	6999      	ldr	r1, [r3, #24]
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	691a      	ldr	r2, [r3, #16]
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	430a      	orrs	r2, r1
 80085f4:	619a      	str	r2, [r3, #24]
      break;
 80085f6:	e0a5      	b.n	8008744 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	68b9      	ldr	r1, [r7, #8]
 80085fe:	4618      	mov	r0, r3
 8008600:	f000 fac4 	bl	8008b8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	699a      	ldr	r2, [r3, #24]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008612:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	699a      	ldr	r2, [r3, #24]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008622:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	6999      	ldr	r1, [r3, #24]
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	691b      	ldr	r3, [r3, #16]
 800862e:	021a      	lsls	r2, r3, #8
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	430a      	orrs	r2, r1
 8008636:	619a      	str	r2, [r3, #24]
      break;
 8008638:	e084      	b.n	8008744 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	68b9      	ldr	r1, [r7, #8]
 8008640:	4618      	mov	r0, r3
 8008642:	f000 fb2d 	bl	8008ca0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	69da      	ldr	r2, [r3, #28]
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f042 0208 	orr.w	r2, r2, #8
 8008654:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	69da      	ldr	r2, [r3, #28]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f022 0204 	bic.w	r2, r2, #4
 8008664:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	69d9      	ldr	r1, [r3, #28]
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	691a      	ldr	r2, [r3, #16]
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	430a      	orrs	r2, r1
 8008676:	61da      	str	r2, [r3, #28]
      break;
 8008678:	e064      	b.n	8008744 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68b9      	ldr	r1, [r7, #8]
 8008680:	4618      	mov	r0, r3
 8008682:	f000 fb95 	bl	8008db0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	69da      	ldr	r2, [r3, #28]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008694:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	69da      	ldr	r2, [r3, #28]
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	69d9      	ldr	r1, [r3, #28]
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	691b      	ldr	r3, [r3, #16]
 80086b0:	021a      	lsls	r2, r3, #8
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	430a      	orrs	r2, r1
 80086b8:	61da      	str	r2, [r3, #28]
      break;
 80086ba:	e043      	b.n	8008744 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	68b9      	ldr	r1, [r7, #8]
 80086c2:	4618      	mov	r0, r3
 80086c4:	f000 fbfe 	bl	8008ec4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f042 0208 	orr.w	r2, r2, #8
 80086d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f022 0204 	bic.w	r2, r2, #4
 80086e6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	691a      	ldr	r2, [r3, #16]
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80086fa:	e023      	b.n	8008744 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	68b9      	ldr	r1, [r7, #8]
 8008702:	4618      	mov	r0, r3
 8008704:	f000 fc42 	bl	8008f8c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008716:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008726:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	021a      	lsls	r2, r3, #8
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	430a      	orrs	r2, r1
 800873a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800873c:	e002      	b.n	8008744 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	75fb      	strb	r3, [r7, #23]
      break;
 8008742:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2200      	movs	r2, #0
 8008748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800874c:	7dfb      	ldrb	r3, [r7, #23]
}
 800874e:	4618      	mov	r0, r3
 8008750:	3718      	adds	r7, #24
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
 8008756:	bf00      	nop

08008758 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b084      	sub	sp, #16
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008762:	2300      	movs	r3, #0
 8008764:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800876c:	2b01      	cmp	r3, #1
 800876e:	d101      	bne.n	8008774 <HAL_TIM_ConfigClockSource+0x1c>
 8008770:	2302      	movs	r3, #2
 8008772:	e0de      	b.n	8008932 <HAL_TIM_ConfigClockSource+0x1da>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2202      	movs	r2, #2
 8008780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8008792:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008796:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800879e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68ba      	ldr	r2, [r7, #8]
 80087a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a63      	ldr	r2, [pc, #396]	; (800893c <HAL_TIM_ConfigClockSource+0x1e4>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	f000 80a9 	beq.w	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 80087b4:	4a61      	ldr	r2, [pc, #388]	; (800893c <HAL_TIM_ConfigClockSource+0x1e4>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	f200 80ae 	bhi.w	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 80087bc:	4a60      	ldr	r2, [pc, #384]	; (8008940 <HAL_TIM_ConfigClockSource+0x1e8>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	f000 80a1 	beq.w	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 80087c4:	4a5e      	ldr	r2, [pc, #376]	; (8008940 <HAL_TIM_ConfigClockSource+0x1e8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	f200 80a6 	bhi.w	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 80087cc:	4a5d      	ldr	r2, [pc, #372]	; (8008944 <HAL_TIM_ConfigClockSource+0x1ec>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	f000 8099 	beq.w	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 80087d4:	4a5b      	ldr	r2, [pc, #364]	; (8008944 <HAL_TIM_ConfigClockSource+0x1ec>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	f200 809e 	bhi.w	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 80087dc:	4a5a      	ldr	r2, [pc, #360]	; (8008948 <HAL_TIM_ConfigClockSource+0x1f0>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	f000 8091 	beq.w	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 80087e4:	4a58      	ldr	r2, [pc, #352]	; (8008948 <HAL_TIM_ConfigClockSource+0x1f0>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	f200 8096 	bhi.w	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 80087ec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80087f0:	f000 8089 	beq.w	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 80087f4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80087f8:	f200 808e 	bhi.w	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 80087fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008800:	d03e      	beq.n	8008880 <HAL_TIM_ConfigClockSource+0x128>
 8008802:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008806:	f200 8087 	bhi.w	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 800880a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800880e:	f000 8086 	beq.w	800891e <HAL_TIM_ConfigClockSource+0x1c6>
 8008812:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008816:	d87f      	bhi.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 8008818:	2b70      	cmp	r3, #112	; 0x70
 800881a:	d01a      	beq.n	8008852 <HAL_TIM_ConfigClockSource+0xfa>
 800881c:	2b70      	cmp	r3, #112	; 0x70
 800881e:	d87b      	bhi.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 8008820:	2b60      	cmp	r3, #96	; 0x60
 8008822:	d050      	beq.n	80088c6 <HAL_TIM_ConfigClockSource+0x16e>
 8008824:	2b60      	cmp	r3, #96	; 0x60
 8008826:	d877      	bhi.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 8008828:	2b50      	cmp	r3, #80	; 0x50
 800882a:	d03c      	beq.n	80088a6 <HAL_TIM_ConfigClockSource+0x14e>
 800882c:	2b50      	cmp	r3, #80	; 0x50
 800882e:	d873      	bhi.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 8008830:	2b40      	cmp	r3, #64	; 0x40
 8008832:	d058      	beq.n	80088e6 <HAL_TIM_ConfigClockSource+0x18e>
 8008834:	2b40      	cmp	r3, #64	; 0x40
 8008836:	d86f      	bhi.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 8008838:	2b30      	cmp	r3, #48	; 0x30
 800883a:	d064      	beq.n	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 800883c:	2b30      	cmp	r3, #48	; 0x30
 800883e:	d86b      	bhi.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 8008840:	2b20      	cmp	r3, #32
 8008842:	d060      	beq.n	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 8008844:	2b20      	cmp	r3, #32
 8008846:	d867      	bhi.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
 8008848:	2b00      	cmp	r3, #0
 800884a:	d05c      	beq.n	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 800884c:	2b10      	cmp	r3, #16
 800884e:	d05a      	beq.n	8008906 <HAL_TIM_ConfigClockSource+0x1ae>
 8008850:	e062      	b.n	8008918 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6818      	ldr	r0, [r3, #0]
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	6899      	ldr	r1, [r3, #8]
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	685a      	ldr	r2, [r3, #4]
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	68db      	ldr	r3, [r3, #12]
 8008862:	f000 fc75 	bl	8009150 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008874:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	68ba      	ldr	r2, [r7, #8]
 800887c:	609a      	str	r2, [r3, #8]
      break;
 800887e:	e04f      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6818      	ldr	r0, [r3, #0]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	6899      	ldr	r1, [r3, #8]
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	685a      	ldr	r2, [r3, #4]
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	68db      	ldr	r3, [r3, #12]
 8008890:	f000 fc5e 	bl	8009150 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	689a      	ldr	r2, [r3, #8]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80088a2:	609a      	str	r2, [r3, #8]
      break;
 80088a4:	e03c      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6818      	ldr	r0, [r3, #0]
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	6859      	ldr	r1, [r3, #4]
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	461a      	mov	r2, r3
 80088b4:	f000 fbd0 	bl	8009058 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2150      	movs	r1, #80	; 0x50
 80088be:	4618      	mov	r0, r3
 80088c0:	f000 fc29 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 80088c4:	e02c      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6818      	ldr	r0, [r3, #0]
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	6859      	ldr	r1, [r3, #4]
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	68db      	ldr	r3, [r3, #12]
 80088d2:	461a      	mov	r2, r3
 80088d4:	f000 fbef 	bl	80090b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2160      	movs	r1, #96	; 0x60
 80088de:	4618      	mov	r0, r3
 80088e0:	f000 fc19 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 80088e4:	e01c      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6818      	ldr	r0, [r3, #0]
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	6859      	ldr	r1, [r3, #4]
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	461a      	mov	r2, r3
 80088f4:	f000 fbb0 	bl	8009058 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2140      	movs	r1, #64	; 0x40
 80088fe:	4618      	mov	r0, r3
 8008900:	f000 fc09 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 8008904:	e00c      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4619      	mov	r1, r3
 8008910:	4610      	mov	r0, r2
 8008912:	f000 fc00 	bl	8009116 <TIM_ITRx_SetConfig>
      break;
 8008916:	e003      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	73fb      	strb	r3, [r7, #15]
      break;
 800891c:	e000      	b.n	8008920 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800891e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2201      	movs	r2, #1
 8008924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008930:	7bfb      	ldrb	r3, [r7, #15]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	00100070 	.word	0x00100070
 8008940:	00100040 	.word	0x00100040
 8008944:	00100030 	.word	0x00100030
 8008948:	00100020 	.word	0x00100020

0800894c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800894c:	b480      	push	{r7}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a3c      	ldr	r2, [pc, #240]	; (8008a50 <TIM_Base_SetConfig+0x104>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d00f      	beq.n	8008984 <TIM_Base_SetConfig+0x38>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800896a:	d00b      	beq.n	8008984 <TIM_Base_SetConfig+0x38>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a39      	ldr	r2, [pc, #228]	; (8008a54 <TIM_Base_SetConfig+0x108>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d007      	beq.n	8008984 <TIM_Base_SetConfig+0x38>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a38      	ldr	r2, [pc, #224]	; (8008a58 <TIM_Base_SetConfig+0x10c>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_Base_SetConfig+0x38>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a37      	ldr	r2, [pc, #220]	; (8008a5c <TIM_Base_SetConfig+0x110>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d108      	bne.n	8008996 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800898a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	4313      	orrs	r3, r2
 8008994:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	4a2d      	ldr	r2, [pc, #180]	; (8008a50 <TIM_Base_SetConfig+0x104>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d01b      	beq.n	80089d6 <TIM_Base_SetConfig+0x8a>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089a4:	d017      	beq.n	80089d6 <TIM_Base_SetConfig+0x8a>
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	4a2a      	ldr	r2, [pc, #168]	; (8008a54 <TIM_Base_SetConfig+0x108>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d013      	beq.n	80089d6 <TIM_Base_SetConfig+0x8a>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	4a29      	ldr	r2, [pc, #164]	; (8008a58 <TIM_Base_SetConfig+0x10c>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d00f      	beq.n	80089d6 <TIM_Base_SetConfig+0x8a>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	4a28      	ldr	r2, [pc, #160]	; (8008a5c <TIM_Base_SetConfig+0x110>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d00b      	beq.n	80089d6 <TIM_Base_SetConfig+0x8a>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4a27      	ldr	r2, [pc, #156]	; (8008a60 <TIM_Base_SetConfig+0x114>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d007      	beq.n	80089d6 <TIM_Base_SetConfig+0x8a>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	4a26      	ldr	r2, [pc, #152]	; (8008a64 <TIM_Base_SetConfig+0x118>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d003      	beq.n	80089d6 <TIM_Base_SetConfig+0x8a>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4a25      	ldr	r2, [pc, #148]	; (8008a68 <TIM_Base_SetConfig+0x11c>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d108      	bne.n	80089e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	68db      	ldr	r3, [r3, #12]
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	695b      	ldr	r3, [r3, #20]
 80089f2:	4313      	orrs	r3, r2
 80089f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	68fa      	ldr	r2, [r7, #12]
 80089fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	689a      	ldr	r2, [r3, #8]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	4a10      	ldr	r2, [pc, #64]	; (8008a50 <TIM_Base_SetConfig+0x104>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d00f      	beq.n	8008a34 <TIM_Base_SetConfig+0xe8>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	4a11      	ldr	r2, [pc, #68]	; (8008a5c <TIM_Base_SetConfig+0x110>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d00b      	beq.n	8008a34 <TIM_Base_SetConfig+0xe8>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	4a10      	ldr	r2, [pc, #64]	; (8008a60 <TIM_Base_SetConfig+0x114>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d007      	beq.n	8008a34 <TIM_Base_SetConfig+0xe8>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	4a0f      	ldr	r2, [pc, #60]	; (8008a64 <TIM_Base_SetConfig+0x118>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d003      	beq.n	8008a34 <TIM_Base_SetConfig+0xe8>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	4a0e      	ldr	r2, [pc, #56]	; (8008a68 <TIM_Base_SetConfig+0x11c>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d103      	bne.n	8008a3c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	691a      	ldr	r2, [r3, #16]
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	615a      	str	r2, [r3, #20]
}
 8008a42:	bf00      	nop
 8008a44:	3714      	adds	r7, #20
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr
 8008a4e:	bf00      	nop
 8008a50:	40012c00 	.word	0x40012c00
 8008a54:	40000400 	.word	0x40000400
 8008a58:	40000800 	.word	0x40000800
 8008a5c:	40013400 	.word	0x40013400
 8008a60:	40014000 	.word	0x40014000
 8008a64:	40014400 	.word	0x40014400
 8008a68:	40014800 	.word	0x40014800

08008a6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b087      	sub	sp, #28
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a1b      	ldr	r3, [r3, #32]
 8008a7a:	f023 0201 	bic.w	r2, r3, #1
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	699b      	ldr	r3, [r3, #24]
 8008a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	f023 0303 	bic.w	r3, r3, #3
 8008aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	68fa      	ldr	r2, [r7, #12]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	f023 0302 	bic.w	r3, r3, #2
 8008ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	697a      	ldr	r2, [r7, #20]
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	4a2c      	ldr	r2, [pc, #176]	; (8008b78 <TIM_OC1_SetConfig+0x10c>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d00f      	beq.n	8008aec <TIM_OC1_SetConfig+0x80>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	4a2b      	ldr	r2, [pc, #172]	; (8008b7c <TIM_OC1_SetConfig+0x110>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d00b      	beq.n	8008aec <TIM_OC1_SetConfig+0x80>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	4a2a      	ldr	r2, [pc, #168]	; (8008b80 <TIM_OC1_SetConfig+0x114>)
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d007      	beq.n	8008aec <TIM_OC1_SetConfig+0x80>
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	4a29      	ldr	r2, [pc, #164]	; (8008b84 <TIM_OC1_SetConfig+0x118>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d003      	beq.n	8008aec <TIM_OC1_SetConfig+0x80>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	4a28      	ldr	r2, [pc, #160]	; (8008b88 <TIM_OC1_SetConfig+0x11c>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d10c      	bne.n	8008b06 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	f023 0308 	bic.w	r3, r3, #8
 8008af2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	697a      	ldr	r2, [r7, #20]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	f023 0304 	bic.w	r3, r3, #4
 8008b04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	4a1b      	ldr	r2, [pc, #108]	; (8008b78 <TIM_OC1_SetConfig+0x10c>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d00f      	beq.n	8008b2e <TIM_OC1_SetConfig+0xc2>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4a1a      	ldr	r2, [pc, #104]	; (8008b7c <TIM_OC1_SetConfig+0x110>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d00b      	beq.n	8008b2e <TIM_OC1_SetConfig+0xc2>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	4a19      	ldr	r2, [pc, #100]	; (8008b80 <TIM_OC1_SetConfig+0x114>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d007      	beq.n	8008b2e <TIM_OC1_SetConfig+0xc2>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	4a18      	ldr	r2, [pc, #96]	; (8008b84 <TIM_OC1_SetConfig+0x118>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d003      	beq.n	8008b2e <TIM_OC1_SetConfig+0xc2>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a17      	ldr	r2, [pc, #92]	; (8008b88 <TIM_OC1_SetConfig+0x11c>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d111      	bne.n	8008b52 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	695b      	ldr	r3, [r3, #20]
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	699b      	ldr	r3, [r3, #24]
 8008b4c:	693a      	ldr	r2, [r7, #16]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	693a      	ldr	r2, [r7, #16]
 8008b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	685a      	ldr	r2, [r3, #4]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	697a      	ldr	r2, [r7, #20]
 8008b6a:	621a      	str	r2, [r3, #32]
}
 8008b6c:	bf00      	nop
 8008b6e:	371c      	adds	r7, #28
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr
 8008b78:	40012c00 	.word	0x40012c00
 8008b7c:	40013400 	.word	0x40013400
 8008b80:	40014000 	.word	0x40014000
 8008b84:	40014400 	.word	0x40014400
 8008b88:	40014800 	.word	0x40014800

08008b8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b087      	sub	sp, #28
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a1b      	ldr	r3, [r3, #32]
 8008b9a:	f023 0210 	bic.w	r2, r3, #16
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a1b      	ldr	r3, [r3, #32]
 8008ba6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	699b      	ldr	r3, [r3, #24]
 8008bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008bba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	021b      	lsls	r3, r3, #8
 8008bce:	68fa      	ldr	r2, [r7, #12]
 8008bd0:	4313      	orrs	r3, r2
 8008bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	f023 0320 	bic.w	r3, r3, #32
 8008bda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	011b      	lsls	r3, r3, #4
 8008be2:	697a      	ldr	r2, [r7, #20]
 8008be4:	4313      	orrs	r3, r2
 8008be6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a28      	ldr	r2, [pc, #160]	; (8008c8c <TIM_OC2_SetConfig+0x100>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d003      	beq.n	8008bf8 <TIM_OC2_SetConfig+0x6c>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	4a27      	ldr	r2, [pc, #156]	; (8008c90 <TIM_OC2_SetConfig+0x104>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d10d      	bne.n	8008c14 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	011b      	lsls	r3, r3, #4
 8008c06:	697a      	ldr	r2, [r7, #20]
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	4a1d      	ldr	r2, [pc, #116]	; (8008c8c <TIM_OC2_SetConfig+0x100>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d00f      	beq.n	8008c3c <TIM_OC2_SetConfig+0xb0>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a1c      	ldr	r2, [pc, #112]	; (8008c90 <TIM_OC2_SetConfig+0x104>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d00b      	beq.n	8008c3c <TIM_OC2_SetConfig+0xb0>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a1b      	ldr	r2, [pc, #108]	; (8008c94 <TIM_OC2_SetConfig+0x108>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d007      	beq.n	8008c3c <TIM_OC2_SetConfig+0xb0>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	4a1a      	ldr	r2, [pc, #104]	; (8008c98 <TIM_OC2_SetConfig+0x10c>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d003      	beq.n	8008c3c <TIM_OC2_SetConfig+0xb0>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	4a19      	ldr	r2, [pc, #100]	; (8008c9c <TIM_OC2_SetConfig+0x110>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d113      	bne.n	8008c64 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008c42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	695b      	ldr	r3, [r3, #20]
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	693a      	ldr	r2, [r7, #16]
 8008c54:	4313      	orrs	r3, r2
 8008c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	699b      	ldr	r3, [r3, #24]
 8008c5c:	009b      	lsls	r3, r3, #2
 8008c5e:	693a      	ldr	r2, [r7, #16]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	693a      	ldr	r2, [r7, #16]
 8008c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	685a      	ldr	r2, [r3, #4]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	697a      	ldr	r2, [r7, #20]
 8008c7c:	621a      	str	r2, [r3, #32]
}
 8008c7e:	bf00      	nop
 8008c80:	371c      	adds	r7, #28
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	40012c00 	.word	0x40012c00
 8008c90:	40013400 	.word	0x40013400
 8008c94:	40014000 	.word	0x40014000
 8008c98:	40014400 	.word	0x40014400
 8008c9c:	40014800 	.word	0x40014800

08008ca0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b087      	sub	sp, #28
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a1b      	ldr	r3, [r3, #32]
 8008cae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a1b      	ldr	r3, [r3, #32]
 8008cba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	69db      	ldr	r3, [r3, #28]
 8008cc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008cce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f023 0303 	bic.w	r3, r3, #3
 8008cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008cec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	021b      	lsls	r3, r3, #8
 8008cf4:	697a      	ldr	r2, [r7, #20]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a27      	ldr	r2, [pc, #156]	; (8008d9c <TIM_OC3_SetConfig+0xfc>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d003      	beq.n	8008d0a <TIM_OC3_SetConfig+0x6a>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a26      	ldr	r2, [pc, #152]	; (8008da0 <TIM_OC3_SetConfig+0x100>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d10d      	bne.n	8008d26 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008d10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	021b      	lsls	r3, r3, #8
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008d24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	4a1c      	ldr	r2, [pc, #112]	; (8008d9c <TIM_OC3_SetConfig+0xfc>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d00f      	beq.n	8008d4e <TIM_OC3_SetConfig+0xae>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	4a1b      	ldr	r2, [pc, #108]	; (8008da0 <TIM_OC3_SetConfig+0x100>)
 8008d32:	4293      	cmp	r3, r2
 8008d34:	d00b      	beq.n	8008d4e <TIM_OC3_SetConfig+0xae>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	4a1a      	ldr	r2, [pc, #104]	; (8008da4 <TIM_OC3_SetConfig+0x104>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d007      	beq.n	8008d4e <TIM_OC3_SetConfig+0xae>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	4a19      	ldr	r2, [pc, #100]	; (8008da8 <TIM_OC3_SetConfig+0x108>)
 8008d42:	4293      	cmp	r3, r2
 8008d44:	d003      	beq.n	8008d4e <TIM_OC3_SetConfig+0xae>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	4a18      	ldr	r2, [pc, #96]	; (8008dac <TIM_OC3_SetConfig+0x10c>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d113      	bne.n	8008d76 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	695b      	ldr	r3, [r3, #20]
 8008d62:	011b      	lsls	r3, r3, #4
 8008d64:	693a      	ldr	r2, [r7, #16]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	011b      	lsls	r3, r3, #4
 8008d70:	693a      	ldr	r2, [r7, #16]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	693a      	ldr	r2, [r7, #16]
 8008d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	685a      	ldr	r2, [r3, #4]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	697a      	ldr	r2, [r7, #20]
 8008d8e:	621a      	str	r2, [r3, #32]
}
 8008d90:	bf00      	nop
 8008d92:	371c      	adds	r7, #28
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr
 8008d9c:	40012c00 	.word	0x40012c00
 8008da0:	40013400 	.word	0x40013400
 8008da4:	40014000 	.word	0x40014000
 8008da8:	40014400 	.word	0x40014400
 8008dac:	40014800 	.word	0x40014800

08008db0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b087      	sub	sp, #28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a1b      	ldr	r3, [r3, #32]
 8008dbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	69db      	ldr	r3, [r3, #28]
 8008dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008dde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	021b      	lsls	r3, r3, #8
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	4313      	orrs	r3, r2
 8008df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008dfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	031b      	lsls	r3, r3, #12
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	4313      	orrs	r3, r2
 8008e0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	4a28      	ldr	r2, [pc, #160]	; (8008eb0 <TIM_OC4_SetConfig+0x100>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d003      	beq.n	8008e1c <TIM_OC4_SetConfig+0x6c>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	4a27      	ldr	r2, [pc, #156]	; (8008eb4 <TIM_OC4_SetConfig+0x104>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d10d      	bne.n	8008e38 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008e22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	031b      	lsls	r3, r3, #12
 8008e2a:	697a      	ldr	r2, [r7, #20]
 8008e2c:	4313      	orrs	r3, r2
 8008e2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	4a1d      	ldr	r2, [pc, #116]	; (8008eb0 <TIM_OC4_SetConfig+0x100>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d00f      	beq.n	8008e60 <TIM_OC4_SetConfig+0xb0>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	4a1c      	ldr	r2, [pc, #112]	; (8008eb4 <TIM_OC4_SetConfig+0x104>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d00b      	beq.n	8008e60 <TIM_OC4_SetConfig+0xb0>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	4a1b      	ldr	r2, [pc, #108]	; (8008eb8 <TIM_OC4_SetConfig+0x108>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d007      	beq.n	8008e60 <TIM_OC4_SetConfig+0xb0>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	4a1a      	ldr	r2, [pc, #104]	; (8008ebc <TIM_OC4_SetConfig+0x10c>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d003      	beq.n	8008e60 <TIM_OC4_SetConfig+0xb0>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a19      	ldr	r2, [pc, #100]	; (8008ec0 <TIM_OC4_SetConfig+0x110>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d113      	bne.n	8008e88 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e66:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008e6e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	695b      	ldr	r3, [r3, #20]
 8008e74:	019b      	lsls	r3, r3, #6
 8008e76:	693a      	ldr	r2, [r7, #16]
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	699b      	ldr	r3, [r3, #24]
 8008e80:	019b      	lsls	r3, r3, #6
 8008e82:	693a      	ldr	r2, [r7, #16]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	693a      	ldr	r2, [r7, #16]
 8008e8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	685a      	ldr	r2, [r3, #4]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	621a      	str	r2, [r3, #32]
}
 8008ea2:	bf00      	nop
 8008ea4:	371c      	adds	r7, #28
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	40012c00 	.word	0x40012c00
 8008eb4:	40013400 	.word	0x40013400
 8008eb8:	40014000 	.word	0x40014000
 8008ebc:	40014400 	.word	0x40014400
 8008ec0:	40014800 	.word	0x40014800

08008ec4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b087      	sub	sp, #28
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a1b      	ldr	r3, [r3, #32]
 8008ed2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6a1b      	ldr	r3, [r3, #32]
 8008ede:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	685b      	ldr	r3, [r3, #4]
 8008ee4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ef6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008f08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	041b      	lsls	r3, r3, #16
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a17      	ldr	r2, [pc, #92]	; (8008f78 <TIM_OC5_SetConfig+0xb4>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d00f      	beq.n	8008f3e <TIM_OC5_SetConfig+0x7a>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a16      	ldr	r2, [pc, #88]	; (8008f7c <TIM_OC5_SetConfig+0xb8>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d00b      	beq.n	8008f3e <TIM_OC5_SetConfig+0x7a>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a15      	ldr	r2, [pc, #84]	; (8008f80 <TIM_OC5_SetConfig+0xbc>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d007      	beq.n	8008f3e <TIM_OC5_SetConfig+0x7a>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a14      	ldr	r2, [pc, #80]	; (8008f84 <TIM_OC5_SetConfig+0xc0>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d003      	beq.n	8008f3e <TIM_OC5_SetConfig+0x7a>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a13      	ldr	r2, [pc, #76]	; (8008f88 <TIM_OC5_SetConfig+0xc4>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d109      	bne.n	8008f52 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	695b      	ldr	r3, [r3, #20]
 8008f4a:	021b      	lsls	r3, r3, #8
 8008f4c:	697a      	ldr	r2, [r7, #20]
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	697a      	ldr	r2, [r7, #20]
 8008f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	685a      	ldr	r2, [r3, #4]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	693a      	ldr	r2, [r7, #16]
 8008f6a:	621a      	str	r2, [r3, #32]
}
 8008f6c:	bf00      	nop
 8008f6e:	371c      	adds	r7, #28
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr
 8008f78:	40012c00 	.word	0x40012c00
 8008f7c:	40013400 	.word	0x40013400
 8008f80:	40014000 	.word	0x40014000
 8008f84:	40014400 	.word	0x40014400
 8008f88:	40014800 	.word	0x40014800

08008f8c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b087      	sub	sp, #28
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6a1b      	ldr	r3, [r3, #32]
 8008f9a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008fba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	021b      	lsls	r3, r3, #8
 8008fc6:	68fa      	ldr	r2, [r7, #12]
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008fd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	051b      	lsls	r3, r3, #20
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4a18      	ldr	r2, [pc, #96]	; (8009044 <TIM_OC6_SetConfig+0xb8>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d00f      	beq.n	8009008 <TIM_OC6_SetConfig+0x7c>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	4a17      	ldr	r2, [pc, #92]	; (8009048 <TIM_OC6_SetConfig+0xbc>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d00b      	beq.n	8009008 <TIM_OC6_SetConfig+0x7c>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	4a16      	ldr	r2, [pc, #88]	; (800904c <TIM_OC6_SetConfig+0xc0>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d007      	beq.n	8009008 <TIM_OC6_SetConfig+0x7c>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	4a15      	ldr	r2, [pc, #84]	; (8009050 <TIM_OC6_SetConfig+0xc4>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d003      	beq.n	8009008 <TIM_OC6_SetConfig+0x7c>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	4a14      	ldr	r2, [pc, #80]	; (8009054 <TIM_OC6_SetConfig+0xc8>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d109      	bne.n	800901c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800900e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	695b      	ldr	r3, [r3, #20]
 8009014:	029b      	lsls	r3, r3, #10
 8009016:	697a      	ldr	r2, [r7, #20]
 8009018:	4313      	orrs	r3, r2
 800901a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	697a      	ldr	r2, [r7, #20]
 8009020:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	685a      	ldr	r2, [r3, #4]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	693a      	ldr	r2, [r7, #16]
 8009034:	621a      	str	r2, [r3, #32]
}
 8009036:	bf00      	nop
 8009038:	371c      	adds	r7, #28
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr
 8009042:	bf00      	nop
 8009044:	40012c00 	.word	0x40012c00
 8009048:	40013400 	.word	0x40013400
 800904c:	40014000 	.word	0x40014000
 8009050:	40014400 	.word	0x40014400
 8009054:	40014800 	.word	0x40014800

08009058 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	6a1b      	ldr	r3, [r3, #32]
 8009068:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	6a1b      	ldr	r3, [r3, #32]
 800906e:	f023 0201 	bic.w	r2, r3, #1
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	011b      	lsls	r3, r3, #4
 8009088:	693a      	ldr	r2, [r7, #16]
 800908a:	4313      	orrs	r3, r2
 800908c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	f023 030a 	bic.w	r3, r3, #10
 8009094:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	4313      	orrs	r3, r2
 800909c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	693a      	ldr	r2, [r7, #16]
 80090a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	697a      	ldr	r2, [r7, #20]
 80090a8:	621a      	str	r2, [r3, #32]
}
 80090aa:	bf00      	nop
 80090ac:	371c      	adds	r7, #28
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr

080090b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80090b6:	b480      	push	{r7}
 80090b8:	b087      	sub	sp, #28
 80090ba:	af00      	add	r7, sp, #0
 80090bc:	60f8      	str	r0, [r7, #12]
 80090be:	60b9      	str	r1, [r7, #8]
 80090c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6a1b      	ldr	r3, [r3, #32]
 80090c6:	f023 0210 	bic.w	r2, r3, #16
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	699b      	ldr	r3, [r3, #24]
 80090d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6a1b      	ldr	r3, [r3, #32]
 80090d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80090e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	031b      	lsls	r3, r3, #12
 80090e6:	697a      	ldr	r2, [r7, #20]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80090f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	011b      	lsls	r3, r3, #4
 80090f8:	693a      	ldr	r2, [r7, #16]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	693a      	ldr	r2, [r7, #16]
 8009108:	621a      	str	r2, [r3, #32]
}
 800910a:	bf00      	nop
 800910c:	371c      	adds	r7, #28
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr

08009116 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009116:	b480      	push	{r7}
 8009118:	b085      	sub	sp, #20
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
 800911e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800912c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009130:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009132:	683a      	ldr	r2, [r7, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	4313      	orrs	r3, r2
 8009138:	f043 0307 	orr.w	r3, r3, #7
 800913c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	68fa      	ldr	r2, [r7, #12]
 8009142:	609a      	str	r2, [r3, #8]
}
 8009144:	bf00      	nop
 8009146:	3714      	adds	r7, #20
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr

08009150 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009150:	b480      	push	{r7}
 8009152:	b087      	sub	sp, #28
 8009154:	af00      	add	r7, sp, #0
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	607a      	str	r2, [r7, #4]
 800915c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800916a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	021a      	lsls	r2, r3, #8
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	431a      	orrs	r2, r3
 8009174:	68bb      	ldr	r3, [r7, #8]
 8009176:	4313      	orrs	r3, r2
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	4313      	orrs	r3, r2
 800917c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	697a      	ldr	r2, [r7, #20]
 8009182:	609a      	str	r2, [r3, #8]
}
 8009184:	bf00      	nop
 8009186:	371c      	adds	r7, #28
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b084      	sub	sp, #16
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d109      	bne.n	80091b4 <HAL_TIMEx_PWMN_Start+0x24>
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091a6:	b2db      	uxtb	r3, r3
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	bf14      	ite	ne
 80091ac:	2301      	movne	r3, #1
 80091ae:	2300      	moveq	r3, #0
 80091b0:	b2db      	uxtb	r3, r3
 80091b2:	e022      	b.n	80091fa <HAL_TIMEx_PWMN_Start+0x6a>
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	2b04      	cmp	r3, #4
 80091b8:	d109      	bne.n	80091ce <HAL_TIMEx_PWMN_Start+0x3e>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	bf14      	ite	ne
 80091c6:	2301      	movne	r3, #1
 80091c8:	2300      	moveq	r3, #0
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	e015      	b.n	80091fa <HAL_TIMEx_PWMN_Start+0x6a>
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	2b08      	cmp	r3, #8
 80091d2:	d109      	bne.n	80091e8 <HAL_TIMEx_PWMN_Start+0x58>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	2b01      	cmp	r3, #1
 80091de:	bf14      	ite	ne
 80091e0:	2301      	movne	r3, #1
 80091e2:	2300      	moveq	r3, #0
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	e008      	b.n	80091fa <HAL_TIMEx_PWMN_Start+0x6a>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	bf14      	ite	ne
 80091f4:	2301      	movne	r3, #1
 80091f6:	2300      	moveq	r3, #0
 80091f8:	b2db      	uxtb	r3, r3
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	e069      	b.n	80092d6 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d104      	bne.n	8009212 <HAL_TIMEx_PWMN_Start+0x82>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2202      	movs	r2, #2
 800920c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009210:	e013      	b.n	800923a <HAL_TIMEx_PWMN_Start+0xaa>
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	2b04      	cmp	r3, #4
 8009216:	d104      	bne.n	8009222 <HAL_TIMEx_PWMN_Start+0x92>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2202      	movs	r2, #2
 800921c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009220:	e00b      	b.n	800923a <HAL_TIMEx_PWMN_Start+0xaa>
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	2b08      	cmp	r3, #8
 8009226:	d104      	bne.n	8009232 <HAL_TIMEx_PWMN_Start+0xa2>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2202      	movs	r2, #2
 800922c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009230:	e003      	b.n	800923a <HAL_TIMEx_PWMN_Start+0xaa>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2202      	movs	r2, #2
 8009236:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	2204      	movs	r2, #4
 8009240:	6839      	ldr	r1, [r7, #0]
 8009242:	4618      	mov	r0, r3
 8009244:	f000 f8da 	bl	80093fc <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009256:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	4a20      	ldr	r2, [pc, #128]	; (80092e0 <HAL_TIMEx_PWMN_Start+0x150>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d018      	beq.n	8009294 <HAL_TIMEx_PWMN_Start+0x104>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800926a:	d013      	beq.n	8009294 <HAL_TIMEx_PWMN_Start+0x104>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a1c      	ldr	r2, [pc, #112]	; (80092e4 <HAL_TIMEx_PWMN_Start+0x154>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d00e      	beq.n	8009294 <HAL_TIMEx_PWMN_Start+0x104>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	4a1b      	ldr	r2, [pc, #108]	; (80092e8 <HAL_TIMEx_PWMN_Start+0x158>)
 800927c:	4293      	cmp	r3, r2
 800927e:	d009      	beq.n	8009294 <HAL_TIMEx_PWMN_Start+0x104>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	4a19      	ldr	r2, [pc, #100]	; (80092ec <HAL_TIMEx_PWMN_Start+0x15c>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d004      	beq.n	8009294 <HAL_TIMEx_PWMN_Start+0x104>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4a18      	ldr	r2, [pc, #96]	; (80092f0 <HAL_TIMEx_PWMN_Start+0x160>)
 8009290:	4293      	cmp	r3, r2
 8009292:	d115      	bne.n	80092c0 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	689a      	ldr	r2, [r3, #8]
 800929a:	4b16      	ldr	r3, [pc, #88]	; (80092f4 <HAL_TIMEx_PWMN_Start+0x164>)
 800929c:	4013      	ands	r3, r2
 800929e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2b06      	cmp	r3, #6
 80092a4:	d015      	beq.n	80092d2 <HAL_TIMEx_PWMN_Start+0x142>
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092ac:	d011      	beq.n	80092d2 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f042 0201 	orr.w	r2, r2, #1
 80092bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092be:	e008      	b.n	80092d2 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	681a      	ldr	r2, [r3, #0]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f042 0201 	orr.w	r2, r2, #1
 80092ce:	601a      	str	r2, [r3, #0]
 80092d0:	e000      	b.n	80092d4 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3710      	adds	r7, #16
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}
 80092de:	bf00      	nop
 80092e0:	40012c00 	.word	0x40012c00
 80092e4:	40000400 	.word	0x40000400
 80092e8:	40000800 	.word	0x40000800
 80092ec:	40013400 	.word	0x40013400
 80092f0:	40014000 	.word	0x40014000
 80092f4:	00010007 	.word	0x00010007

080092f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b085      	sub	sp, #20
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009308:	2b01      	cmp	r3, #1
 800930a:	d101      	bne.n	8009310 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800930c:	2302      	movs	r3, #2
 800930e:	e065      	b.n	80093dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2201      	movs	r2, #1
 8009314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2202      	movs	r2, #2
 800931c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	689b      	ldr	r3, [r3, #8]
 800932e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	4a2c      	ldr	r2, [pc, #176]	; (80093e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009336:	4293      	cmp	r3, r2
 8009338:	d004      	beq.n	8009344 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a2b      	ldr	r2, [pc, #172]	; (80093ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d108      	bne.n	8009356 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800934a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	68fa      	ldr	r2, [r7, #12]
 8009352:	4313      	orrs	r3, r2
 8009354:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800935c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009360:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68fa      	ldr	r2, [r7, #12]
 8009368:	4313      	orrs	r3, r2
 800936a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	68fa      	ldr	r2, [r7, #12]
 8009372:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a1b      	ldr	r2, [pc, #108]	; (80093e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d018      	beq.n	80093b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009386:	d013      	beq.n	80093b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a18      	ldr	r2, [pc, #96]	; (80093f0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d00e      	beq.n	80093b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a17      	ldr	r2, [pc, #92]	; (80093f4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d009      	beq.n	80093b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a12      	ldr	r2, [pc, #72]	; (80093ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d004      	beq.n	80093b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a13      	ldr	r2, [pc, #76]	; (80093f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d10c      	bne.n	80093ca <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80093b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	68ba      	ldr	r2, [r7, #8]
 80093be:	4313      	orrs	r3, r2
 80093c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	68ba      	ldr	r2, [r7, #8]
 80093c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2201      	movs	r2, #1
 80093ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2200      	movs	r2, #0
 80093d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3714      	adds	r7, #20
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr
 80093e8:	40012c00 	.word	0x40012c00
 80093ec:	40013400 	.word	0x40013400
 80093f0:	40000400 	.word	0x40000400
 80093f4:	40000800 	.word	0x40000800
 80093f8:	40014000 	.word	0x40014000

080093fc <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b087      	sub	sp, #28
 8009400:	af00      	add	r7, sp, #0
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	60b9      	str	r1, [r7, #8]
 8009406:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	f003 031f 	and.w	r3, r3, #31
 800940e:	2204      	movs	r2, #4
 8009410:	fa02 f303 	lsl.w	r3, r2, r3
 8009414:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6a1a      	ldr	r2, [r3, #32]
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	43db      	mvns	r3, r3
 800941e:	401a      	ands	r2, r3
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	6a1a      	ldr	r2, [r3, #32]
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	f003 031f 	and.w	r3, r3, #31
 800942e:	6879      	ldr	r1, [r7, #4]
 8009430:	fa01 f303 	lsl.w	r3, r1, r3
 8009434:	431a      	orrs	r2, r3
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	621a      	str	r2, [r3, #32]
}
 800943a:	bf00      	nop
 800943c:	371c      	adds	r7, #28
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr

08009446 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b082      	sub	sp, #8
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d101      	bne.n	8009458 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	e042      	b.n	80094de <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800945e:	2b00      	cmp	r3, #0
 8009460:	d106      	bne.n	8009470 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f7fb f87e 	bl	800456c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2224      	movs	r2, #36	; 0x24
 8009474:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f022 0201 	bic.w	r2, r2, #1
 8009486:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f000 fccd 	bl	8009e28 <UART_SetConfig>
 800948e:	4603      	mov	r3, r0
 8009490:	2b01      	cmp	r3, #1
 8009492:	d101      	bne.n	8009498 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	e022      	b.n	80094de <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800949c:	2b00      	cmp	r3, #0
 800949e:	d002      	beq.n	80094a6 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 ff8d 	bl	800a3c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	685a      	ldr	r2, [r3, #4]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80094b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	689a      	ldr	r2, [r3, #8]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80094c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	681a      	ldr	r2, [r3, #0]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f042 0201 	orr.w	r2, r2, #1
 80094d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f001 f814 	bl	800a504 <UART_CheckIdleState>
 80094dc:	4603      	mov	r3, r0
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3708      	adds	r7, #8
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}

080094e6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	b08a      	sub	sp, #40	; 0x28
 80094ea:	af02      	add	r7, sp, #8
 80094ec:	60f8      	str	r0, [r7, #12]
 80094ee:	60b9      	str	r1, [r7, #8]
 80094f0:	603b      	str	r3, [r7, #0]
 80094f2:	4613      	mov	r3, r2
 80094f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80094fc:	2b20      	cmp	r3, #32
 80094fe:	f040 8083 	bne.w	8009608 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d002      	beq.n	800950e <HAL_UART_Transmit+0x28>
 8009508:	88fb      	ldrh	r3, [r7, #6]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d101      	bne.n	8009512 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800950e:	2301      	movs	r3, #1
 8009510:	e07b      	b.n	800960a <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009518:	2b01      	cmp	r3, #1
 800951a:	d101      	bne.n	8009520 <HAL_UART_Transmit+0x3a>
 800951c:	2302      	movs	r3, #2
 800951e:	e074      	b.n	800960a <HAL_UART_Transmit+0x124>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2221      	movs	r2, #33	; 0x21
 8009534:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009538:	f7fb fa5a 	bl	80049f0 <HAL_GetTick>
 800953c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	88fa      	ldrh	r2, [r7, #6]
 8009542:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	88fa      	ldrh	r2, [r7, #6]
 800954a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	689b      	ldr	r3, [r3, #8]
 8009552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009556:	d108      	bne.n	800956a <HAL_UART_Transmit+0x84>
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d104      	bne.n	800956a <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8009560:	2300      	movs	r3, #0
 8009562:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	61bb      	str	r3, [r7, #24]
 8009568:	e003      	b.n	8009572 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800956e:	2300      	movs	r3, #0
 8009570:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	2200      	movs	r2, #0
 8009576:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800957a:	e02c      	b.n	80095d6 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	9300      	str	r3, [sp, #0]
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	2200      	movs	r2, #0
 8009584:	2180      	movs	r1, #128	; 0x80
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f001 f807 	bl	800a59a <UART_WaitOnFlagUntilTimeout>
 800958c:	4603      	mov	r3, r0
 800958e:	2b00      	cmp	r3, #0
 8009590:	d001      	beq.n	8009596 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8009592:	2303      	movs	r3, #3
 8009594:	e039      	b.n	800960a <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8009596:	69fb      	ldr	r3, [r7, #28]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d10b      	bne.n	80095b4 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800959c:	69bb      	ldr	r3, [r7, #24]
 800959e:	881b      	ldrh	r3, [r3, #0]
 80095a0:	461a      	mov	r2, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095aa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80095ac:	69bb      	ldr	r3, [r7, #24]
 80095ae:	3302      	adds	r3, #2
 80095b0:	61bb      	str	r3, [r7, #24]
 80095b2:	e007      	b.n	80095c4 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80095b4:	69fb      	ldr	r3, [r7, #28]
 80095b6:	781a      	ldrb	r2, [r3, #0]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	3301      	adds	r3, #1
 80095c2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	3b01      	subs	r3, #1
 80095ce:	b29a      	uxth	r2, r3
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80095dc:	b29b      	uxth	r3, r3
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d1cc      	bne.n	800957c <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	9300      	str	r3, [sp, #0]
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	2200      	movs	r2, #0
 80095ea:	2140      	movs	r1, #64	; 0x40
 80095ec:	68f8      	ldr	r0, [r7, #12]
 80095ee:	f000 ffd4 	bl	800a59a <UART_WaitOnFlagUntilTimeout>
 80095f2:	4603      	mov	r3, r0
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d001      	beq.n	80095fc <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80095f8:	2303      	movs	r3, #3
 80095fa:	e006      	b.n	800960a <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2220      	movs	r2, #32
 8009600:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8009604:	2300      	movs	r3, #0
 8009606:	e000      	b.n	800960a <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8009608:	2302      	movs	r3, #2
  }
}
 800960a:	4618      	mov	r0, r3
 800960c:	3720      	adds	r7, #32
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b08a      	sub	sp, #40	; 0x28
 8009616:	af02      	add	r7, sp, #8
 8009618:	60f8      	str	r0, [r7, #12]
 800961a:	60b9      	str	r1, [r7, #8]
 800961c:	603b      	str	r3, [r7, #0]
 800961e:	4613      	mov	r3, r2
 8009620:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009628:	2b20      	cmp	r3, #32
 800962a:	f040 80c0 	bne.w	80097ae <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d002      	beq.n	800963a <HAL_UART_Receive+0x28>
 8009634:	88fb      	ldrh	r3, [r7, #6]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d101      	bne.n	800963e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800963a:	2301      	movs	r3, #1
 800963c:	e0b8      	b.n	80097b0 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009644:	2b01      	cmp	r3, #1
 8009646:	d101      	bne.n	800964c <HAL_UART_Receive+0x3a>
 8009648:	2302      	movs	r3, #2
 800964a:	e0b1      	b.n	80097b0 <HAL_UART_Receive+0x19e>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2201      	movs	r2, #1
 8009650:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2200      	movs	r2, #0
 8009658:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2222      	movs	r2, #34	; 0x22
 8009660:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2200      	movs	r2, #0
 8009668:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800966a:	f7fb f9c1 	bl	80049f0 <HAL_GetTick>
 800966e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	88fa      	ldrh	r2, [r7, #6]
 8009674:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	88fa      	ldrh	r2, [r7, #6]
 800967c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	689b      	ldr	r3, [r3, #8]
 8009684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009688:	d10e      	bne.n	80096a8 <HAL_UART_Receive+0x96>
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d105      	bne.n	800969e <HAL_UART_Receive+0x8c>
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009698:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800969c:	e02d      	b.n	80096fa <HAL_UART_Receive+0xe8>
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	22ff      	movs	r2, #255	; 0xff
 80096a2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80096a6:	e028      	b.n	80096fa <HAL_UART_Receive+0xe8>
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	689b      	ldr	r3, [r3, #8]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d10d      	bne.n	80096cc <HAL_UART_Receive+0xba>
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	691b      	ldr	r3, [r3, #16]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d104      	bne.n	80096c2 <HAL_UART_Receive+0xb0>
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	22ff      	movs	r2, #255	; 0xff
 80096bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80096c0:	e01b      	b.n	80096fa <HAL_UART_Receive+0xe8>
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	227f      	movs	r2, #127	; 0x7f
 80096c6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80096ca:	e016      	b.n	80096fa <HAL_UART_Receive+0xe8>
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80096d4:	d10d      	bne.n	80096f2 <HAL_UART_Receive+0xe0>
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	691b      	ldr	r3, [r3, #16]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d104      	bne.n	80096e8 <HAL_UART_Receive+0xd6>
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	227f      	movs	r2, #127	; 0x7f
 80096e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80096e6:	e008      	b.n	80096fa <HAL_UART_Receive+0xe8>
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	223f      	movs	r2, #63	; 0x3f
 80096ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80096f0:	e003      	b.n	80096fa <HAL_UART_Receive+0xe8>
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2200      	movs	r2, #0
 80096f6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009700:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800970a:	d108      	bne.n	800971e <HAL_UART_Receive+0x10c>
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d104      	bne.n	800971e <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8009714:	2300      	movs	r3, #0
 8009716:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	61bb      	str	r3, [r7, #24]
 800971c:	e003      	b.n	8009726 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009722:	2300      	movs	r3, #0
 8009724:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2200      	movs	r2, #0
 800972a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800972e:	e032      	b.n	8009796 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	9300      	str	r3, [sp, #0]
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	2200      	movs	r2, #0
 8009738:	2120      	movs	r1, #32
 800973a:	68f8      	ldr	r0, [r7, #12]
 800973c:	f000 ff2d 	bl	800a59a <UART_WaitOnFlagUntilTimeout>
 8009740:	4603      	mov	r3, r0
 8009742:	2b00      	cmp	r3, #0
 8009744:	d001      	beq.n	800974a <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8009746:	2303      	movs	r3, #3
 8009748:	e032      	b.n	80097b0 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d10c      	bne.n	800976a <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009756:	b29a      	uxth	r2, r3
 8009758:	8a7b      	ldrh	r3, [r7, #18]
 800975a:	4013      	ands	r3, r2
 800975c:	b29a      	uxth	r2, r3
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	3302      	adds	r3, #2
 8009766:	61bb      	str	r3, [r7, #24]
 8009768:	e00c      	b.n	8009784 <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009770:	b2da      	uxtb	r2, r3
 8009772:	8a7b      	ldrh	r3, [r7, #18]
 8009774:	b2db      	uxtb	r3, r3
 8009776:	4013      	ands	r3, r2
 8009778:	b2da      	uxtb	r2, r3
 800977a:	69fb      	ldr	r3, [r7, #28]
 800977c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800977e:	69fb      	ldr	r3, [r7, #28]
 8009780:	3301      	adds	r3, #1
 8009782:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800978a:	b29b      	uxth	r3, r3
 800978c:	3b01      	subs	r3, #1
 800978e:	b29a      	uxth	r2, r3
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800979c:	b29b      	uxth	r3, r3
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d1c6      	bne.n	8009730 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2220      	movs	r2, #32
 80097a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80097aa:	2300      	movs	r3, #0
 80097ac:	e000      	b.n	80097b0 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 80097ae:	2302      	movs	r3, #2
  }
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3720      	adds	r7, #32
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}

080097b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b0ba      	sub	sp, #232	; 0xe8
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	69db      	ldr	r3, [r3, #28]
 80097c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80097de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80097e2:	f640 030f 	movw	r3, #2063	; 0x80f
 80097e6:	4013      	ands	r3, r2
 80097e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80097ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d11b      	bne.n	800982c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80097f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097f8:	f003 0320 	and.w	r3, r3, #32
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d015      	beq.n	800982c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009804:	f003 0320 	and.w	r3, r3, #32
 8009808:	2b00      	cmp	r3, #0
 800980a:	d105      	bne.n	8009818 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800980c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009814:	2b00      	cmp	r3, #0
 8009816:	d009      	beq.n	800982c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800981c:	2b00      	cmp	r3, #0
 800981e:	f000 82d6 	beq.w	8009dce <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	4798      	blx	r3
      }
      return;
 800982a:	e2d0      	b.n	8009dce <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800982c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009830:	2b00      	cmp	r3, #0
 8009832:	f000 811f 	beq.w	8009a74 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009836:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800983a:	4b8b      	ldr	r3, [pc, #556]	; (8009a68 <HAL_UART_IRQHandler+0x2b0>)
 800983c:	4013      	ands	r3, r2
 800983e:	2b00      	cmp	r3, #0
 8009840:	d106      	bne.n	8009850 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009842:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009846:	4b89      	ldr	r3, [pc, #548]	; (8009a6c <HAL_UART_IRQHandler+0x2b4>)
 8009848:	4013      	ands	r3, r2
 800984a:	2b00      	cmp	r3, #0
 800984c:	f000 8112 	beq.w	8009a74 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009854:	f003 0301 	and.w	r3, r3, #1
 8009858:	2b00      	cmp	r3, #0
 800985a:	d011      	beq.n	8009880 <HAL_UART_IRQHandler+0xc8>
 800985c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009864:	2b00      	cmp	r3, #0
 8009866:	d00b      	beq.n	8009880 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2201      	movs	r2, #1
 800986e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009876:	f043 0201 	orr.w	r2, r3, #1
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009884:	f003 0302 	and.w	r3, r3, #2
 8009888:	2b00      	cmp	r3, #0
 800988a:	d011      	beq.n	80098b0 <HAL_UART_IRQHandler+0xf8>
 800988c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009890:	f003 0301 	and.w	r3, r3, #1
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00b      	beq.n	80098b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	2202      	movs	r2, #2
 800989e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80098a6:	f043 0204 	orr.w	r2, r3, #4
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098b4:	f003 0304 	and.w	r3, r3, #4
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d011      	beq.n	80098e0 <HAL_UART_IRQHandler+0x128>
 80098bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098c0:	f003 0301 	and.w	r3, r3, #1
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d00b      	beq.n	80098e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	2204      	movs	r2, #4
 80098ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80098d6:	f043 0202 	orr.w	r2, r3, #2
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80098e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098e4:	f003 0308 	and.w	r3, r3, #8
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d017      	beq.n	800991c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80098ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098f0:	f003 0320 	and.w	r3, r3, #32
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d105      	bne.n	8009904 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80098f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80098fc:	4b5a      	ldr	r3, [pc, #360]	; (8009a68 <HAL_UART_IRQHandler+0x2b0>)
 80098fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00b      	beq.n	800991c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2208      	movs	r2, #8
 800990a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009912:	f043 0208 	orr.w	r2, r3, #8
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800991c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009920:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009924:	2b00      	cmp	r3, #0
 8009926:	d012      	beq.n	800994e <HAL_UART_IRQHandler+0x196>
 8009928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800992c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00c      	beq.n	800994e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800993c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009944:	f043 0220 	orr.w	r2, r3, #32
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009954:	2b00      	cmp	r3, #0
 8009956:	f000 823c 	beq.w	8009dd2 <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800995a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800995e:	f003 0320 	and.w	r3, r3, #32
 8009962:	2b00      	cmp	r3, #0
 8009964:	d013      	beq.n	800998e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800996a:	f003 0320 	and.w	r3, r3, #32
 800996e:	2b00      	cmp	r3, #0
 8009970:	d105      	bne.n	800997e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800997a:	2b00      	cmp	r3, #0
 800997c:	d007      	beq.n	800998e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009982:	2b00      	cmp	r3, #0
 8009984:	d003      	beq.n	800998e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009994:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099a2:	2b40      	cmp	r3, #64	; 0x40
 80099a4:	d005      	beq.n	80099b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80099a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80099aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d04f      	beq.n	8009a52 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 feb9 	bl	800a72a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099c2:	2b40      	cmp	r3, #64	; 0x40
 80099c4:	d141      	bne.n	8009a4a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	3308      	adds	r3, #8
 80099cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099d4:	e853 3f00 	ldrex	r3, [r3]
 80099d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80099dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80099e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	3308      	adds	r3, #8
 80099ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80099f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80099f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80099fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009a02:	e841 2300 	strex	r3, r2, [r1]
 8009a06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009a0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1d9      	bne.n	80099c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d013      	beq.n	8009a42 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a1e:	4a14      	ldr	r2, [pc, #80]	; (8009a70 <HAL_UART_IRQHandler+0x2b8>)
 8009a20:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7fc fd04 	bl	8006434 <HAL_DMA_Abort_IT>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d017      	beq.n	8009a62 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a38:	687a      	ldr	r2, [r7, #4]
 8009a3a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a40:	e00f      	b.n	8009a62 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f9da 	bl	8009dfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a48:	e00b      	b.n	8009a62 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f9d6 	bl	8009dfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a50:	e007      	b.n	8009a62 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f000 f9d2 	bl	8009dfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8009a60:	e1b7      	b.n	8009dd2 <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a62:	bf00      	nop
    return;
 8009a64:	e1b5      	b.n	8009dd2 <HAL_UART_IRQHandler+0x61a>
 8009a66:	bf00      	nop
 8009a68:	10000001 	.word	0x10000001
 8009a6c:	04000120 	.word	0x04000120
 8009a70:	0800a7f7 	.word	0x0800a7f7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a78:	2b01      	cmp	r3, #1
 8009a7a:	f040 814a 	bne.w	8009d12 <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a82:	f003 0310 	and.w	r3, r3, #16
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	f000 8143 	beq.w	8009d12 <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a90:	f003 0310 	and.w	r3, r3, #16
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	f000 813c 	beq.w	8009d12 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	2210      	movs	r2, #16
 8009aa0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aac:	2b40      	cmp	r3, #64	; 0x40
 8009aae:	f040 80b5 	bne.w	8009c1c <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009abe:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	f000 8187 	beq.w	8009dd6 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ad2:	429a      	cmp	r2, r3
 8009ad4:	f080 817f 	bcs.w	8009dd6 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009ade:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f003 0320 	and.w	r3, r3, #32
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	f040 8086 	bne.w	8009c00 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009b00:	e853 3f00 	ldrex	r3, [r3]
 8009b04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009b08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	461a      	mov	r2, r3
 8009b1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009b1e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009b22:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b26:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009b2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009b2e:	e841 2300 	strex	r3, r2, [r1]
 8009b32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009b36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d1da      	bne.n	8009af4 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	3308      	adds	r3, #8
 8009b44:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b48:	e853 3f00 	ldrex	r3, [r3]
 8009b4c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009b4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b50:	f023 0301 	bic.w	r3, r3, #1
 8009b54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	3308      	adds	r3, #8
 8009b5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009b62:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009b66:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b68:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009b6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b6e:	e841 2300 	strex	r3, r2, [r1]
 8009b72:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009b74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1e1      	bne.n	8009b3e <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	3308      	adds	r3, #8
 8009b80:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b84:	e853 3f00 	ldrex	r3, [r3]
 8009b88:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009b8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	3308      	adds	r3, #8
 8009b9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009b9e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009ba0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009ba4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009ba6:	e841 2300 	strex	r3, r2, [r1]
 8009baa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009bac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d1e3      	bne.n	8009b7a <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2220      	movs	r2, #32
 8009bb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bc8:	e853 3f00 	ldrex	r3, [r3]
 8009bcc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009bce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009bd0:	f023 0310 	bic.w	r3, r3, #16
 8009bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	461a      	mov	r2, r3
 8009bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009be2:	65bb      	str	r3, [r7, #88]	; 0x58
 8009be4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009be8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009bea:	e841 2300 	strex	r3, r2, [r1]
 8009bee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009bf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d1e4      	bne.n	8009bc0 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fc fbc1 	bl	8006382 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	1ad3      	subs	r3, r2, r3
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	4619      	mov	r1, r3
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 f8fb 	bl	8009e10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009c1a:	e0dc      	b.n	8009dd6 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009c28:	b29b      	uxth	r3, r3
 8009c2a:	1ad3      	subs	r3, r2, r3
 8009c2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	f000 80ce 	beq.w	8009dda <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8009c3e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	f000 80c9 	beq.w	8009dda <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c50:	e853 3f00 	ldrex	r3, [r3]
 8009c54:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009c5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	461a      	mov	r2, r3
 8009c66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009c6a:	647b      	str	r3, [r7, #68]	; 0x44
 8009c6c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c72:	e841 2300 	strex	r3, r2, [r1]
 8009c76:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d1e4      	bne.n	8009c48 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	3308      	adds	r3, #8
 8009c84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c88:	e853 3f00 	ldrex	r3, [r3]
 8009c8c:	623b      	str	r3, [r7, #32]
   return(result);
 8009c8e:	6a3b      	ldr	r3, [r7, #32]
 8009c90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c94:	f023 0301 	bic.w	r3, r3, #1
 8009c98:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	3308      	adds	r3, #8
 8009ca2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009ca6:	633a      	str	r2, [r7, #48]	; 0x30
 8009ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009caa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009cac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cae:	e841 2300 	strex	r3, r2, [r1]
 8009cb2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d1e1      	bne.n	8009c7e <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2220      	movs	r2, #32
 8009cbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cd4:	693b      	ldr	r3, [r7, #16]
 8009cd6:	e853 3f00 	ldrex	r3, [r3]
 8009cda:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f023 0310 	bic.w	r3, r3, #16
 8009ce2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	461a      	mov	r2, r3
 8009cec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009cf0:	61fb      	str	r3, [r7, #28]
 8009cf2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf4:	69b9      	ldr	r1, [r7, #24]
 8009cf6:	69fa      	ldr	r2, [r7, #28]
 8009cf8:	e841 2300 	strex	r3, r2, [r1]
 8009cfc:	617b      	str	r3, [r7, #20]
   return(result);
 8009cfe:	697b      	ldr	r3, [r7, #20]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d1e4      	bne.n	8009cce <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009d04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009d08:	4619      	mov	r1, r3
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f000 f880 	bl	8009e10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009d10:	e063      	b.n	8009dda <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00e      	beq.n	8009d3c <HAL_UART_IRQHandler+0x584>
 8009d1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d008      	beq.n	8009d3c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009d32:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 fd9f 	bl	800a878 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009d3a:	e051      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d014      	beq.n	8009d72 <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d105      	bne.n	8009d60 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009d54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009d58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d008      	beq.n	8009d72 <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d03a      	beq.n	8009dde <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	4798      	blx	r3
    }
    return;
 8009d70:	e035      	b.n	8009dde <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d009      	beq.n	8009d92 <HAL_UART_IRQHandler+0x5da>
 8009d7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d003      	beq.n	8009d92 <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f000 fd49 	bl	800a822 <UART_EndTransmit_IT>
    return;
 8009d90:	e026      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009d96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d009      	beq.n	8009db2 <HAL_UART_IRQHandler+0x5fa>
 8009d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009da2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d003      	beq.n	8009db2 <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 fd78 	bl	800a8a0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009db0:	e016      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009db6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d010      	beq.n	8009de0 <HAL_UART_IRQHandler+0x628>
 8009dbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	da0c      	bge.n	8009de0 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 fd60 	bl	800a88c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009dcc:	e008      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
      return;
 8009dce:	bf00      	nop
 8009dd0:	e006      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
    return;
 8009dd2:	bf00      	nop
 8009dd4:	e004      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
      return;
 8009dd6:	bf00      	nop
 8009dd8:	e002      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
      return;
 8009dda:	bf00      	nop
 8009ddc:	e000      	b.n	8009de0 <HAL_UART_IRQHandler+0x628>
    return;
 8009dde:	bf00      	nop
  }
}
 8009de0:	37e8      	adds	r7, #232	; 0xe8
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop

08009de8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009df0:	bf00      	nop
 8009df2:	370c      	adds	r7, #12
 8009df4:	46bd      	mov	sp, r7
 8009df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfa:	4770      	bx	lr

08009dfc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b083      	sub	sp, #12
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009e04:	bf00      	nop
 8009e06:	370c      	adds	r7, #12
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr

08009e10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009e10:	b480      	push	{r7}
 8009e12:	b083      	sub	sp, #12
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	460b      	mov	r3, r1
 8009e1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009e1c:	bf00      	nop
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e2c:	b08c      	sub	sp, #48	; 0x30
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009e32:	2300      	movs	r3, #0
 8009e34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	689a      	ldr	r2, [r3, #8]
 8009e3c:	697b      	ldr	r3, [r7, #20]
 8009e3e:	691b      	ldr	r3, [r3, #16]
 8009e40:	431a      	orrs	r2, r3
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	695b      	ldr	r3, [r3, #20]
 8009e46:	431a      	orrs	r2, r3
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	69db      	ldr	r3, [r3, #28]
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	4bab      	ldr	r3, [pc, #684]	; (800a104 <UART_SetConfig+0x2dc>)
 8009e58:	4013      	ands	r3, r2
 8009e5a:	697a      	ldr	r2, [r7, #20]
 8009e5c:	6812      	ldr	r2, [r2, #0]
 8009e5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e60:	430b      	orrs	r3, r1
 8009e62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009e64:	697b      	ldr	r3, [r7, #20]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	68da      	ldr	r2, [r3, #12]
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	430a      	orrs	r2, r1
 8009e78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	699b      	ldr	r3, [r3, #24]
 8009e7e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4aa0      	ldr	r2, [pc, #640]	; (800a108 <UART_SetConfig+0x2e0>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d004      	beq.n	8009e94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	6a1b      	ldr	r3, [r3, #32]
 8009e8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009e90:	4313      	orrs	r3, r2
 8009e92:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	689b      	ldr	r3, [r3, #8]
 8009e9a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009e9e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	6812      	ldr	r2, [r2, #0]
 8009ea6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ea8:	430b      	orrs	r3, r1
 8009eaa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009eac:	697b      	ldr	r3, [r7, #20]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb2:	f023 010f 	bic.w	r1, r3, #15
 8009eb6:	697b      	ldr	r3, [r7, #20]
 8009eb8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	430a      	orrs	r2, r1
 8009ec0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a91      	ldr	r2, [pc, #580]	; (800a10c <UART_SetConfig+0x2e4>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d125      	bne.n	8009f18 <UART_SetConfig+0xf0>
 8009ecc:	4b90      	ldr	r3, [pc, #576]	; (800a110 <UART_SetConfig+0x2e8>)
 8009ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ed2:	f003 0303 	and.w	r3, r3, #3
 8009ed6:	2b03      	cmp	r3, #3
 8009ed8:	d81a      	bhi.n	8009f10 <UART_SetConfig+0xe8>
 8009eda:	a201      	add	r2, pc, #4	; (adr r2, 8009ee0 <UART_SetConfig+0xb8>)
 8009edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee0:	08009ef1 	.word	0x08009ef1
 8009ee4:	08009f01 	.word	0x08009f01
 8009ee8:	08009ef9 	.word	0x08009ef9
 8009eec:	08009f09 	.word	0x08009f09
 8009ef0:	2301      	movs	r3, #1
 8009ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009ef6:	e0d6      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009ef8:	2302      	movs	r3, #2
 8009efa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009efe:	e0d2      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f00:	2304      	movs	r3, #4
 8009f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f06:	e0ce      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f08:	2308      	movs	r3, #8
 8009f0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f0e:	e0ca      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f10:	2310      	movs	r3, #16
 8009f12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f16:	e0c6      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a7d      	ldr	r2, [pc, #500]	; (800a114 <UART_SetConfig+0x2ec>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d138      	bne.n	8009f94 <UART_SetConfig+0x16c>
 8009f22:	4b7b      	ldr	r3, [pc, #492]	; (800a110 <UART_SetConfig+0x2e8>)
 8009f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f28:	f003 030c 	and.w	r3, r3, #12
 8009f2c:	2b0c      	cmp	r3, #12
 8009f2e:	d82d      	bhi.n	8009f8c <UART_SetConfig+0x164>
 8009f30:	a201      	add	r2, pc, #4	; (adr r2, 8009f38 <UART_SetConfig+0x110>)
 8009f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f36:	bf00      	nop
 8009f38:	08009f6d 	.word	0x08009f6d
 8009f3c:	08009f8d 	.word	0x08009f8d
 8009f40:	08009f8d 	.word	0x08009f8d
 8009f44:	08009f8d 	.word	0x08009f8d
 8009f48:	08009f7d 	.word	0x08009f7d
 8009f4c:	08009f8d 	.word	0x08009f8d
 8009f50:	08009f8d 	.word	0x08009f8d
 8009f54:	08009f8d 	.word	0x08009f8d
 8009f58:	08009f75 	.word	0x08009f75
 8009f5c:	08009f8d 	.word	0x08009f8d
 8009f60:	08009f8d 	.word	0x08009f8d
 8009f64:	08009f8d 	.word	0x08009f8d
 8009f68:	08009f85 	.word	0x08009f85
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f72:	e098      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f74:	2302      	movs	r3, #2
 8009f76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f7a:	e094      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f7c:	2304      	movs	r3, #4
 8009f7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f82:	e090      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f84:	2308      	movs	r3, #8
 8009f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f8a:	e08c      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f8c:	2310      	movs	r3, #16
 8009f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f92:	e088      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009f94:	697b      	ldr	r3, [r7, #20]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a5f      	ldr	r2, [pc, #380]	; (800a118 <UART_SetConfig+0x2f0>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d125      	bne.n	8009fea <UART_SetConfig+0x1c2>
 8009f9e:	4b5c      	ldr	r3, [pc, #368]	; (800a110 <UART_SetConfig+0x2e8>)
 8009fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009fa4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009fa8:	2b30      	cmp	r3, #48	; 0x30
 8009faa:	d016      	beq.n	8009fda <UART_SetConfig+0x1b2>
 8009fac:	2b30      	cmp	r3, #48	; 0x30
 8009fae:	d818      	bhi.n	8009fe2 <UART_SetConfig+0x1ba>
 8009fb0:	2b20      	cmp	r3, #32
 8009fb2:	d00a      	beq.n	8009fca <UART_SetConfig+0x1a2>
 8009fb4:	2b20      	cmp	r3, #32
 8009fb6:	d814      	bhi.n	8009fe2 <UART_SetConfig+0x1ba>
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d002      	beq.n	8009fc2 <UART_SetConfig+0x19a>
 8009fbc:	2b10      	cmp	r3, #16
 8009fbe:	d008      	beq.n	8009fd2 <UART_SetConfig+0x1aa>
 8009fc0:	e00f      	b.n	8009fe2 <UART_SetConfig+0x1ba>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fc8:	e06d      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009fca:	2302      	movs	r3, #2
 8009fcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fd0:	e069      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009fd2:	2304      	movs	r3, #4
 8009fd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fd8:	e065      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009fda:	2308      	movs	r3, #8
 8009fdc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fe0:	e061      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009fe2:	2310      	movs	r3, #16
 8009fe4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009fe8:	e05d      	b.n	800a0a6 <UART_SetConfig+0x27e>
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a4b      	ldr	r2, [pc, #300]	; (800a11c <UART_SetConfig+0x2f4>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d125      	bne.n	800a040 <UART_SetConfig+0x218>
 8009ff4:	4b46      	ldr	r3, [pc, #280]	; (800a110 <UART_SetConfig+0x2e8>)
 8009ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ffa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009ffe:	2bc0      	cmp	r3, #192	; 0xc0
 800a000:	d016      	beq.n	800a030 <UART_SetConfig+0x208>
 800a002:	2bc0      	cmp	r3, #192	; 0xc0
 800a004:	d818      	bhi.n	800a038 <UART_SetConfig+0x210>
 800a006:	2b80      	cmp	r3, #128	; 0x80
 800a008:	d00a      	beq.n	800a020 <UART_SetConfig+0x1f8>
 800a00a:	2b80      	cmp	r3, #128	; 0x80
 800a00c:	d814      	bhi.n	800a038 <UART_SetConfig+0x210>
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d002      	beq.n	800a018 <UART_SetConfig+0x1f0>
 800a012:	2b40      	cmp	r3, #64	; 0x40
 800a014:	d008      	beq.n	800a028 <UART_SetConfig+0x200>
 800a016:	e00f      	b.n	800a038 <UART_SetConfig+0x210>
 800a018:	2300      	movs	r3, #0
 800a01a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a01e:	e042      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a020:	2302      	movs	r3, #2
 800a022:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a026:	e03e      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a028:	2304      	movs	r3, #4
 800a02a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a02e:	e03a      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a030:	2308      	movs	r3, #8
 800a032:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a036:	e036      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a038:	2310      	movs	r3, #16
 800a03a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a03e:	e032      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a30      	ldr	r2, [pc, #192]	; (800a108 <UART_SetConfig+0x2e0>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d12a      	bne.n	800a0a0 <UART_SetConfig+0x278>
 800a04a:	4b31      	ldr	r3, [pc, #196]	; (800a110 <UART_SetConfig+0x2e8>)
 800a04c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a050:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a054:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a058:	d01a      	beq.n	800a090 <UART_SetConfig+0x268>
 800a05a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a05e:	d81b      	bhi.n	800a098 <UART_SetConfig+0x270>
 800a060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a064:	d00c      	beq.n	800a080 <UART_SetConfig+0x258>
 800a066:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a06a:	d815      	bhi.n	800a098 <UART_SetConfig+0x270>
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d003      	beq.n	800a078 <UART_SetConfig+0x250>
 800a070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a074:	d008      	beq.n	800a088 <UART_SetConfig+0x260>
 800a076:	e00f      	b.n	800a098 <UART_SetConfig+0x270>
 800a078:	2300      	movs	r3, #0
 800a07a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a07e:	e012      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a080:	2302      	movs	r3, #2
 800a082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a086:	e00e      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a088:	2304      	movs	r3, #4
 800a08a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a08e:	e00a      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a090:	2308      	movs	r3, #8
 800a092:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a096:	e006      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a098:	2310      	movs	r3, #16
 800a09a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800a09e:	e002      	b.n	800a0a6 <UART_SetConfig+0x27e>
 800a0a0:	2310      	movs	r3, #16
 800a0a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a17      	ldr	r2, [pc, #92]	; (800a108 <UART_SetConfig+0x2e0>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	f040 80a8 	bne.w	800a202 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a0b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a0b6:	2b08      	cmp	r3, #8
 800a0b8:	d834      	bhi.n	800a124 <UART_SetConfig+0x2fc>
 800a0ba:	a201      	add	r2, pc, #4	; (adr r2, 800a0c0 <UART_SetConfig+0x298>)
 800a0bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0c0:	0800a0e5 	.word	0x0800a0e5
 800a0c4:	0800a125 	.word	0x0800a125
 800a0c8:	0800a0ed 	.word	0x0800a0ed
 800a0cc:	0800a125 	.word	0x0800a125
 800a0d0:	0800a0f3 	.word	0x0800a0f3
 800a0d4:	0800a125 	.word	0x0800a125
 800a0d8:	0800a125 	.word	0x0800a125
 800a0dc:	0800a125 	.word	0x0800a125
 800a0e0:	0800a0fb 	.word	0x0800a0fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0e4:	f7fd ff0a 	bl	8007efc <HAL_RCC_GetPCLK1Freq>
 800a0e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a0ea:	e021      	b.n	800a130 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a0ec:	4b0c      	ldr	r3, [pc, #48]	; (800a120 <UART_SetConfig+0x2f8>)
 800a0ee:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a0f0:	e01e      	b.n	800a130 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a0f2:	f7fd fe95 	bl	8007e20 <HAL_RCC_GetSysClockFreq>
 800a0f6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a0f8:	e01a      	b.n	800a130 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0fe:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a100:	e016      	b.n	800a130 <UART_SetConfig+0x308>
 800a102:	bf00      	nop
 800a104:	cfff69f3 	.word	0xcfff69f3
 800a108:	40008000 	.word	0x40008000
 800a10c:	40013800 	.word	0x40013800
 800a110:	40021000 	.word	0x40021000
 800a114:	40004400 	.word	0x40004400
 800a118:	40004800 	.word	0x40004800
 800a11c:	40004c00 	.word	0x40004c00
 800a120:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a124:	2300      	movs	r3, #0
 800a126:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a128:	2301      	movs	r3, #1
 800a12a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a12e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a132:	2b00      	cmp	r3, #0
 800a134:	f000 812a 	beq.w	800a38c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a13c:	4a9e      	ldr	r2, [pc, #632]	; (800a3b8 <UART_SetConfig+0x590>)
 800a13e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a142:	461a      	mov	r2, r3
 800a144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a146:	fbb3 f3f2 	udiv	r3, r3, r2
 800a14a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	685a      	ldr	r2, [r3, #4]
 800a150:	4613      	mov	r3, r2
 800a152:	005b      	lsls	r3, r3, #1
 800a154:	4413      	add	r3, r2
 800a156:	69ba      	ldr	r2, [r7, #24]
 800a158:	429a      	cmp	r2, r3
 800a15a:	d305      	bcc.n	800a168 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a162:	69ba      	ldr	r2, [r7, #24]
 800a164:	429a      	cmp	r2, r3
 800a166:	d903      	bls.n	800a170 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a16e:	e10d      	b.n	800a38c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a172:	2200      	movs	r2, #0
 800a174:	60bb      	str	r3, [r7, #8]
 800a176:	60fa      	str	r2, [r7, #12]
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a17c:	4a8e      	ldr	r2, [pc, #568]	; (800a3b8 <UART_SetConfig+0x590>)
 800a17e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a182:	b29b      	uxth	r3, r3
 800a184:	2200      	movs	r2, #0
 800a186:	603b      	str	r3, [r7, #0]
 800a188:	607a      	str	r2, [r7, #4]
 800a18a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a18e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a192:	f7f6 fd81 	bl	8000c98 <__aeabi_uldivmod>
 800a196:	4602      	mov	r2, r0
 800a198:	460b      	mov	r3, r1
 800a19a:	4610      	mov	r0, r2
 800a19c:	4619      	mov	r1, r3
 800a19e:	f04f 0200 	mov.w	r2, #0
 800a1a2:	f04f 0300 	mov.w	r3, #0
 800a1a6:	020b      	lsls	r3, r1, #8
 800a1a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a1ac:	0202      	lsls	r2, r0, #8
 800a1ae:	6979      	ldr	r1, [r7, #20]
 800a1b0:	6849      	ldr	r1, [r1, #4]
 800a1b2:	0849      	lsrs	r1, r1, #1
 800a1b4:	2000      	movs	r0, #0
 800a1b6:	460c      	mov	r4, r1
 800a1b8:	4605      	mov	r5, r0
 800a1ba:	eb12 0804 	adds.w	r8, r2, r4
 800a1be:	eb43 0905 	adc.w	r9, r3, r5
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	469a      	mov	sl, r3
 800a1ca:	4693      	mov	fp, r2
 800a1cc:	4652      	mov	r2, sl
 800a1ce:	465b      	mov	r3, fp
 800a1d0:	4640      	mov	r0, r8
 800a1d2:	4649      	mov	r1, r9
 800a1d4:	f7f6 fd60 	bl	8000c98 <__aeabi_uldivmod>
 800a1d8:	4602      	mov	r2, r0
 800a1da:	460b      	mov	r3, r1
 800a1dc:	4613      	mov	r3, r2
 800a1de:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a1e0:	6a3b      	ldr	r3, [r7, #32]
 800a1e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a1e6:	d308      	bcc.n	800a1fa <UART_SetConfig+0x3d2>
 800a1e8:	6a3b      	ldr	r3, [r7, #32]
 800a1ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1ee:	d204      	bcs.n	800a1fa <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a1f0:	697b      	ldr	r3, [r7, #20]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	6a3a      	ldr	r2, [r7, #32]
 800a1f6:	60da      	str	r2, [r3, #12]
 800a1f8:	e0c8      	b.n	800a38c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a200:	e0c4      	b.n	800a38c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	69db      	ldr	r3, [r3, #28]
 800a206:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a20a:	d167      	bne.n	800a2dc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a20c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a210:	2b08      	cmp	r3, #8
 800a212:	d828      	bhi.n	800a266 <UART_SetConfig+0x43e>
 800a214:	a201      	add	r2, pc, #4	; (adr r2, 800a21c <UART_SetConfig+0x3f4>)
 800a216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a21a:	bf00      	nop
 800a21c:	0800a241 	.word	0x0800a241
 800a220:	0800a249 	.word	0x0800a249
 800a224:	0800a251 	.word	0x0800a251
 800a228:	0800a267 	.word	0x0800a267
 800a22c:	0800a257 	.word	0x0800a257
 800a230:	0800a267 	.word	0x0800a267
 800a234:	0800a267 	.word	0x0800a267
 800a238:	0800a267 	.word	0x0800a267
 800a23c:	0800a25f 	.word	0x0800a25f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a240:	f7fd fe5c 	bl	8007efc <HAL_RCC_GetPCLK1Freq>
 800a244:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a246:	e014      	b.n	800a272 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a248:	f7fd fe6e 	bl	8007f28 <HAL_RCC_GetPCLK2Freq>
 800a24c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a24e:	e010      	b.n	800a272 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a250:	4b5a      	ldr	r3, [pc, #360]	; (800a3bc <UART_SetConfig+0x594>)
 800a252:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a254:	e00d      	b.n	800a272 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a256:	f7fd fde3 	bl	8007e20 <HAL_RCC_GetSysClockFreq>
 800a25a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a25c:	e009      	b.n	800a272 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a25e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a262:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a264:	e005      	b.n	800a272 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a266:	2300      	movs	r3, #0
 800a268:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a26a:	2301      	movs	r3, #1
 800a26c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a270:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a274:	2b00      	cmp	r3, #0
 800a276:	f000 8089 	beq.w	800a38c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27e:	4a4e      	ldr	r2, [pc, #312]	; (800a3b8 <UART_SetConfig+0x590>)
 800a280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a284:	461a      	mov	r2, r3
 800a286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a288:	fbb3 f3f2 	udiv	r3, r3, r2
 800a28c:	005a      	lsls	r2, r3, #1
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	085b      	lsrs	r3, r3, #1
 800a294:	441a      	add	r2, r3
 800a296:	697b      	ldr	r3, [r7, #20]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a29e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2a0:	6a3b      	ldr	r3, [r7, #32]
 800a2a2:	2b0f      	cmp	r3, #15
 800a2a4:	d916      	bls.n	800a2d4 <UART_SetConfig+0x4ac>
 800a2a6:	6a3b      	ldr	r3, [r7, #32]
 800a2a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2ac:	d212      	bcs.n	800a2d4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a2ae:	6a3b      	ldr	r3, [r7, #32]
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	f023 030f 	bic.w	r3, r3, #15
 800a2b6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a2b8:	6a3b      	ldr	r3, [r7, #32]
 800a2ba:	085b      	lsrs	r3, r3, #1
 800a2bc:	b29b      	uxth	r3, r3
 800a2be:	f003 0307 	and.w	r3, r3, #7
 800a2c2:	b29a      	uxth	r2, r3
 800a2c4:	8bfb      	ldrh	r3, [r7, #30]
 800a2c6:	4313      	orrs	r3, r2
 800a2c8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	8bfa      	ldrh	r2, [r7, #30]
 800a2d0:	60da      	str	r2, [r3, #12]
 800a2d2:	e05b      	b.n	800a38c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800a2da:	e057      	b.n	800a38c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2dc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a2e0:	2b08      	cmp	r3, #8
 800a2e2:	d828      	bhi.n	800a336 <UART_SetConfig+0x50e>
 800a2e4:	a201      	add	r2, pc, #4	; (adr r2, 800a2ec <UART_SetConfig+0x4c4>)
 800a2e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ea:	bf00      	nop
 800a2ec:	0800a311 	.word	0x0800a311
 800a2f0:	0800a319 	.word	0x0800a319
 800a2f4:	0800a321 	.word	0x0800a321
 800a2f8:	0800a337 	.word	0x0800a337
 800a2fc:	0800a327 	.word	0x0800a327
 800a300:	0800a337 	.word	0x0800a337
 800a304:	0800a337 	.word	0x0800a337
 800a308:	0800a337 	.word	0x0800a337
 800a30c:	0800a32f 	.word	0x0800a32f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a310:	f7fd fdf4 	bl	8007efc <HAL_RCC_GetPCLK1Freq>
 800a314:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a316:	e014      	b.n	800a342 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a318:	f7fd fe06 	bl	8007f28 <HAL_RCC_GetPCLK2Freq>
 800a31c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a31e:	e010      	b.n	800a342 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a320:	4b26      	ldr	r3, [pc, #152]	; (800a3bc <UART_SetConfig+0x594>)
 800a322:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a324:	e00d      	b.n	800a342 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a326:	f7fd fd7b 	bl	8007e20 <HAL_RCC_GetSysClockFreq>
 800a32a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800a32c:	e009      	b.n	800a342 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a32e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a332:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a334:	e005      	b.n	800a342 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a336:	2300      	movs	r3, #0
 800a338:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a340:	bf00      	nop
    }

    if (pclk != 0U)
 800a342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a344:	2b00      	cmp	r3, #0
 800a346:	d021      	beq.n	800a38c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a34c:	4a1a      	ldr	r2, [pc, #104]	; (800a3b8 <UART_SetConfig+0x590>)
 800a34e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a352:	461a      	mov	r2, r3
 800a354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a356:	fbb3 f2f2 	udiv	r2, r3, r2
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	085b      	lsrs	r3, r3, #1
 800a360:	441a      	add	r2, r3
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	fbb2 f3f3 	udiv	r3, r2, r3
 800a36a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a36c:	6a3b      	ldr	r3, [r7, #32]
 800a36e:	2b0f      	cmp	r3, #15
 800a370:	d909      	bls.n	800a386 <UART_SetConfig+0x55e>
 800a372:	6a3b      	ldr	r3, [r7, #32]
 800a374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a378:	d205      	bcs.n	800a386 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a37a:	6a3b      	ldr	r3, [r7, #32]
 800a37c:	b29a      	uxth	r2, r3
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	60da      	str	r2, [r3, #12]
 800a384:	e002      	b.n	800a38c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a386:	2301      	movs	r3, #1
 800a388:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a38c:	697b      	ldr	r3, [r7, #20]
 800a38e:	2201      	movs	r2, #1
 800a390:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a394:	697b      	ldr	r3, [r7, #20]
 800a396:	2201      	movs	r2, #1
 800a398:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a3a8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3730      	adds	r7, #48	; 0x30
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3b6:	bf00      	nop
 800a3b8:	0800ede8 	.word	0x0800ede8
 800a3bc:	00f42400 	.word	0x00f42400

0800a3c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3cc:	f003 0301 	and.w	r3, r3, #1
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d00a      	beq.n	800a3ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	685b      	ldr	r3, [r3, #4]
 800a3da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	430a      	orrs	r2, r1
 800a3e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ee:	f003 0302 	and.w	r3, r3, #2
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d00a      	beq.n	800a40c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	430a      	orrs	r2, r1
 800a40a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a410:	f003 0304 	and.w	r3, r3, #4
 800a414:	2b00      	cmp	r3, #0
 800a416:	d00a      	beq.n	800a42e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	685b      	ldr	r3, [r3, #4]
 800a41e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	430a      	orrs	r2, r1
 800a42c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a432:	f003 0308 	and.w	r3, r3, #8
 800a436:	2b00      	cmp	r3, #0
 800a438:	d00a      	beq.n	800a450 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	430a      	orrs	r2, r1
 800a44e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a454:	f003 0310 	and.w	r3, r3, #16
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d00a      	beq.n	800a472 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	689b      	ldr	r3, [r3, #8]
 800a462:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	430a      	orrs	r2, r1
 800a470:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a476:	f003 0320 	and.w	r3, r3, #32
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d00a      	beq.n	800a494 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	689b      	ldr	r3, [r3, #8]
 800a484:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	430a      	orrs	r2, r1
 800a492:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d01a      	beq.n	800a4d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	685b      	ldr	r3, [r3, #4]
 800a4a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	430a      	orrs	r2, r1
 800a4b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a4be:	d10a      	bne.n	800a4d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	685b      	ldr	r3, [r3, #4]
 800a4c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	430a      	orrs	r2, r1
 800a4d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d00a      	beq.n	800a4f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	430a      	orrs	r2, r1
 800a4f6:	605a      	str	r2, [r3, #4]
  }
}
 800a4f8:	bf00      	nop
 800a4fa:	370c      	adds	r7, #12
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr

0800a504 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b086      	sub	sp, #24
 800a508:	af02      	add	r7, sp, #8
 800a50a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a514:	f7fa fa6c 	bl	80049f0 <HAL_GetTick>
 800a518:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f003 0308 	and.w	r3, r3, #8
 800a524:	2b08      	cmp	r3, #8
 800a526:	d10e      	bne.n	800a546 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a528:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a52c:	9300      	str	r3, [sp, #0]
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2200      	movs	r2, #0
 800a532:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a536:	6878      	ldr	r0, [r7, #4]
 800a538:	f000 f82f 	bl	800a59a <UART_WaitOnFlagUntilTimeout>
 800a53c:	4603      	mov	r3, r0
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d001      	beq.n	800a546 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a542:	2303      	movs	r3, #3
 800a544:	e025      	b.n	800a592 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0304 	and.w	r3, r3, #4
 800a550:	2b04      	cmp	r3, #4
 800a552:	d10e      	bne.n	800a572 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a554:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a558:	9300      	str	r3, [sp, #0]
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2200      	movs	r2, #0
 800a55e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 f819 	bl	800a59a <UART_WaitOnFlagUntilTimeout>
 800a568:	4603      	mov	r3, r0
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d001      	beq.n	800a572 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a56e:	2303      	movs	r3, #3
 800a570:	e00f      	b.n	800a592 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2220      	movs	r2, #32
 800a576:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	2220      	movs	r2, #32
 800a57e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2200      	movs	r2, #0
 800a586:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2200      	movs	r2, #0
 800a58c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a590:	2300      	movs	r3, #0
}
 800a592:	4618      	mov	r0, r3
 800a594:	3710      	adds	r7, #16
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}

0800a59a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a59a:	b580      	push	{r7, lr}
 800a59c:	b09c      	sub	sp, #112	; 0x70
 800a59e:	af00      	add	r7, sp, #0
 800a5a0:	60f8      	str	r0, [r7, #12]
 800a5a2:	60b9      	str	r1, [r7, #8]
 800a5a4:	603b      	str	r3, [r7, #0]
 800a5a6:	4613      	mov	r3, r2
 800a5a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5aa:	e0a9      	b.n	800a700 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a5ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a5ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5b2:	f000 80a5 	beq.w	800a700 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5b6:	f7fa fa1b 	bl	80049f0 <HAL_GetTick>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	1ad3      	subs	r3, r2, r3
 800a5c0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d302      	bcc.n	800a5cc <UART_WaitOnFlagUntilTimeout+0x32>
 800a5c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d140      	bne.n	800a64e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a5d4:	e853 3f00 	ldrex	r3, [r3]
 800a5d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a5da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a5e0:	667b      	str	r3, [r7, #100]	; 0x64
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	461a      	mov	r2, r3
 800a5e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a5ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a5ec:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a5f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a5f2:	e841 2300 	strex	r3, r2, [r1]
 800a5f6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a5f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d1e6      	bne.n	800a5cc <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	3308      	adds	r3, #8
 800a604:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a608:	e853 3f00 	ldrex	r3, [r3]
 800a60c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a60e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a610:	f023 0301 	bic.w	r3, r3, #1
 800a614:	663b      	str	r3, [r7, #96]	; 0x60
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	3308      	adds	r3, #8
 800a61c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a61e:	64ba      	str	r2, [r7, #72]	; 0x48
 800a620:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a622:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a624:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a626:	e841 2300 	strex	r3, r2, [r1]
 800a62a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a62c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d1e5      	bne.n	800a5fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2220      	movs	r2, #32
 800a636:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2220      	movs	r2, #32
 800a63e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	2200      	movs	r2, #0
 800a646:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a64a:	2303      	movs	r3, #3
 800a64c:	e069      	b.n	800a722 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f003 0304 	and.w	r3, r3, #4
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d051      	beq.n	800a700 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	69db      	ldr	r3, [r3, #28]
 800a662:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a666:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a66a:	d149      	bne.n	800a700 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a674:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a67c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a67e:	e853 3f00 	ldrex	r3, [r3]
 800a682:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a686:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a68a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	461a      	mov	r2, r3
 800a692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a694:	637b      	str	r3, [r7, #52]	; 0x34
 800a696:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a698:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a69a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a69c:	e841 2300 	strex	r3, r2, [r1]
 800a6a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a6a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d1e6      	bne.n	800a676 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	3308      	adds	r3, #8
 800a6ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	e853 3f00 	ldrex	r3, [r3]
 800a6b6:	613b      	str	r3, [r7, #16]
   return(result);
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	f023 0301 	bic.w	r3, r3, #1
 800a6be:	66bb      	str	r3, [r7, #104]	; 0x68
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	3308      	adds	r3, #8
 800a6c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a6c8:	623a      	str	r2, [r7, #32]
 800a6ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6cc:	69f9      	ldr	r1, [r7, #28]
 800a6ce:	6a3a      	ldr	r2, [r7, #32]
 800a6d0:	e841 2300 	strex	r3, r2, [r1]
 800a6d4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a6d6:	69bb      	ldr	r3, [r7, #24]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d1e5      	bne.n	800a6a8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2220      	movs	r2, #32
 800a6e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	2220      	movs	r2, #32
 800a6e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	2220      	movs	r2, #32
 800a6f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2200      	movs	r2, #0
 800a6f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a6fc:	2303      	movs	r3, #3
 800a6fe:	e010      	b.n	800a722 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	69da      	ldr	r2, [r3, #28]
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	4013      	ands	r3, r2
 800a70a:	68ba      	ldr	r2, [r7, #8]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	bf0c      	ite	eq
 800a710:	2301      	moveq	r3, #1
 800a712:	2300      	movne	r3, #0
 800a714:	b2db      	uxtb	r3, r3
 800a716:	461a      	mov	r2, r3
 800a718:	79fb      	ldrb	r3, [r7, #7]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	f43f af46 	beq.w	800a5ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a720:	2300      	movs	r3, #0
}
 800a722:	4618      	mov	r0, r3
 800a724:	3770      	adds	r7, #112	; 0x70
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}

0800a72a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a72a:	b480      	push	{r7}
 800a72c:	b095      	sub	sp, #84	; 0x54
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a73a:	e853 3f00 	ldrex	r3, [r3]
 800a73e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a742:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a746:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	461a      	mov	r2, r3
 800a74e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a750:	643b      	str	r3, [r7, #64]	; 0x40
 800a752:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a754:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a756:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a758:	e841 2300 	strex	r3, r2, [r1]
 800a75c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a75e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a760:	2b00      	cmp	r3, #0
 800a762:	d1e6      	bne.n	800a732 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	3308      	adds	r3, #8
 800a76a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a76c:	6a3b      	ldr	r3, [r7, #32]
 800a76e:	e853 3f00 	ldrex	r3, [r3]
 800a772:	61fb      	str	r3, [r7, #28]
   return(result);
 800a774:	69fb      	ldr	r3, [r7, #28]
 800a776:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a77a:	f023 0301 	bic.w	r3, r3, #1
 800a77e:	64bb      	str	r3, [r7, #72]	; 0x48
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	3308      	adds	r3, #8
 800a786:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a788:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a78a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a78c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a78e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a790:	e841 2300 	strex	r3, r2, [r1]
 800a794:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d1e3      	bne.n	800a764 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	d118      	bne.n	800a7d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	e853 3f00 	ldrex	r3, [r3]
 800a7b0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	f023 0310 	bic.w	r3, r3, #16
 800a7b8:	647b      	str	r3, [r7, #68]	; 0x44
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	461a      	mov	r2, r3
 800a7c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a7c2:	61bb      	str	r3, [r7, #24]
 800a7c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7c6:	6979      	ldr	r1, [r7, #20]
 800a7c8:	69ba      	ldr	r2, [r7, #24]
 800a7ca:	e841 2300 	strex	r3, r2, [r1]
 800a7ce:	613b      	str	r3, [r7, #16]
   return(result);
 800a7d0:	693b      	ldr	r3, [r7, #16]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d1e6      	bne.n	800a7a4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2220      	movs	r2, #32
 800a7da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a7ea:	bf00      	nop
 800a7ec:	3754      	adds	r7, #84	; 0x54
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr

0800a7f6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a7f6:	b580      	push	{r7, lr}
 800a7f8:	b084      	sub	sp, #16
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a802:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	2200      	movs	r2, #0
 800a808:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	2200      	movs	r2, #0
 800a810:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a814:	68f8      	ldr	r0, [r7, #12]
 800a816:	f7ff faf1 	bl	8009dfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a81a:	bf00      	nop
 800a81c:	3710      	adds	r7, #16
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}

0800a822 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b088      	sub	sp, #32
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	e853 3f00 	ldrex	r3, [r3]
 800a836:	60bb      	str	r3, [r7, #8]
   return(result);
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a83e:	61fb      	str	r3, [r7, #28]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	461a      	mov	r2, r3
 800a846:	69fb      	ldr	r3, [r7, #28]
 800a848:	61bb      	str	r3, [r7, #24]
 800a84a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a84c:	6979      	ldr	r1, [r7, #20]
 800a84e:	69ba      	ldr	r2, [r7, #24]
 800a850:	e841 2300 	strex	r3, r2, [r1]
 800a854:	613b      	str	r3, [r7, #16]
   return(result);
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d1e6      	bne.n	800a82a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2220      	movs	r2, #32
 800a860:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2200      	movs	r2, #0
 800a868:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f7ff fabc 	bl	8009de8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a870:	bf00      	nop
 800a872:	3720      	adds	r7, #32
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a880:	bf00      	nop
 800a882:	370c      	adds	r7, #12
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr

0800a88c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a894:	bf00      	nop
 800a896:	370c      	adds	r7, #12
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr

0800a8a0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a8a8:	bf00      	nop
 800a8aa:	370c      	adds	r7, #12
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr

0800a8b4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d101      	bne.n	800a8ca <HAL_UARTEx_DisableFifoMode+0x16>
 800a8c6:	2302      	movs	r3, #2
 800a8c8:	e027      	b.n	800a91a <HAL_UARTEx_DisableFifoMode+0x66>
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2224      	movs	r2, #36	; 0x24
 800a8d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	681a      	ldr	r2, [r3, #0]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f022 0201 	bic.w	r2, r2, #1
 800a8f0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a8f8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2220      	movs	r2, #32
 800a90c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a918:	2300      	movs	r3, #0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3714      	adds	r7, #20
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr

0800a926 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a926:	b580      	push	{r7, lr}
 800a928:	b084      	sub	sp, #16
 800a92a:	af00      	add	r7, sp, #0
 800a92c:	6078      	str	r0, [r7, #4]
 800a92e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a936:	2b01      	cmp	r3, #1
 800a938:	d101      	bne.n	800a93e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a93a:	2302      	movs	r3, #2
 800a93c:	e02d      	b.n	800a99a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2201      	movs	r2, #1
 800a942:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2224      	movs	r2, #36	; 0x24
 800a94a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	681a      	ldr	r2, [r3, #0]
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f022 0201 	bic.w	r2, r2, #1
 800a964:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	689b      	ldr	r3, [r3, #8]
 800a96c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	683a      	ldr	r2, [r7, #0]
 800a976:	430a      	orrs	r2, r1
 800a978:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	f000 f850 	bl	800aa20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	68fa      	ldr	r2, [r7, #12]
 800a986:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2220      	movs	r2, #32
 800a98c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2200      	movs	r2, #0
 800a994:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a998:	2300      	movs	r3, #0
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3710      	adds	r7, #16
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}

0800a9a2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b084      	sub	sp, #16
 800a9a6:	af00      	add	r7, sp, #0
 800a9a8:	6078      	str	r0, [r7, #4]
 800a9aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d101      	bne.n	800a9ba <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9b6:	2302      	movs	r3, #2
 800a9b8:	e02d      	b.n	800aa16 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2224      	movs	r2, #36	; 0x24
 800a9c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	681a      	ldr	r2, [r3, #0]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f022 0201 	bic.w	r2, r2, #1
 800a9e0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	683a      	ldr	r2, [r7, #0]
 800a9f2:	430a      	orrs	r2, r1
 800a9f4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 f812 	bl	800aa20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68fa      	ldr	r2, [r7, #12]
 800aa02:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2220      	movs	r2, #32
 800aa08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aa14:	2300      	movs	r3, #0
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	3710      	adds	r7, #16
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
	...

0800aa20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b085      	sub	sp, #20
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d108      	bne.n	800aa42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2201      	movs	r2, #1
 800aa34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa40:	e031      	b.n	800aaa6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa42:	2308      	movs	r3, #8
 800aa44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa46:	2308      	movs	r3, #8
 800aa48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	0e5b      	lsrs	r3, r3, #25
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	f003 0307 	and.w	r3, r3, #7
 800aa58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	689b      	ldr	r3, [r3, #8]
 800aa60:	0f5b      	lsrs	r3, r3, #29
 800aa62:	b2db      	uxtb	r3, r3
 800aa64:	f003 0307 	and.w	r3, r3, #7
 800aa68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa6a:	7bbb      	ldrb	r3, [r7, #14]
 800aa6c:	7b3a      	ldrb	r2, [r7, #12]
 800aa6e:	4911      	ldr	r1, [pc, #68]	; (800aab4 <UARTEx_SetNbDataToProcess+0x94>)
 800aa70:	5c8a      	ldrb	r2, [r1, r2]
 800aa72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa76:	7b3a      	ldrb	r2, [r7, #12]
 800aa78:	490f      	ldr	r1, [pc, #60]	; (800aab8 <UARTEx_SetNbDataToProcess+0x98>)
 800aa7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa7c:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa80:	b29a      	uxth	r2, r3
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa88:	7bfb      	ldrb	r3, [r7, #15]
 800aa8a:	7b7a      	ldrb	r2, [r7, #13]
 800aa8c:	4909      	ldr	r1, [pc, #36]	; (800aab4 <UARTEx_SetNbDataToProcess+0x94>)
 800aa8e:	5c8a      	ldrb	r2, [r1, r2]
 800aa90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa94:	7b7a      	ldrb	r2, [r7, #13]
 800aa96:	4908      	ldr	r1, [pc, #32]	; (800aab8 <UARTEx_SetNbDataToProcess+0x98>)
 800aa98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa9a:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa9e:	b29a      	uxth	r2, r3
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800aaa6:	bf00      	nop
 800aaa8:	3714      	adds	r7, #20
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr
 800aab2:	bf00      	nop
 800aab4:	0800ee00 	.word	0x0800ee00
 800aab8:	0800ee08 	.word	0x0800ee08

0800aabc <__errno>:
 800aabc:	4b01      	ldr	r3, [pc, #4]	; (800aac4 <__errno+0x8>)
 800aabe:	6818      	ldr	r0, [r3, #0]
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	20000064 	.word	0x20000064

0800aac8 <__libc_init_array>:
 800aac8:	b570      	push	{r4, r5, r6, lr}
 800aaca:	4d0d      	ldr	r5, [pc, #52]	; (800ab00 <__libc_init_array+0x38>)
 800aacc:	4c0d      	ldr	r4, [pc, #52]	; (800ab04 <__libc_init_array+0x3c>)
 800aace:	1b64      	subs	r4, r4, r5
 800aad0:	10a4      	asrs	r4, r4, #2
 800aad2:	2600      	movs	r6, #0
 800aad4:	42a6      	cmp	r6, r4
 800aad6:	d109      	bne.n	800aaec <__libc_init_array+0x24>
 800aad8:	4d0b      	ldr	r5, [pc, #44]	; (800ab08 <__libc_init_array+0x40>)
 800aada:	4c0c      	ldr	r4, [pc, #48]	; (800ab0c <__libc_init_array+0x44>)
 800aadc:	f004 f90c 	bl	800ecf8 <_init>
 800aae0:	1b64      	subs	r4, r4, r5
 800aae2:	10a4      	asrs	r4, r4, #2
 800aae4:	2600      	movs	r6, #0
 800aae6:	42a6      	cmp	r6, r4
 800aae8:	d105      	bne.n	800aaf6 <__libc_init_array+0x2e>
 800aaea:	bd70      	pop	{r4, r5, r6, pc}
 800aaec:	f855 3b04 	ldr.w	r3, [r5], #4
 800aaf0:	4798      	blx	r3
 800aaf2:	3601      	adds	r6, #1
 800aaf4:	e7ee      	b.n	800aad4 <__libc_init_array+0xc>
 800aaf6:	f855 3b04 	ldr.w	r3, [r5], #4
 800aafa:	4798      	blx	r3
 800aafc:	3601      	adds	r6, #1
 800aafe:	e7f2      	b.n	800aae6 <__libc_init_array+0x1e>
 800ab00:	0800f260 	.word	0x0800f260
 800ab04:	0800f260 	.word	0x0800f260
 800ab08:	0800f260 	.word	0x0800f260
 800ab0c:	0800f264 	.word	0x0800f264

0800ab10 <memcpy>:
 800ab10:	440a      	add	r2, r1
 800ab12:	4291      	cmp	r1, r2
 800ab14:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab18:	d100      	bne.n	800ab1c <memcpy+0xc>
 800ab1a:	4770      	bx	lr
 800ab1c:	b510      	push	{r4, lr}
 800ab1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab22:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab26:	4291      	cmp	r1, r2
 800ab28:	d1f9      	bne.n	800ab1e <memcpy+0xe>
 800ab2a:	bd10      	pop	{r4, pc}

0800ab2c <memset>:
 800ab2c:	4402      	add	r2, r0
 800ab2e:	4603      	mov	r3, r0
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d100      	bne.n	800ab36 <memset+0xa>
 800ab34:	4770      	bx	lr
 800ab36:	f803 1b01 	strb.w	r1, [r3], #1
 800ab3a:	e7f9      	b.n	800ab30 <memset+0x4>

0800ab3c <__cvt>:
 800ab3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab40:	ec55 4b10 	vmov	r4, r5, d0
 800ab44:	2d00      	cmp	r5, #0
 800ab46:	460e      	mov	r6, r1
 800ab48:	4619      	mov	r1, r3
 800ab4a:	462b      	mov	r3, r5
 800ab4c:	bfbb      	ittet	lt
 800ab4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ab52:	461d      	movlt	r5, r3
 800ab54:	2300      	movge	r3, #0
 800ab56:	232d      	movlt	r3, #45	; 0x2d
 800ab58:	700b      	strb	r3, [r1, #0]
 800ab5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ab60:	4691      	mov	r9, r2
 800ab62:	f023 0820 	bic.w	r8, r3, #32
 800ab66:	bfbc      	itt	lt
 800ab68:	4622      	movlt	r2, r4
 800ab6a:	4614      	movlt	r4, r2
 800ab6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ab70:	d005      	beq.n	800ab7e <__cvt+0x42>
 800ab72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ab76:	d100      	bne.n	800ab7a <__cvt+0x3e>
 800ab78:	3601      	adds	r6, #1
 800ab7a:	2102      	movs	r1, #2
 800ab7c:	e000      	b.n	800ab80 <__cvt+0x44>
 800ab7e:	2103      	movs	r1, #3
 800ab80:	ab03      	add	r3, sp, #12
 800ab82:	9301      	str	r3, [sp, #4]
 800ab84:	ab02      	add	r3, sp, #8
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	ec45 4b10 	vmov	d0, r4, r5
 800ab8c:	4653      	mov	r3, sl
 800ab8e:	4632      	mov	r2, r6
 800ab90:	f000 fcf2 	bl	800b578 <_dtoa_r>
 800ab94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ab98:	4607      	mov	r7, r0
 800ab9a:	d102      	bne.n	800aba2 <__cvt+0x66>
 800ab9c:	f019 0f01 	tst.w	r9, #1
 800aba0:	d022      	beq.n	800abe8 <__cvt+0xac>
 800aba2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aba6:	eb07 0906 	add.w	r9, r7, r6
 800abaa:	d110      	bne.n	800abce <__cvt+0x92>
 800abac:	783b      	ldrb	r3, [r7, #0]
 800abae:	2b30      	cmp	r3, #48	; 0x30
 800abb0:	d10a      	bne.n	800abc8 <__cvt+0x8c>
 800abb2:	2200      	movs	r2, #0
 800abb4:	2300      	movs	r3, #0
 800abb6:	4620      	mov	r0, r4
 800abb8:	4629      	mov	r1, r5
 800abba:	f7f5 ffad 	bl	8000b18 <__aeabi_dcmpeq>
 800abbe:	b918      	cbnz	r0, 800abc8 <__cvt+0x8c>
 800abc0:	f1c6 0601 	rsb	r6, r6, #1
 800abc4:	f8ca 6000 	str.w	r6, [sl]
 800abc8:	f8da 3000 	ldr.w	r3, [sl]
 800abcc:	4499      	add	r9, r3
 800abce:	2200      	movs	r2, #0
 800abd0:	2300      	movs	r3, #0
 800abd2:	4620      	mov	r0, r4
 800abd4:	4629      	mov	r1, r5
 800abd6:	f7f5 ff9f 	bl	8000b18 <__aeabi_dcmpeq>
 800abda:	b108      	cbz	r0, 800abe0 <__cvt+0xa4>
 800abdc:	f8cd 900c 	str.w	r9, [sp, #12]
 800abe0:	2230      	movs	r2, #48	; 0x30
 800abe2:	9b03      	ldr	r3, [sp, #12]
 800abe4:	454b      	cmp	r3, r9
 800abe6:	d307      	bcc.n	800abf8 <__cvt+0xbc>
 800abe8:	9b03      	ldr	r3, [sp, #12]
 800abea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abec:	1bdb      	subs	r3, r3, r7
 800abee:	4638      	mov	r0, r7
 800abf0:	6013      	str	r3, [r2, #0]
 800abf2:	b004      	add	sp, #16
 800abf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abf8:	1c59      	adds	r1, r3, #1
 800abfa:	9103      	str	r1, [sp, #12]
 800abfc:	701a      	strb	r2, [r3, #0]
 800abfe:	e7f0      	b.n	800abe2 <__cvt+0xa6>

0800ac00 <__exponent>:
 800ac00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac02:	4603      	mov	r3, r0
 800ac04:	2900      	cmp	r1, #0
 800ac06:	bfb8      	it	lt
 800ac08:	4249      	neglt	r1, r1
 800ac0a:	f803 2b02 	strb.w	r2, [r3], #2
 800ac0e:	bfb4      	ite	lt
 800ac10:	222d      	movlt	r2, #45	; 0x2d
 800ac12:	222b      	movge	r2, #43	; 0x2b
 800ac14:	2909      	cmp	r1, #9
 800ac16:	7042      	strb	r2, [r0, #1]
 800ac18:	dd2a      	ble.n	800ac70 <__exponent+0x70>
 800ac1a:	f10d 0407 	add.w	r4, sp, #7
 800ac1e:	46a4      	mov	ip, r4
 800ac20:	270a      	movs	r7, #10
 800ac22:	46a6      	mov	lr, r4
 800ac24:	460a      	mov	r2, r1
 800ac26:	fb91 f6f7 	sdiv	r6, r1, r7
 800ac2a:	fb07 1516 	mls	r5, r7, r6, r1
 800ac2e:	3530      	adds	r5, #48	; 0x30
 800ac30:	2a63      	cmp	r2, #99	; 0x63
 800ac32:	f104 34ff 	add.w	r4, r4, #4294967295
 800ac36:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ac3a:	4631      	mov	r1, r6
 800ac3c:	dcf1      	bgt.n	800ac22 <__exponent+0x22>
 800ac3e:	3130      	adds	r1, #48	; 0x30
 800ac40:	f1ae 0502 	sub.w	r5, lr, #2
 800ac44:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ac48:	1c44      	adds	r4, r0, #1
 800ac4a:	4629      	mov	r1, r5
 800ac4c:	4561      	cmp	r1, ip
 800ac4e:	d30a      	bcc.n	800ac66 <__exponent+0x66>
 800ac50:	f10d 0209 	add.w	r2, sp, #9
 800ac54:	eba2 020e 	sub.w	r2, r2, lr
 800ac58:	4565      	cmp	r5, ip
 800ac5a:	bf88      	it	hi
 800ac5c:	2200      	movhi	r2, #0
 800ac5e:	4413      	add	r3, r2
 800ac60:	1a18      	subs	r0, r3, r0
 800ac62:	b003      	add	sp, #12
 800ac64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac66:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac6a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ac6e:	e7ed      	b.n	800ac4c <__exponent+0x4c>
 800ac70:	2330      	movs	r3, #48	; 0x30
 800ac72:	3130      	adds	r1, #48	; 0x30
 800ac74:	7083      	strb	r3, [r0, #2]
 800ac76:	70c1      	strb	r1, [r0, #3]
 800ac78:	1d03      	adds	r3, r0, #4
 800ac7a:	e7f1      	b.n	800ac60 <__exponent+0x60>

0800ac7c <_printf_float>:
 800ac7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac80:	ed2d 8b02 	vpush	{d8}
 800ac84:	b08d      	sub	sp, #52	; 0x34
 800ac86:	460c      	mov	r4, r1
 800ac88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ac8c:	4616      	mov	r6, r2
 800ac8e:	461f      	mov	r7, r3
 800ac90:	4605      	mov	r5, r0
 800ac92:	f001 fa5f 	bl	800c154 <_localeconv_r>
 800ac96:	f8d0 a000 	ldr.w	sl, [r0]
 800ac9a:	4650      	mov	r0, sl
 800ac9c:	f7f5 fac0 	bl	8000220 <strlen>
 800aca0:	2300      	movs	r3, #0
 800aca2:	930a      	str	r3, [sp, #40]	; 0x28
 800aca4:	6823      	ldr	r3, [r4, #0]
 800aca6:	9305      	str	r3, [sp, #20]
 800aca8:	f8d8 3000 	ldr.w	r3, [r8]
 800acac:	f894 b018 	ldrb.w	fp, [r4, #24]
 800acb0:	3307      	adds	r3, #7
 800acb2:	f023 0307 	bic.w	r3, r3, #7
 800acb6:	f103 0208 	add.w	r2, r3, #8
 800acba:	f8c8 2000 	str.w	r2, [r8]
 800acbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800acc6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800acca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800acce:	9307      	str	r3, [sp, #28]
 800acd0:	f8cd 8018 	str.w	r8, [sp, #24]
 800acd4:	ee08 0a10 	vmov	s16, r0
 800acd8:	4b9f      	ldr	r3, [pc, #636]	; (800af58 <_printf_float+0x2dc>)
 800acda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acde:	f04f 32ff 	mov.w	r2, #4294967295
 800ace2:	f7f5 ff4b 	bl	8000b7c <__aeabi_dcmpun>
 800ace6:	bb88      	cbnz	r0, 800ad4c <_printf_float+0xd0>
 800ace8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800acec:	4b9a      	ldr	r3, [pc, #616]	; (800af58 <_printf_float+0x2dc>)
 800acee:	f04f 32ff 	mov.w	r2, #4294967295
 800acf2:	f7f5 ff25 	bl	8000b40 <__aeabi_dcmple>
 800acf6:	bb48      	cbnz	r0, 800ad4c <_printf_float+0xd0>
 800acf8:	2200      	movs	r2, #0
 800acfa:	2300      	movs	r3, #0
 800acfc:	4640      	mov	r0, r8
 800acfe:	4649      	mov	r1, r9
 800ad00:	f7f5 ff14 	bl	8000b2c <__aeabi_dcmplt>
 800ad04:	b110      	cbz	r0, 800ad0c <_printf_float+0x90>
 800ad06:	232d      	movs	r3, #45	; 0x2d
 800ad08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad0c:	4b93      	ldr	r3, [pc, #588]	; (800af5c <_printf_float+0x2e0>)
 800ad0e:	4894      	ldr	r0, [pc, #592]	; (800af60 <_printf_float+0x2e4>)
 800ad10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ad14:	bf94      	ite	ls
 800ad16:	4698      	movls	r8, r3
 800ad18:	4680      	movhi	r8, r0
 800ad1a:	2303      	movs	r3, #3
 800ad1c:	6123      	str	r3, [r4, #16]
 800ad1e:	9b05      	ldr	r3, [sp, #20]
 800ad20:	f023 0204 	bic.w	r2, r3, #4
 800ad24:	6022      	str	r2, [r4, #0]
 800ad26:	f04f 0900 	mov.w	r9, #0
 800ad2a:	9700      	str	r7, [sp, #0]
 800ad2c:	4633      	mov	r3, r6
 800ad2e:	aa0b      	add	r2, sp, #44	; 0x2c
 800ad30:	4621      	mov	r1, r4
 800ad32:	4628      	mov	r0, r5
 800ad34:	f000 f9d8 	bl	800b0e8 <_printf_common>
 800ad38:	3001      	adds	r0, #1
 800ad3a:	f040 8090 	bne.w	800ae5e <_printf_float+0x1e2>
 800ad3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad42:	b00d      	add	sp, #52	; 0x34
 800ad44:	ecbd 8b02 	vpop	{d8}
 800ad48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad4c:	4642      	mov	r2, r8
 800ad4e:	464b      	mov	r3, r9
 800ad50:	4640      	mov	r0, r8
 800ad52:	4649      	mov	r1, r9
 800ad54:	f7f5 ff12 	bl	8000b7c <__aeabi_dcmpun>
 800ad58:	b140      	cbz	r0, 800ad6c <_printf_float+0xf0>
 800ad5a:	464b      	mov	r3, r9
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	bfbc      	itt	lt
 800ad60:	232d      	movlt	r3, #45	; 0x2d
 800ad62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ad66:	487f      	ldr	r0, [pc, #508]	; (800af64 <_printf_float+0x2e8>)
 800ad68:	4b7f      	ldr	r3, [pc, #508]	; (800af68 <_printf_float+0x2ec>)
 800ad6a:	e7d1      	b.n	800ad10 <_printf_float+0x94>
 800ad6c:	6863      	ldr	r3, [r4, #4]
 800ad6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ad72:	9206      	str	r2, [sp, #24]
 800ad74:	1c5a      	adds	r2, r3, #1
 800ad76:	d13f      	bne.n	800adf8 <_printf_float+0x17c>
 800ad78:	2306      	movs	r3, #6
 800ad7a:	6063      	str	r3, [r4, #4]
 800ad7c:	9b05      	ldr	r3, [sp, #20]
 800ad7e:	6861      	ldr	r1, [r4, #4]
 800ad80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ad84:	2300      	movs	r3, #0
 800ad86:	9303      	str	r3, [sp, #12]
 800ad88:	ab0a      	add	r3, sp, #40	; 0x28
 800ad8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ad8e:	ab09      	add	r3, sp, #36	; 0x24
 800ad90:	ec49 8b10 	vmov	d0, r8, r9
 800ad94:	9300      	str	r3, [sp, #0]
 800ad96:	6022      	str	r2, [r4, #0]
 800ad98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ad9c:	4628      	mov	r0, r5
 800ad9e:	f7ff fecd 	bl	800ab3c <__cvt>
 800ada2:	9b06      	ldr	r3, [sp, #24]
 800ada4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ada6:	2b47      	cmp	r3, #71	; 0x47
 800ada8:	4680      	mov	r8, r0
 800adaa:	d108      	bne.n	800adbe <_printf_float+0x142>
 800adac:	1cc8      	adds	r0, r1, #3
 800adae:	db02      	blt.n	800adb6 <_printf_float+0x13a>
 800adb0:	6863      	ldr	r3, [r4, #4]
 800adb2:	4299      	cmp	r1, r3
 800adb4:	dd41      	ble.n	800ae3a <_printf_float+0x1be>
 800adb6:	f1ab 0b02 	sub.w	fp, fp, #2
 800adba:	fa5f fb8b 	uxtb.w	fp, fp
 800adbe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800adc2:	d820      	bhi.n	800ae06 <_printf_float+0x18a>
 800adc4:	3901      	subs	r1, #1
 800adc6:	465a      	mov	r2, fp
 800adc8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800adcc:	9109      	str	r1, [sp, #36]	; 0x24
 800adce:	f7ff ff17 	bl	800ac00 <__exponent>
 800add2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800add4:	1813      	adds	r3, r2, r0
 800add6:	2a01      	cmp	r2, #1
 800add8:	4681      	mov	r9, r0
 800adda:	6123      	str	r3, [r4, #16]
 800addc:	dc02      	bgt.n	800ade4 <_printf_float+0x168>
 800adde:	6822      	ldr	r2, [r4, #0]
 800ade0:	07d2      	lsls	r2, r2, #31
 800ade2:	d501      	bpl.n	800ade8 <_printf_float+0x16c>
 800ade4:	3301      	adds	r3, #1
 800ade6:	6123      	str	r3, [r4, #16]
 800ade8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800adec:	2b00      	cmp	r3, #0
 800adee:	d09c      	beq.n	800ad2a <_printf_float+0xae>
 800adf0:	232d      	movs	r3, #45	; 0x2d
 800adf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adf6:	e798      	b.n	800ad2a <_printf_float+0xae>
 800adf8:	9a06      	ldr	r2, [sp, #24]
 800adfa:	2a47      	cmp	r2, #71	; 0x47
 800adfc:	d1be      	bne.n	800ad7c <_printf_float+0x100>
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1bc      	bne.n	800ad7c <_printf_float+0x100>
 800ae02:	2301      	movs	r3, #1
 800ae04:	e7b9      	b.n	800ad7a <_printf_float+0xfe>
 800ae06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ae0a:	d118      	bne.n	800ae3e <_printf_float+0x1c2>
 800ae0c:	2900      	cmp	r1, #0
 800ae0e:	6863      	ldr	r3, [r4, #4]
 800ae10:	dd0b      	ble.n	800ae2a <_printf_float+0x1ae>
 800ae12:	6121      	str	r1, [r4, #16]
 800ae14:	b913      	cbnz	r3, 800ae1c <_printf_float+0x1a0>
 800ae16:	6822      	ldr	r2, [r4, #0]
 800ae18:	07d0      	lsls	r0, r2, #31
 800ae1a:	d502      	bpl.n	800ae22 <_printf_float+0x1a6>
 800ae1c:	3301      	adds	r3, #1
 800ae1e:	440b      	add	r3, r1
 800ae20:	6123      	str	r3, [r4, #16]
 800ae22:	65a1      	str	r1, [r4, #88]	; 0x58
 800ae24:	f04f 0900 	mov.w	r9, #0
 800ae28:	e7de      	b.n	800ade8 <_printf_float+0x16c>
 800ae2a:	b913      	cbnz	r3, 800ae32 <_printf_float+0x1b6>
 800ae2c:	6822      	ldr	r2, [r4, #0]
 800ae2e:	07d2      	lsls	r2, r2, #31
 800ae30:	d501      	bpl.n	800ae36 <_printf_float+0x1ba>
 800ae32:	3302      	adds	r3, #2
 800ae34:	e7f4      	b.n	800ae20 <_printf_float+0x1a4>
 800ae36:	2301      	movs	r3, #1
 800ae38:	e7f2      	b.n	800ae20 <_printf_float+0x1a4>
 800ae3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ae3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae40:	4299      	cmp	r1, r3
 800ae42:	db05      	blt.n	800ae50 <_printf_float+0x1d4>
 800ae44:	6823      	ldr	r3, [r4, #0]
 800ae46:	6121      	str	r1, [r4, #16]
 800ae48:	07d8      	lsls	r0, r3, #31
 800ae4a:	d5ea      	bpl.n	800ae22 <_printf_float+0x1a6>
 800ae4c:	1c4b      	adds	r3, r1, #1
 800ae4e:	e7e7      	b.n	800ae20 <_printf_float+0x1a4>
 800ae50:	2900      	cmp	r1, #0
 800ae52:	bfd4      	ite	le
 800ae54:	f1c1 0202 	rsble	r2, r1, #2
 800ae58:	2201      	movgt	r2, #1
 800ae5a:	4413      	add	r3, r2
 800ae5c:	e7e0      	b.n	800ae20 <_printf_float+0x1a4>
 800ae5e:	6823      	ldr	r3, [r4, #0]
 800ae60:	055a      	lsls	r2, r3, #21
 800ae62:	d407      	bmi.n	800ae74 <_printf_float+0x1f8>
 800ae64:	6923      	ldr	r3, [r4, #16]
 800ae66:	4642      	mov	r2, r8
 800ae68:	4631      	mov	r1, r6
 800ae6a:	4628      	mov	r0, r5
 800ae6c:	47b8      	blx	r7
 800ae6e:	3001      	adds	r0, #1
 800ae70:	d12c      	bne.n	800aecc <_printf_float+0x250>
 800ae72:	e764      	b.n	800ad3e <_printf_float+0xc2>
 800ae74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae78:	f240 80e0 	bls.w	800b03c <_printf_float+0x3c0>
 800ae7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ae80:	2200      	movs	r2, #0
 800ae82:	2300      	movs	r3, #0
 800ae84:	f7f5 fe48 	bl	8000b18 <__aeabi_dcmpeq>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	d034      	beq.n	800aef6 <_printf_float+0x27a>
 800ae8c:	4a37      	ldr	r2, [pc, #220]	; (800af6c <_printf_float+0x2f0>)
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4631      	mov	r1, r6
 800ae92:	4628      	mov	r0, r5
 800ae94:	47b8      	blx	r7
 800ae96:	3001      	adds	r0, #1
 800ae98:	f43f af51 	beq.w	800ad3e <_printf_float+0xc2>
 800ae9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aea0:	429a      	cmp	r2, r3
 800aea2:	db02      	blt.n	800aeaa <_printf_float+0x22e>
 800aea4:	6823      	ldr	r3, [r4, #0]
 800aea6:	07d8      	lsls	r0, r3, #31
 800aea8:	d510      	bpl.n	800aecc <_printf_float+0x250>
 800aeaa:	ee18 3a10 	vmov	r3, s16
 800aeae:	4652      	mov	r2, sl
 800aeb0:	4631      	mov	r1, r6
 800aeb2:	4628      	mov	r0, r5
 800aeb4:	47b8      	blx	r7
 800aeb6:	3001      	adds	r0, #1
 800aeb8:	f43f af41 	beq.w	800ad3e <_printf_float+0xc2>
 800aebc:	f04f 0800 	mov.w	r8, #0
 800aec0:	f104 091a 	add.w	r9, r4, #26
 800aec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aec6:	3b01      	subs	r3, #1
 800aec8:	4543      	cmp	r3, r8
 800aeca:	dc09      	bgt.n	800aee0 <_printf_float+0x264>
 800aecc:	6823      	ldr	r3, [r4, #0]
 800aece:	079b      	lsls	r3, r3, #30
 800aed0:	f100 8105 	bmi.w	800b0de <_printf_float+0x462>
 800aed4:	68e0      	ldr	r0, [r4, #12]
 800aed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aed8:	4298      	cmp	r0, r3
 800aeda:	bfb8      	it	lt
 800aedc:	4618      	movlt	r0, r3
 800aede:	e730      	b.n	800ad42 <_printf_float+0xc6>
 800aee0:	2301      	movs	r3, #1
 800aee2:	464a      	mov	r2, r9
 800aee4:	4631      	mov	r1, r6
 800aee6:	4628      	mov	r0, r5
 800aee8:	47b8      	blx	r7
 800aeea:	3001      	adds	r0, #1
 800aeec:	f43f af27 	beq.w	800ad3e <_printf_float+0xc2>
 800aef0:	f108 0801 	add.w	r8, r8, #1
 800aef4:	e7e6      	b.n	800aec4 <_printf_float+0x248>
 800aef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	dc39      	bgt.n	800af70 <_printf_float+0x2f4>
 800aefc:	4a1b      	ldr	r2, [pc, #108]	; (800af6c <_printf_float+0x2f0>)
 800aefe:	2301      	movs	r3, #1
 800af00:	4631      	mov	r1, r6
 800af02:	4628      	mov	r0, r5
 800af04:	47b8      	blx	r7
 800af06:	3001      	adds	r0, #1
 800af08:	f43f af19 	beq.w	800ad3e <_printf_float+0xc2>
 800af0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af10:	4313      	orrs	r3, r2
 800af12:	d102      	bne.n	800af1a <_printf_float+0x29e>
 800af14:	6823      	ldr	r3, [r4, #0]
 800af16:	07d9      	lsls	r1, r3, #31
 800af18:	d5d8      	bpl.n	800aecc <_printf_float+0x250>
 800af1a:	ee18 3a10 	vmov	r3, s16
 800af1e:	4652      	mov	r2, sl
 800af20:	4631      	mov	r1, r6
 800af22:	4628      	mov	r0, r5
 800af24:	47b8      	blx	r7
 800af26:	3001      	adds	r0, #1
 800af28:	f43f af09 	beq.w	800ad3e <_printf_float+0xc2>
 800af2c:	f04f 0900 	mov.w	r9, #0
 800af30:	f104 0a1a 	add.w	sl, r4, #26
 800af34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af36:	425b      	negs	r3, r3
 800af38:	454b      	cmp	r3, r9
 800af3a:	dc01      	bgt.n	800af40 <_printf_float+0x2c4>
 800af3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af3e:	e792      	b.n	800ae66 <_printf_float+0x1ea>
 800af40:	2301      	movs	r3, #1
 800af42:	4652      	mov	r2, sl
 800af44:	4631      	mov	r1, r6
 800af46:	4628      	mov	r0, r5
 800af48:	47b8      	blx	r7
 800af4a:	3001      	adds	r0, #1
 800af4c:	f43f aef7 	beq.w	800ad3e <_printf_float+0xc2>
 800af50:	f109 0901 	add.w	r9, r9, #1
 800af54:	e7ee      	b.n	800af34 <_printf_float+0x2b8>
 800af56:	bf00      	nop
 800af58:	7fefffff 	.word	0x7fefffff
 800af5c:	0800ee14 	.word	0x0800ee14
 800af60:	0800ee18 	.word	0x0800ee18
 800af64:	0800ee20 	.word	0x0800ee20
 800af68:	0800ee1c 	.word	0x0800ee1c
 800af6c:	0800ee24 	.word	0x0800ee24
 800af70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af74:	429a      	cmp	r2, r3
 800af76:	bfa8      	it	ge
 800af78:	461a      	movge	r2, r3
 800af7a:	2a00      	cmp	r2, #0
 800af7c:	4691      	mov	r9, r2
 800af7e:	dc37      	bgt.n	800aff0 <_printf_float+0x374>
 800af80:	f04f 0b00 	mov.w	fp, #0
 800af84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af88:	f104 021a 	add.w	r2, r4, #26
 800af8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800af8e:	9305      	str	r3, [sp, #20]
 800af90:	eba3 0309 	sub.w	r3, r3, r9
 800af94:	455b      	cmp	r3, fp
 800af96:	dc33      	bgt.n	800b000 <_printf_float+0x384>
 800af98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af9c:	429a      	cmp	r2, r3
 800af9e:	db3b      	blt.n	800b018 <_printf_float+0x39c>
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	07da      	lsls	r2, r3, #31
 800afa4:	d438      	bmi.n	800b018 <_printf_float+0x39c>
 800afa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afa8:	9a05      	ldr	r2, [sp, #20]
 800afaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800afac:	1a9a      	subs	r2, r3, r2
 800afae:	eba3 0901 	sub.w	r9, r3, r1
 800afb2:	4591      	cmp	r9, r2
 800afb4:	bfa8      	it	ge
 800afb6:	4691      	movge	r9, r2
 800afb8:	f1b9 0f00 	cmp.w	r9, #0
 800afbc:	dc35      	bgt.n	800b02a <_printf_float+0x3ae>
 800afbe:	f04f 0800 	mov.w	r8, #0
 800afc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afc6:	f104 0a1a 	add.w	sl, r4, #26
 800afca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afce:	1a9b      	subs	r3, r3, r2
 800afd0:	eba3 0309 	sub.w	r3, r3, r9
 800afd4:	4543      	cmp	r3, r8
 800afd6:	f77f af79 	ble.w	800aecc <_printf_float+0x250>
 800afda:	2301      	movs	r3, #1
 800afdc:	4652      	mov	r2, sl
 800afde:	4631      	mov	r1, r6
 800afe0:	4628      	mov	r0, r5
 800afe2:	47b8      	blx	r7
 800afe4:	3001      	adds	r0, #1
 800afe6:	f43f aeaa 	beq.w	800ad3e <_printf_float+0xc2>
 800afea:	f108 0801 	add.w	r8, r8, #1
 800afee:	e7ec      	b.n	800afca <_printf_float+0x34e>
 800aff0:	4613      	mov	r3, r2
 800aff2:	4631      	mov	r1, r6
 800aff4:	4642      	mov	r2, r8
 800aff6:	4628      	mov	r0, r5
 800aff8:	47b8      	blx	r7
 800affa:	3001      	adds	r0, #1
 800affc:	d1c0      	bne.n	800af80 <_printf_float+0x304>
 800affe:	e69e      	b.n	800ad3e <_printf_float+0xc2>
 800b000:	2301      	movs	r3, #1
 800b002:	4631      	mov	r1, r6
 800b004:	4628      	mov	r0, r5
 800b006:	9205      	str	r2, [sp, #20]
 800b008:	47b8      	blx	r7
 800b00a:	3001      	adds	r0, #1
 800b00c:	f43f ae97 	beq.w	800ad3e <_printf_float+0xc2>
 800b010:	9a05      	ldr	r2, [sp, #20]
 800b012:	f10b 0b01 	add.w	fp, fp, #1
 800b016:	e7b9      	b.n	800af8c <_printf_float+0x310>
 800b018:	ee18 3a10 	vmov	r3, s16
 800b01c:	4652      	mov	r2, sl
 800b01e:	4631      	mov	r1, r6
 800b020:	4628      	mov	r0, r5
 800b022:	47b8      	blx	r7
 800b024:	3001      	adds	r0, #1
 800b026:	d1be      	bne.n	800afa6 <_printf_float+0x32a>
 800b028:	e689      	b.n	800ad3e <_printf_float+0xc2>
 800b02a:	9a05      	ldr	r2, [sp, #20]
 800b02c:	464b      	mov	r3, r9
 800b02e:	4442      	add	r2, r8
 800b030:	4631      	mov	r1, r6
 800b032:	4628      	mov	r0, r5
 800b034:	47b8      	blx	r7
 800b036:	3001      	adds	r0, #1
 800b038:	d1c1      	bne.n	800afbe <_printf_float+0x342>
 800b03a:	e680      	b.n	800ad3e <_printf_float+0xc2>
 800b03c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b03e:	2a01      	cmp	r2, #1
 800b040:	dc01      	bgt.n	800b046 <_printf_float+0x3ca>
 800b042:	07db      	lsls	r3, r3, #31
 800b044:	d538      	bpl.n	800b0b8 <_printf_float+0x43c>
 800b046:	2301      	movs	r3, #1
 800b048:	4642      	mov	r2, r8
 800b04a:	4631      	mov	r1, r6
 800b04c:	4628      	mov	r0, r5
 800b04e:	47b8      	blx	r7
 800b050:	3001      	adds	r0, #1
 800b052:	f43f ae74 	beq.w	800ad3e <_printf_float+0xc2>
 800b056:	ee18 3a10 	vmov	r3, s16
 800b05a:	4652      	mov	r2, sl
 800b05c:	4631      	mov	r1, r6
 800b05e:	4628      	mov	r0, r5
 800b060:	47b8      	blx	r7
 800b062:	3001      	adds	r0, #1
 800b064:	f43f ae6b 	beq.w	800ad3e <_printf_float+0xc2>
 800b068:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b06c:	2200      	movs	r2, #0
 800b06e:	2300      	movs	r3, #0
 800b070:	f7f5 fd52 	bl	8000b18 <__aeabi_dcmpeq>
 800b074:	b9d8      	cbnz	r0, 800b0ae <_printf_float+0x432>
 800b076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b078:	f108 0201 	add.w	r2, r8, #1
 800b07c:	3b01      	subs	r3, #1
 800b07e:	4631      	mov	r1, r6
 800b080:	4628      	mov	r0, r5
 800b082:	47b8      	blx	r7
 800b084:	3001      	adds	r0, #1
 800b086:	d10e      	bne.n	800b0a6 <_printf_float+0x42a>
 800b088:	e659      	b.n	800ad3e <_printf_float+0xc2>
 800b08a:	2301      	movs	r3, #1
 800b08c:	4652      	mov	r2, sl
 800b08e:	4631      	mov	r1, r6
 800b090:	4628      	mov	r0, r5
 800b092:	47b8      	blx	r7
 800b094:	3001      	adds	r0, #1
 800b096:	f43f ae52 	beq.w	800ad3e <_printf_float+0xc2>
 800b09a:	f108 0801 	add.w	r8, r8, #1
 800b09e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0a0:	3b01      	subs	r3, #1
 800b0a2:	4543      	cmp	r3, r8
 800b0a4:	dcf1      	bgt.n	800b08a <_printf_float+0x40e>
 800b0a6:	464b      	mov	r3, r9
 800b0a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b0ac:	e6dc      	b.n	800ae68 <_printf_float+0x1ec>
 800b0ae:	f04f 0800 	mov.w	r8, #0
 800b0b2:	f104 0a1a 	add.w	sl, r4, #26
 800b0b6:	e7f2      	b.n	800b09e <_printf_float+0x422>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	4642      	mov	r2, r8
 800b0bc:	e7df      	b.n	800b07e <_printf_float+0x402>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	464a      	mov	r2, r9
 800b0c2:	4631      	mov	r1, r6
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	47b8      	blx	r7
 800b0c8:	3001      	adds	r0, #1
 800b0ca:	f43f ae38 	beq.w	800ad3e <_printf_float+0xc2>
 800b0ce:	f108 0801 	add.w	r8, r8, #1
 800b0d2:	68e3      	ldr	r3, [r4, #12]
 800b0d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0d6:	1a5b      	subs	r3, r3, r1
 800b0d8:	4543      	cmp	r3, r8
 800b0da:	dcf0      	bgt.n	800b0be <_printf_float+0x442>
 800b0dc:	e6fa      	b.n	800aed4 <_printf_float+0x258>
 800b0de:	f04f 0800 	mov.w	r8, #0
 800b0e2:	f104 0919 	add.w	r9, r4, #25
 800b0e6:	e7f4      	b.n	800b0d2 <_printf_float+0x456>

0800b0e8 <_printf_common>:
 800b0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ec:	4616      	mov	r6, r2
 800b0ee:	4699      	mov	r9, r3
 800b0f0:	688a      	ldr	r2, [r1, #8]
 800b0f2:	690b      	ldr	r3, [r1, #16]
 800b0f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	bfb8      	it	lt
 800b0fc:	4613      	movlt	r3, r2
 800b0fe:	6033      	str	r3, [r6, #0]
 800b100:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b104:	4607      	mov	r7, r0
 800b106:	460c      	mov	r4, r1
 800b108:	b10a      	cbz	r2, 800b10e <_printf_common+0x26>
 800b10a:	3301      	adds	r3, #1
 800b10c:	6033      	str	r3, [r6, #0]
 800b10e:	6823      	ldr	r3, [r4, #0]
 800b110:	0699      	lsls	r1, r3, #26
 800b112:	bf42      	ittt	mi
 800b114:	6833      	ldrmi	r3, [r6, #0]
 800b116:	3302      	addmi	r3, #2
 800b118:	6033      	strmi	r3, [r6, #0]
 800b11a:	6825      	ldr	r5, [r4, #0]
 800b11c:	f015 0506 	ands.w	r5, r5, #6
 800b120:	d106      	bne.n	800b130 <_printf_common+0x48>
 800b122:	f104 0a19 	add.w	sl, r4, #25
 800b126:	68e3      	ldr	r3, [r4, #12]
 800b128:	6832      	ldr	r2, [r6, #0]
 800b12a:	1a9b      	subs	r3, r3, r2
 800b12c:	42ab      	cmp	r3, r5
 800b12e:	dc26      	bgt.n	800b17e <_printf_common+0x96>
 800b130:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b134:	1e13      	subs	r3, r2, #0
 800b136:	6822      	ldr	r2, [r4, #0]
 800b138:	bf18      	it	ne
 800b13a:	2301      	movne	r3, #1
 800b13c:	0692      	lsls	r2, r2, #26
 800b13e:	d42b      	bmi.n	800b198 <_printf_common+0xb0>
 800b140:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b144:	4649      	mov	r1, r9
 800b146:	4638      	mov	r0, r7
 800b148:	47c0      	blx	r8
 800b14a:	3001      	adds	r0, #1
 800b14c:	d01e      	beq.n	800b18c <_printf_common+0xa4>
 800b14e:	6823      	ldr	r3, [r4, #0]
 800b150:	68e5      	ldr	r5, [r4, #12]
 800b152:	6832      	ldr	r2, [r6, #0]
 800b154:	f003 0306 	and.w	r3, r3, #6
 800b158:	2b04      	cmp	r3, #4
 800b15a:	bf08      	it	eq
 800b15c:	1aad      	subeq	r5, r5, r2
 800b15e:	68a3      	ldr	r3, [r4, #8]
 800b160:	6922      	ldr	r2, [r4, #16]
 800b162:	bf0c      	ite	eq
 800b164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b168:	2500      	movne	r5, #0
 800b16a:	4293      	cmp	r3, r2
 800b16c:	bfc4      	itt	gt
 800b16e:	1a9b      	subgt	r3, r3, r2
 800b170:	18ed      	addgt	r5, r5, r3
 800b172:	2600      	movs	r6, #0
 800b174:	341a      	adds	r4, #26
 800b176:	42b5      	cmp	r5, r6
 800b178:	d11a      	bne.n	800b1b0 <_printf_common+0xc8>
 800b17a:	2000      	movs	r0, #0
 800b17c:	e008      	b.n	800b190 <_printf_common+0xa8>
 800b17e:	2301      	movs	r3, #1
 800b180:	4652      	mov	r2, sl
 800b182:	4649      	mov	r1, r9
 800b184:	4638      	mov	r0, r7
 800b186:	47c0      	blx	r8
 800b188:	3001      	adds	r0, #1
 800b18a:	d103      	bne.n	800b194 <_printf_common+0xac>
 800b18c:	f04f 30ff 	mov.w	r0, #4294967295
 800b190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b194:	3501      	adds	r5, #1
 800b196:	e7c6      	b.n	800b126 <_printf_common+0x3e>
 800b198:	18e1      	adds	r1, r4, r3
 800b19a:	1c5a      	adds	r2, r3, #1
 800b19c:	2030      	movs	r0, #48	; 0x30
 800b19e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b1a2:	4422      	add	r2, r4
 800b1a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b1a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b1ac:	3302      	adds	r3, #2
 800b1ae:	e7c7      	b.n	800b140 <_printf_common+0x58>
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	4622      	mov	r2, r4
 800b1b4:	4649      	mov	r1, r9
 800b1b6:	4638      	mov	r0, r7
 800b1b8:	47c0      	blx	r8
 800b1ba:	3001      	adds	r0, #1
 800b1bc:	d0e6      	beq.n	800b18c <_printf_common+0xa4>
 800b1be:	3601      	adds	r6, #1
 800b1c0:	e7d9      	b.n	800b176 <_printf_common+0x8e>
	...

0800b1c4 <_printf_i>:
 800b1c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1c8:	7e0f      	ldrb	r7, [r1, #24]
 800b1ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b1cc:	2f78      	cmp	r7, #120	; 0x78
 800b1ce:	4691      	mov	r9, r2
 800b1d0:	4680      	mov	r8, r0
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	469a      	mov	sl, r3
 800b1d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b1da:	d807      	bhi.n	800b1ec <_printf_i+0x28>
 800b1dc:	2f62      	cmp	r7, #98	; 0x62
 800b1de:	d80a      	bhi.n	800b1f6 <_printf_i+0x32>
 800b1e0:	2f00      	cmp	r7, #0
 800b1e2:	f000 80d8 	beq.w	800b396 <_printf_i+0x1d2>
 800b1e6:	2f58      	cmp	r7, #88	; 0x58
 800b1e8:	f000 80a3 	beq.w	800b332 <_printf_i+0x16e>
 800b1ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b1f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b1f4:	e03a      	b.n	800b26c <_printf_i+0xa8>
 800b1f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b1fa:	2b15      	cmp	r3, #21
 800b1fc:	d8f6      	bhi.n	800b1ec <_printf_i+0x28>
 800b1fe:	a101      	add	r1, pc, #4	; (adr r1, 800b204 <_printf_i+0x40>)
 800b200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b204:	0800b25d 	.word	0x0800b25d
 800b208:	0800b271 	.word	0x0800b271
 800b20c:	0800b1ed 	.word	0x0800b1ed
 800b210:	0800b1ed 	.word	0x0800b1ed
 800b214:	0800b1ed 	.word	0x0800b1ed
 800b218:	0800b1ed 	.word	0x0800b1ed
 800b21c:	0800b271 	.word	0x0800b271
 800b220:	0800b1ed 	.word	0x0800b1ed
 800b224:	0800b1ed 	.word	0x0800b1ed
 800b228:	0800b1ed 	.word	0x0800b1ed
 800b22c:	0800b1ed 	.word	0x0800b1ed
 800b230:	0800b37d 	.word	0x0800b37d
 800b234:	0800b2a1 	.word	0x0800b2a1
 800b238:	0800b35f 	.word	0x0800b35f
 800b23c:	0800b1ed 	.word	0x0800b1ed
 800b240:	0800b1ed 	.word	0x0800b1ed
 800b244:	0800b39f 	.word	0x0800b39f
 800b248:	0800b1ed 	.word	0x0800b1ed
 800b24c:	0800b2a1 	.word	0x0800b2a1
 800b250:	0800b1ed 	.word	0x0800b1ed
 800b254:	0800b1ed 	.word	0x0800b1ed
 800b258:	0800b367 	.word	0x0800b367
 800b25c:	682b      	ldr	r3, [r5, #0]
 800b25e:	1d1a      	adds	r2, r3, #4
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	602a      	str	r2, [r5, #0]
 800b264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b268:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b26c:	2301      	movs	r3, #1
 800b26e:	e0a3      	b.n	800b3b8 <_printf_i+0x1f4>
 800b270:	6820      	ldr	r0, [r4, #0]
 800b272:	6829      	ldr	r1, [r5, #0]
 800b274:	0606      	lsls	r6, r0, #24
 800b276:	f101 0304 	add.w	r3, r1, #4
 800b27a:	d50a      	bpl.n	800b292 <_printf_i+0xce>
 800b27c:	680e      	ldr	r6, [r1, #0]
 800b27e:	602b      	str	r3, [r5, #0]
 800b280:	2e00      	cmp	r6, #0
 800b282:	da03      	bge.n	800b28c <_printf_i+0xc8>
 800b284:	232d      	movs	r3, #45	; 0x2d
 800b286:	4276      	negs	r6, r6
 800b288:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b28c:	485e      	ldr	r0, [pc, #376]	; (800b408 <_printf_i+0x244>)
 800b28e:	230a      	movs	r3, #10
 800b290:	e019      	b.n	800b2c6 <_printf_i+0x102>
 800b292:	680e      	ldr	r6, [r1, #0]
 800b294:	602b      	str	r3, [r5, #0]
 800b296:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b29a:	bf18      	it	ne
 800b29c:	b236      	sxthne	r6, r6
 800b29e:	e7ef      	b.n	800b280 <_printf_i+0xbc>
 800b2a0:	682b      	ldr	r3, [r5, #0]
 800b2a2:	6820      	ldr	r0, [r4, #0]
 800b2a4:	1d19      	adds	r1, r3, #4
 800b2a6:	6029      	str	r1, [r5, #0]
 800b2a8:	0601      	lsls	r1, r0, #24
 800b2aa:	d501      	bpl.n	800b2b0 <_printf_i+0xec>
 800b2ac:	681e      	ldr	r6, [r3, #0]
 800b2ae:	e002      	b.n	800b2b6 <_printf_i+0xf2>
 800b2b0:	0646      	lsls	r6, r0, #25
 800b2b2:	d5fb      	bpl.n	800b2ac <_printf_i+0xe8>
 800b2b4:	881e      	ldrh	r6, [r3, #0]
 800b2b6:	4854      	ldr	r0, [pc, #336]	; (800b408 <_printf_i+0x244>)
 800b2b8:	2f6f      	cmp	r7, #111	; 0x6f
 800b2ba:	bf0c      	ite	eq
 800b2bc:	2308      	moveq	r3, #8
 800b2be:	230a      	movne	r3, #10
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b2c6:	6865      	ldr	r5, [r4, #4]
 800b2c8:	60a5      	str	r5, [r4, #8]
 800b2ca:	2d00      	cmp	r5, #0
 800b2cc:	bfa2      	ittt	ge
 800b2ce:	6821      	ldrge	r1, [r4, #0]
 800b2d0:	f021 0104 	bicge.w	r1, r1, #4
 800b2d4:	6021      	strge	r1, [r4, #0]
 800b2d6:	b90e      	cbnz	r6, 800b2dc <_printf_i+0x118>
 800b2d8:	2d00      	cmp	r5, #0
 800b2da:	d04d      	beq.n	800b378 <_printf_i+0x1b4>
 800b2dc:	4615      	mov	r5, r2
 800b2de:	fbb6 f1f3 	udiv	r1, r6, r3
 800b2e2:	fb03 6711 	mls	r7, r3, r1, r6
 800b2e6:	5dc7      	ldrb	r7, [r0, r7]
 800b2e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b2ec:	4637      	mov	r7, r6
 800b2ee:	42bb      	cmp	r3, r7
 800b2f0:	460e      	mov	r6, r1
 800b2f2:	d9f4      	bls.n	800b2de <_printf_i+0x11a>
 800b2f4:	2b08      	cmp	r3, #8
 800b2f6:	d10b      	bne.n	800b310 <_printf_i+0x14c>
 800b2f8:	6823      	ldr	r3, [r4, #0]
 800b2fa:	07de      	lsls	r6, r3, #31
 800b2fc:	d508      	bpl.n	800b310 <_printf_i+0x14c>
 800b2fe:	6923      	ldr	r3, [r4, #16]
 800b300:	6861      	ldr	r1, [r4, #4]
 800b302:	4299      	cmp	r1, r3
 800b304:	bfde      	ittt	le
 800b306:	2330      	movle	r3, #48	; 0x30
 800b308:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b30c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b310:	1b52      	subs	r2, r2, r5
 800b312:	6122      	str	r2, [r4, #16]
 800b314:	f8cd a000 	str.w	sl, [sp]
 800b318:	464b      	mov	r3, r9
 800b31a:	aa03      	add	r2, sp, #12
 800b31c:	4621      	mov	r1, r4
 800b31e:	4640      	mov	r0, r8
 800b320:	f7ff fee2 	bl	800b0e8 <_printf_common>
 800b324:	3001      	adds	r0, #1
 800b326:	d14c      	bne.n	800b3c2 <_printf_i+0x1fe>
 800b328:	f04f 30ff 	mov.w	r0, #4294967295
 800b32c:	b004      	add	sp, #16
 800b32e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b332:	4835      	ldr	r0, [pc, #212]	; (800b408 <_printf_i+0x244>)
 800b334:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b338:	6829      	ldr	r1, [r5, #0]
 800b33a:	6823      	ldr	r3, [r4, #0]
 800b33c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b340:	6029      	str	r1, [r5, #0]
 800b342:	061d      	lsls	r5, r3, #24
 800b344:	d514      	bpl.n	800b370 <_printf_i+0x1ac>
 800b346:	07df      	lsls	r7, r3, #31
 800b348:	bf44      	itt	mi
 800b34a:	f043 0320 	orrmi.w	r3, r3, #32
 800b34e:	6023      	strmi	r3, [r4, #0]
 800b350:	b91e      	cbnz	r6, 800b35a <_printf_i+0x196>
 800b352:	6823      	ldr	r3, [r4, #0]
 800b354:	f023 0320 	bic.w	r3, r3, #32
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	2310      	movs	r3, #16
 800b35c:	e7b0      	b.n	800b2c0 <_printf_i+0xfc>
 800b35e:	6823      	ldr	r3, [r4, #0]
 800b360:	f043 0320 	orr.w	r3, r3, #32
 800b364:	6023      	str	r3, [r4, #0]
 800b366:	2378      	movs	r3, #120	; 0x78
 800b368:	4828      	ldr	r0, [pc, #160]	; (800b40c <_printf_i+0x248>)
 800b36a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b36e:	e7e3      	b.n	800b338 <_printf_i+0x174>
 800b370:	0659      	lsls	r1, r3, #25
 800b372:	bf48      	it	mi
 800b374:	b2b6      	uxthmi	r6, r6
 800b376:	e7e6      	b.n	800b346 <_printf_i+0x182>
 800b378:	4615      	mov	r5, r2
 800b37a:	e7bb      	b.n	800b2f4 <_printf_i+0x130>
 800b37c:	682b      	ldr	r3, [r5, #0]
 800b37e:	6826      	ldr	r6, [r4, #0]
 800b380:	6961      	ldr	r1, [r4, #20]
 800b382:	1d18      	adds	r0, r3, #4
 800b384:	6028      	str	r0, [r5, #0]
 800b386:	0635      	lsls	r5, r6, #24
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	d501      	bpl.n	800b390 <_printf_i+0x1cc>
 800b38c:	6019      	str	r1, [r3, #0]
 800b38e:	e002      	b.n	800b396 <_printf_i+0x1d2>
 800b390:	0670      	lsls	r0, r6, #25
 800b392:	d5fb      	bpl.n	800b38c <_printf_i+0x1c8>
 800b394:	8019      	strh	r1, [r3, #0]
 800b396:	2300      	movs	r3, #0
 800b398:	6123      	str	r3, [r4, #16]
 800b39a:	4615      	mov	r5, r2
 800b39c:	e7ba      	b.n	800b314 <_printf_i+0x150>
 800b39e:	682b      	ldr	r3, [r5, #0]
 800b3a0:	1d1a      	adds	r2, r3, #4
 800b3a2:	602a      	str	r2, [r5, #0]
 800b3a4:	681d      	ldr	r5, [r3, #0]
 800b3a6:	6862      	ldr	r2, [r4, #4]
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	4628      	mov	r0, r5
 800b3ac:	f7f4 ff40 	bl	8000230 <memchr>
 800b3b0:	b108      	cbz	r0, 800b3b6 <_printf_i+0x1f2>
 800b3b2:	1b40      	subs	r0, r0, r5
 800b3b4:	6060      	str	r0, [r4, #4]
 800b3b6:	6863      	ldr	r3, [r4, #4]
 800b3b8:	6123      	str	r3, [r4, #16]
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3c0:	e7a8      	b.n	800b314 <_printf_i+0x150>
 800b3c2:	6923      	ldr	r3, [r4, #16]
 800b3c4:	462a      	mov	r2, r5
 800b3c6:	4649      	mov	r1, r9
 800b3c8:	4640      	mov	r0, r8
 800b3ca:	47d0      	blx	sl
 800b3cc:	3001      	adds	r0, #1
 800b3ce:	d0ab      	beq.n	800b328 <_printf_i+0x164>
 800b3d0:	6823      	ldr	r3, [r4, #0]
 800b3d2:	079b      	lsls	r3, r3, #30
 800b3d4:	d413      	bmi.n	800b3fe <_printf_i+0x23a>
 800b3d6:	68e0      	ldr	r0, [r4, #12]
 800b3d8:	9b03      	ldr	r3, [sp, #12]
 800b3da:	4298      	cmp	r0, r3
 800b3dc:	bfb8      	it	lt
 800b3de:	4618      	movlt	r0, r3
 800b3e0:	e7a4      	b.n	800b32c <_printf_i+0x168>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	4632      	mov	r2, r6
 800b3e6:	4649      	mov	r1, r9
 800b3e8:	4640      	mov	r0, r8
 800b3ea:	47d0      	blx	sl
 800b3ec:	3001      	adds	r0, #1
 800b3ee:	d09b      	beq.n	800b328 <_printf_i+0x164>
 800b3f0:	3501      	adds	r5, #1
 800b3f2:	68e3      	ldr	r3, [r4, #12]
 800b3f4:	9903      	ldr	r1, [sp, #12]
 800b3f6:	1a5b      	subs	r3, r3, r1
 800b3f8:	42ab      	cmp	r3, r5
 800b3fa:	dcf2      	bgt.n	800b3e2 <_printf_i+0x21e>
 800b3fc:	e7eb      	b.n	800b3d6 <_printf_i+0x212>
 800b3fe:	2500      	movs	r5, #0
 800b400:	f104 0619 	add.w	r6, r4, #25
 800b404:	e7f5      	b.n	800b3f2 <_printf_i+0x22e>
 800b406:	bf00      	nop
 800b408:	0800ee26 	.word	0x0800ee26
 800b40c:	0800ee37 	.word	0x0800ee37

0800b410 <siprintf>:
 800b410:	b40e      	push	{r1, r2, r3}
 800b412:	b500      	push	{lr}
 800b414:	b09c      	sub	sp, #112	; 0x70
 800b416:	ab1d      	add	r3, sp, #116	; 0x74
 800b418:	9002      	str	r0, [sp, #8]
 800b41a:	9006      	str	r0, [sp, #24]
 800b41c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b420:	4809      	ldr	r0, [pc, #36]	; (800b448 <siprintf+0x38>)
 800b422:	9107      	str	r1, [sp, #28]
 800b424:	9104      	str	r1, [sp, #16]
 800b426:	4909      	ldr	r1, [pc, #36]	; (800b44c <siprintf+0x3c>)
 800b428:	f853 2b04 	ldr.w	r2, [r3], #4
 800b42c:	9105      	str	r1, [sp, #20]
 800b42e:	6800      	ldr	r0, [r0, #0]
 800b430:	9301      	str	r3, [sp, #4]
 800b432:	a902      	add	r1, sp, #8
 800b434:	f001 fb70 	bl	800cb18 <_svfiprintf_r>
 800b438:	9b02      	ldr	r3, [sp, #8]
 800b43a:	2200      	movs	r2, #0
 800b43c:	701a      	strb	r2, [r3, #0]
 800b43e:	b01c      	add	sp, #112	; 0x70
 800b440:	f85d eb04 	ldr.w	lr, [sp], #4
 800b444:	b003      	add	sp, #12
 800b446:	4770      	bx	lr
 800b448:	20000064 	.word	0x20000064
 800b44c:	ffff0208 	.word	0xffff0208

0800b450 <strcpy>:
 800b450:	4603      	mov	r3, r0
 800b452:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b456:	f803 2b01 	strb.w	r2, [r3], #1
 800b45a:	2a00      	cmp	r2, #0
 800b45c:	d1f9      	bne.n	800b452 <strcpy+0x2>
 800b45e:	4770      	bx	lr

0800b460 <quorem>:
 800b460:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b464:	6903      	ldr	r3, [r0, #16]
 800b466:	690c      	ldr	r4, [r1, #16]
 800b468:	42a3      	cmp	r3, r4
 800b46a:	4607      	mov	r7, r0
 800b46c:	f2c0 8081 	blt.w	800b572 <quorem+0x112>
 800b470:	3c01      	subs	r4, #1
 800b472:	f101 0814 	add.w	r8, r1, #20
 800b476:	f100 0514 	add.w	r5, r0, #20
 800b47a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b47e:	9301      	str	r3, [sp, #4]
 800b480:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b484:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b488:	3301      	adds	r3, #1
 800b48a:	429a      	cmp	r2, r3
 800b48c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b490:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b494:	fbb2 f6f3 	udiv	r6, r2, r3
 800b498:	d331      	bcc.n	800b4fe <quorem+0x9e>
 800b49a:	f04f 0e00 	mov.w	lr, #0
 800b49e:	4640      	mov	r0, r8
 800b4a0:	46ac      	mov	ip, r5
 800b4a2:	46f2      	mov	sl, lr
 800b4a4:	f850 2b04 	ldr.w	r2, [r0], #4
 800b4a8:	b293      	uxth	r3, r2
 800b4aa:	fb06 e303 	mla	r3, r6, r3, lr
 800b4ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	ebaa 0303 	sub.w	r3, sl, r3
 800b4b8:	f8dc a000 	ldr.w	sl, [ip]
 800b4bc:	0c12      	lsrs	r2, r2, #16
 800b4be:	fa13 f38a 	uxtah	r3, r3, sl
 800b4c2:	fb06 e202 	mla	r2, r6, r2, lr
 800b4c6:	9300      	str	r3, [sp, #0]
 800b4c8:	9b00      	ldr	r3, [sp, #0]
 800b4ca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b4ce:	b292      	uxth	r2, r2
 800b4d0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b4d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b4d8:	f8bd 3000 	ldrh.w	r3, [sp]
 800b4dc:	4581      	cmp	r9, r0
 800b4de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b4e2:	f84c 3b04 	str.w	r3, [ip], #4
 800b4e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b4ea:	d2db      	bcs.n	800b4a4 <quorem+0x44>
 800b4ec:	f855 300b 	ldr.w	r3, [r5, fp]
 800b4f0:	b92b      	cbnz	r3, 800b4fe <quorem+0x9e>
 800b4f2:	9b01      	ldr	r3, [sp, #4]
 800b4f4:	3b04      	subs	r3, #4
 800b4f6:	429d      	cmp	r5, r3
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	d32e      	bcc.n	800b55a <quorem+0xfa>
 800b4fc:	613c      	str	r4, [r7, #16]
 800b4fe:	4638      	mov	r0, r7
 800b500:	f001 f8b6 	bl	800c670 <__mcmp>
 800b504:	2800      	cmp	r0, #0
 800b506:	db24      	blt.n	800b552 <quorem+0xf2>
 800b508:	3601      	adds	r6, #1
 800b50a:	4628      	mov	r0, r5
 800b50c:	f04f 0c00 	mov.w	ip, #0
 800b510:	f858 2b04 	ldr.w	r2, [r8], #4
 800b514:	f8d0 e000 	ldr.w	lr, [r0]
 800b518:	b293      	uxth	r3, r2
 800b51a:	ebac 0303 	sub.w	r3, ip, r3
 800b51e:	0c12      	lsrs	r2, r2, #16
 800b520:	fa13 f38e 	uxtah	r3, r3, lr
 800b524:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b528:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b52c:	b29b      	uxth	r3, r3
 800b52e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b532:	45c1      	cmp	r9, r8
 800b534:	f840 3b04 	str.w	r3, [r0], #4
 800b538:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b53c:	d2e8      	bcs.n	800b510 <quorem+0xb0>
 800b53e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b542:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b546:	b922      	cbnz	r2, 800b552 <quorem+0xf2>
 800b548:	3b04      	subs	r3, #4
 800b54a:	429d      	cmp	r5, r3
 800b54c:	461a      	mov	r2, r3
 800b54e:	d30a      	bcc.n	800b566 <quorem+0x106>
 800b550:	613c      	str	r4, [r7, #16]
 800b552:	4630      	mov	r0, r6
 800b554:	b003      	add	sp, #12
 800b556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b55a:	6812      	ldr	r2, [r2, #0]
 800b55c:	3b04      	subs	r3, #4
 800b55e:	2a00      	cmp	r2, #0
 800b560:	d1cc      	bne.n	800b4fc <quorem+0x9c>
 800b562:	3c01      	subs	r4, #1
 800b564:	e7c7      	b.n	800b4f6 <quorem+0x96>
 800b566:	6812      	ldr	r2, [r2, #0]
 800b568:	3b04      	subs	r3, #4
 800b56a:	2a00      	cmp	r2, #0
 800b56c:	d1f0      	bne.n	800b550 <quorem+0xf0>
 800b56e:	3c01      	subs	r4, #1
 800b570:	e7eb      	b.n	800b54a <quorem+0xea>
 800b572:	2000      	movs	r0, #0
 800b574:	e7ee      	b.n	800b554 <quorem+0xf4>
	...

0800b578 <_dtoa_r>:
 800b578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b57c:	ed2d 8b04 	vpush	{d8-d9}
 800b580:	ec57 6b10 	vmov	r6, r7, d0
 800b584:	b093      	sub	sp, #76	; 0x4c
 800b586:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b588:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b58c:	9106      	str	r1, [sp, #24]
 800b58e:	ee10 aa10 	vmov	sl, s0
 800b592:	4604      	mov	r4, r0
 800b594:	9209      	str	r2, [sp, #36]	; 0x24
 800b596:	930c      	str	r3, [sp, #48]	; 0x30
 800b598:	46bb      	mov	fp, r7
 800b59a:	b975      	cbnz	r5, 800b5ba <_dtoa_r+0x42>
 800b59c:	2010      	movs	r0, #16
 800b59e:	f000 fddd 	bl	800c15c <malloc>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	6260      	str	r0, [r4, #36]	; 0x24
 800b5a6:	b920      	cbnz	r0, 800b5b2 <_dtoa_r+0x3a>
 800b5a8:	4ba7      	ldr	r3, [pc, #668]	; (800b848 <_dtoa_r+0x2d0>)
 800b5aa:	21ea      	movs	r1, #234	; 0xea
 800b5ac:	48a7      	ldr	r0, [pc, #668]	; (800b84c <_dtoa_r+0x2d4>)
 800b5ae:	f001 fbc3 	bl	800cd38 <__assert_func>
 800b5b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b5b6:	6005      	str	r5, [r0, #0]
 800b5b8:	60c5      	str	r5, [r0, #12]
 800b5ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5bc:	6819      	ldr	r1, [r3, #0]
 800b5be:	b151      	cbz	r1, 800b5d6 <_dtoa_r+0x5e>
 800b5c0:	685a      	ldr	r2, [r3, #4]
 800b5c2:	604a      	str	r2, [r1, #4]
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	4093      	lsls	r3, r2
 800b5c8:	608b      	str	r3, [r1, #8]
 800b5ca:	4620      	mov	r0, r4
 800b5cc:	f000 fe0e 	bl	800c1ec <_Bfree>
 800b5d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	601a      	str	r2, [r3, #0]
 800b5d6:	1e3b      	subs	r3, r7, #0
 800b5d8:	bfaa      	itet	ge
 800b5da:	2300      	movge	r3, #0
 800b5dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b5e0:	f8c8 3000 	strge.w	r3, [r8]
 800b5e4:	4b9a      	ldr	r3, [pc, #616]	; (800b850 <_dtoa_r+0x2d8>)
 800b5e6:	bfbc      	itt	lt
 800b5e8:	2201      	movlt	r2, #1
 800b5ea:	f8c8 2000 	strlt.w	r2, [r8]
 800b5ee:	ea33 030b 	bics.w	r3, r3, fp
 800b5f2:	d11b      	bne.n	800b62c <_dtoa_r+0xb4>
 800b5f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b5f6:	f242 730f 	movw	r3, #9999	; 0x270f
 800b5fa:	6013      	str	r3, [r2, #0]
 800b5fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b600:	4333      	orrs	r3, r6
 800b602:	f000 8592 	beq.w	800c12a <_dtoa_r+0xbb2>
 800b606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b608:	b963      	cbnz	r3, 800b624 <_dtoa_r+0xac>
 800b60a:	4b92      	ldr	r3, [pc, #584]	; (800b854 <_dtoa_r+0x2dc>)
 800b60c:	e022      	b.n	800b654 <_dtoa_r+0xdc>
 800b60e:	4b92      	ldr	r3, [pc, #584]	; (800b858 <_dtoa_r+0x2e0>)
 800b610:	9301      	str	r3, [sp, #4]
 800b612:	3308      	adds	r3, #8
 800b614:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b616:	6013      	str	r3, [r2, #0]
 800b618:	9801      	ldr	r0, [sp, #4]
 800b61a:	b013      	add	sp, #76	; 0x4c
 800b61c:	ecbd 8b04 	vpop	{d8-d9}
 800b620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b624:	4b8b      	ldr	r3, [pc, #556]	; (800b854 <_dtoa_r+0x2dc>)
 800b626:	9301      	str	r3, [sp, #4]
 800b628:	3303      	adds	r3, #3
 800b62a:	e7f3      	b.n	800b614 <_dtoa_r+0x9c>
 800b62c:	2200      	movs	r2, #0
 800b62e:	2300      	movs	r3, #0
 800b630:	4650      	mov	r0, sl
 800b632:	4659      	mov	r1, fp
 800b634:	f7f5 fa70 	bl	8000b18 <__aeabi_dcmpeq>
 800b638:	ec4b ab19 	vmov	d9, sl, fp
 800b63c:	4680      	mov	r8, r0
 800b63e:	b158      	cbz	r0, 800b658 <_dtoa_r+0xe0>
 800b640:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b642:	2301      	movs	r3, #1
 800b644:	6013      	str	r3, [r2, #0]
 800b646:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b648:	2b00      	cmp	r3, #0
 800b64a:	f000 856b 	beq.w	800c124 <_dtoa_r+0xbac>
 800b64e:	4883      	ldr	r0, [pc, #524]	; (800b85c <_dtoa_r+0x2e4>)
 800b650:	6018      	str	r0, [r3, #0]
 800b652:	1e43      	subs	r3, r0, #1
 800b654:	9301      	str	r3, [sp, #4]
 800b656:	e7df      	b.n	800b618 <_dtoa_r+0xa0>
 800b658:	ec4b ab10 	vmov	d0, sl, fp
 800b65c:	aa10      	add	r2, sp, #64	; 0x40
 800b65e:	a911      	add	r1, sp, #68	; 0x44
 800b660:	4620      	mov	r0, r4
 800b662:	f001 f8ab 	bl	800c7bc <__d2b>
 800b666:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b66a:	ee08 0a10 	vmov	s16, r0
 800b66e:	2d00      	cmp	r5, #0
 800b670:	f000 8084 	beq.w	800b77c <_dtoa_r+0x204>
 800b674:	ee19 3a90 	vmov	r3, s19
 800b678:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b67c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b680:	4656      	mov	r6, sl
 800b682:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b686:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b68a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b68e:	4b74      	ldr	r3, [pc, #464]	; (800b860 <_dtoa_r+0x2e8>)
 800b690:	2200      	movs	r2, #0
 800b692:	4630      	mov	r0, r6
 800b694:	4639      	mov	r1, r7
 800b696:	f7f4 fe1f 	bl	80002d8 <__aeabi_dsub>
 800b69a:	a365      	add	r3, pc, #404	; (adr r3, 800b830 <_dtoa_r+0x2b8>)
 800b69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a0:	f7f4 ffd2 	bl	8000648 <__aeabi_dmul>
 800b6a4:	a364      	add	r3, pc, #400	; (adr r3, 800b838 <_dtoa_r+0x2c0>)
 800b6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6aa:	f7f4 fe17 	bl	80002dc <__adddf3>
 800b6ae:	4606      	mov	r6, r0
 800b6b0:	4628      	mov	r0, r5
 800b6b2:	460f      	mov	r7, r1
 800b6b4:	f7f4 ff5e 	bl	8000574 <__aeabi_i2d>
 800b6b8:	a361      	add	r3, pc, #388	; (adr r3, 800b840 <_dtoa_r+0x2c8>)
 800b6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6be:	f7f4 ffc3 	bl	8000648 <__aeabi_dmul>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	4630      	mov	r0, r6
 800b6c8:	4639      	mov	r1, r7
 800b6ca:	f7f4 fe07 	bl	80002dc <__adddf3>
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	460f      	mov	r7, r1
 800b6d2:	f7f5 fa69 	bl	8000ba8 <__aeabi_d2iz>
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	9000      	str	r0, [sp, #0]
 800b6da:	2300      	movs	r3, #0
 800b6dc:	4630      	mov	r0, r6
 800b6de:	4639      	mov	r1, r7
 800b6e0:	f7f5 fa24 	bl	8000b2c <__aeabi_dcmplt>
 800b6e4:	b150      	cbz	r0, 800b6fc <_dtoa_r+0x184>
 800b6e6:	9800      	ldr	r0, [sp, #0]
 800b6e8:	f7f4 ff44 	bl	8000574 <__aeabi_i2d>
 800b6ec:	4632      	mov	r2, r6
 800b6ee:	463b      	mov	r3, r7
 800b6f0:	f7f5 fa12 	bl	8000b18 <__aeabi_dcmpeq>
 800b6f4:	b910      	cbnz	r0, 800b6fc <_dtoa_r+0x184>
 800b6f6:	9b00      	ldr	r3, [sp, #0]
 800b6f8:	3b01      	subs	r3, #1
 800b6fa:	9300      	str	r3, [sp, #0]
 800b6fc:	9b00      	ldr	r3, [sp, #0]
 800b6fe:	2b16      	cmp	r3, #22
 800b700:	d85a      	bhi.n	800b7b8 <_dtoa_r+0x240>
 800b702:	9a00      	ldr	r2, [sp, #0]
 800b704:	4b57      	ldr	r3, [pc, #348]	; (800b864 <_dtoa_r+0x2ec>)
 800b706:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70e:	ec51 0b19 	vmov	r0, r1, d9
 800b712:	f7f5 fa0b 	bl	8000b2c <__aeabi_dcmplt>
 800b716:	2800      	cmp	r0, #0
 800b718:	d050      	beq.n	800b7bc <_dtoa_r+0x244>
 800b71a:	9b00      	ldr	r3, [sp, #0]
 800b71c:	3b01      	subs	r3, #1
 800b71e:	9300      	str	r3, [sp, #0]
 800b720:	2300      	movs	r3, #0
 800b722:	930b      	str	r3, [sp, #44]	; 0x2c
 800b724:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b726:	1b5d      	subs	r5, r3, r5
 800b728:	1e6b      	subs	r3, r5, #1
 800b72a:	9305      	str	r3, [sp, #20]
 800b72c:	bf45      	ittet	mi
 800b72e:	f1c5 0301 	rsbmi	r3, r5, #1
 800b732:	9304      	strmi	r3, [sp, #16]
 800b734:	2300      	movpl	r3, #0
 800b736:	2300      	movmi	r3, #0
 800b738:	bf4c      	ite	mi
 800b73a:	9305      	strmi	r3, [sp, #20]
 800b73c:	9304      	strpl	r3, [sp, #16]
 800b73e:	9b00      	ldr	r3, [sp, #0]
 800b740:	2b00      	cmp	r3, #0
 800b742:	db3d      	blt.n	800b7c0 <_dtoa_r+0x248>
 800b744:	9b05      	ldr	r3, [sp, #20]
 800b746:	9a00      	ldr	r2, [sp, #0]
 800b748:	920a      	str	r2, [sp, #40]	; 0x28
 800b74a:	4413      	add	r3, r2
 800b74c:	9305      	str	r3, [sp, #20]
 800b74e:	2300      	movs	r3, #0
 800b750:	9307      	str	r3, [sp, #28]
 800b752:	9b06      	ldr	r3, [sp, #24]
 800b754:	2b09      	cmp	r3, #9
 800b756:	f200 8089 	bhi.w	800b86c <_dtoa_r+0x2f4>
 800b75a:	2b05      	cmp	r3, #5
 800b75c:	bfc4      	itt	gt
 800b75e:	3b04      	subgt	r3, #4
 800b760:	9306      	strgt	r3, [sp, #24]
 800b762:	9b06      	ldr	r3, [sp, #24]
 800b764:	f1a3 0302 	sub.w	r3, r3, #2
 800b768:	bfcc      	ite	gt
 800b76a:	2500      	movgt	r5, #0
 800b76c:	2501      	movle	r5, #1
 800b76e:	2b03      	cmp	r3, #3
 800b770:	f200 8087 	bhi.w	800b882 <_dtoa_r+0x30a>
 800b774:	e8df f003 	tbb	[pc, r3]
 800b778:	59383a2d 	.word	0x59383a2d
 800b77c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b780:	441d      	add	r5, r3
 800b782:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b786:	2b20      	cmp	r3, #32
 800b788:	bfc1      	itttt	gt
 800b78a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b78e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b792:	fa0b f303 	lslgt.w	r3, fp, r3
 800b796:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b79a:	bfda      	itte	le
 800b79c:	f1c3 0320 	rsble	r3, r3, #32
 800b7a0:	fa06 f003 	lslle.w	r0, r6, r3
 800b7a4:	4318      	orrgt	r0, r3
 800b7a6:	f7f4 fed5 	bl	8000554 <__aeabi_ui2d>
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	4606      	mov	r6, r0
 800b7ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b7b2:	3d01      	subs	r5, #1
 800b7b4:	930e      	str	r3, [sp, #56]	; 0x38
 800b7b6:	e76a      	b.n	800b68e <_dtoa_r+0x116>
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	e7b2      	b.n	800b722 <_dtoa_r+0x1aa>
 800b7bc:	900b      	str	r0, [sp, #44]	; 0x2c
 800b7be:	e7b1      	b.n	800b724 <_dtoa_r+0x1ac>
 800b7c0:	9b04      	ldr	r3, [sp, #16]
 800b7c2:	9a00      	ldr	r2, [sp, #0]
 800b7c4:	1a9b      	subs	r3, r3, r2
 800b7c6:	9304      	str	r3, [sp, #16]
 800b7c8:	4253      	negs	r3, r2
 800b7ca:	9307      	str	r3, [sp, #28]
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	930a      	str	r3, [sp, #40]	; 0x28
 800b7d0:	e7bf      	b.n	800b752 <_dtoa_r+0x1da>
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	9308      	str	r3, [sp, #32]
 800b7d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	dc55      	bgt.n	800b888 <_dtoa_r+0x310>
 800b7dc:	2301      	movs	r3, #1
 800b7de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b7e2:	461a      	mov	r2, r3
 800b7e4:	9209      	str	r2, [sp, #36]	; 0x24
 800b7e6:	e00c      	b.n	800b802 <_dtoa_r+0x28a>
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	e7f3      	b.n	800b7d4 <_dtoa_r+0x25c>
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7f0:	9308      	str	r3, [sp, #32]
 800b7f2:	9b00      	ldr	r3, [sp, #0]
 800b7f4:	4413      	add	r3, r2
 800b7f6:	9302      	str	r3, [sp, #8]
 800b7f8:	3301      	adds	r3, #1
 800b7fa:	2b01      	cmp	r3, #1
 800b7fc:	9303      	str	r3, [sp, #12]
 800b7fe:	bfb8      	it	lt
 800b800:	2301      	movlt	r3, #1
 800b802:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b804:	2200      	movs	r2, #0
 800b806:	6042      	str	r2, [r0, #4]
 800b808:	2204      	movs	r2, #4
 800b80a:	f102 0614 	add.w	r6, r2, #20
 800b80e:	429e      	cmp	r6, r3
 800b810:	6841      	ldr	r1, [r0, #4]
 800b812:	d93d      	bls.n	800b890 <_dtoa_r+0x318>
 800b814:	4620      	mov	r0, r4
 800b816:	f000 fca9 	bl	800c16c <_Balloc>
 800b81a:	9001      	str	r0, [sp, #4]
 800b81c:	2800      	cmp	r0, #0
 800b81e:	d13b      	bne.n	800b898 <_dtoa_r+0x320>
 800b820:	4b11      	ldr	r3, [pc, #68]	; (800b868 <_dtoa_r+0x2f0>)
 800b822:	4602      	mov	r2, r0
 800b824:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b828:	e6c0      	b.n	800b5ac <_dtoa_r+0x34>
 800b82a:	2301      	movs	r3, #1
 800b82c:	e7df      	b.n	800b7ee <_dtoa_r+0x276>
 800b82e:	bf00      	nop
 800b830:	636f4361 	.word	0x636f4361
 800b834:	3fd287a7 	.word	0x3fd287a7
 800b838:	8b60c8b3 	.word	0x8b60c8b3
 800b83c:	3fc68a28 	.word	0x3fc68a28
 800b840:	509f79fb 	.word	0x509f79fb
 800b844:	3fd34413 	.word	0x3fd34413
 800b848:	0800ee55 	.word	0x0800ee55
 800b84c:	0800ee6c 	.word	0x0800ee6c
 800b850:	7ff00000 	.word	0x7ff00000
 800b854:	0800ee51 	.word	0x0800ee51
 800b858:	0800ee48 	.word	0x0800ee48
 800b85c:	0800ee25 	.word	0x0800ee25
 800b860:	3ff80000 	.word	0x3ff80000
 800b864:	0800ef60 	.word	0x0800ef60
 800b868:	0800eec7 	.word	0x0800eec7
 800b86c:	2501      	movs	r5, #1
 800b86e:	2300      	movs	r3, #0
 800b870:	9306      	str	r3, [sp, #24]
 800b872:	9508      	str	r5, [sp, #32]
 800b874:	f04f 33ff 	mov.w	r3, #4294967295
 800b878:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b87c:	2200      	movs	r2, #0
 800b87e:	2312      	movs	r3, #18
 800b880:	e7b0      	b.n	800b7e4 <_dtoa_r+0x26c>
 800b882:	2301      	movs	r3, #1
 800b884:	9308      	str	r3, [sp, #32]
 800b886:	e7f5      	b.n	800b874 <_dtoa_r+0x2fc>
 800b888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b88a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b88e:	e7b8      	b.n	800b802 <_dtoa_r+0x28a>
 800b890:	3101      	adds	r1, #1
 800b892:	6041      	str	r1, [r0, #4]
 800b894:	0052      	lsls	r2, r2, #1
 800b896:	e7b8      	b.n	800b80a <_dtoa_r+0x292>
 800b898:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b89a:	9a01      	ldr	r2, [sp, #4]
 800b89c:	601a      	str	r2, [r3, #0]
 800b89e:	9b03      	ldr	r3, [sp, #12]
 800b8a0:	2b0e      	cmp	r3, #14
 800b8a2:	f200 809d 	bhi.w	800b9e0 <_dtoa_r+0x468>
 800b8a6:	2d00      	cmp	r5, #0
 800b8a8:	f000 809a 	beq.w	800b9e0 <_dtoa_r+0x468>
 800b8ac:	9b00      	ldr	r3, [sp, #0]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	dd32      	ble.n	800b918 <_dtoa_r+0x3a0>
 800b8b2:	4ab7      	ldr	r2, [pc, #732]	; (800bb90 <_dtoa_r+0x618>)
 800b8b4:	f003 030f 	and.w	r3, r3, #15
 800b8b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b8bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b8c0:	9b00      	ldr	r3, [sp, #0]
 800b8c2:	05d8      	lsls	r0, r3, #23
 800b8c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b8c8:	d516      	bpl.n	800b8f8 <_dtoa_r+0x380>
 800b8ca:	4bb2      	ldr	r3, [pc, #712]	; (800bb94 <_dtoa_r+0x61c>)
 800b8cc:	ec51 0b19 	vmov	r0, r1, d9
 800b8d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8d4:	f7f4 ffe2 	bl	800089c <__aeabi_ddiv>
 800b8d8:	f007 070f 	and.w	r7, r7, #15
 800b8dc:	4682      	mov	sl, r0
 800b8de:	468b      	mov	fp, r1
 800b8e0:	2503      	movs	r5, #3
 800b8e2:	4eac      	ldr	r6, [pc, #688]	; (800bb94 <_dtoa_r+0x61c>)
 800b8e4:	b957      	cbnz	r7, 800b8fc <_dtoa_r+0x384>
 800b8e6:	4642      	mov	r2, r8
 800b8e8:	464b      	mov	r3, r9
 800b8ea:	4650      	mov	r0, sl
 800b8ec:	4659      	mov	r1, fp
 800b8ee:	f7f4 ffd5 	bl	800089c <__aeabi_ddiv>
 800b8f2:	4682      	mov	sl, r0
 800b8f4:	468b      	mov	fp, r1
 800b8f6:	e028      	b.n	800b94a <_dtoa_r+0x3d2>
 800b8f8:	2502      	movs	r5, #2
 800b8fa:	e7f2      	b.n	800b8e2 <_dtoa_r+0x36a>
 800b8fc:	07f9      	lsls	r1, r7, #31
 800b8fe:	d508      	bpl.n	800b912 <_dtoa_r+0x39a>
 800b900:	4640      	mov	r0, r8
 800b902:	4649      	mov	r1, r9
 800b904:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b908:	f7f4 fe9e 	bl	8000648 <__aeabi_dmul>
 800b90c:	3501      	adds	r5, #1
 800b90e:	4680      	mov	r8, r0
 800b910:	4689      	mov	r9, r1
 800b912:	107f      	asrs	r7, r7, #1
 800b914:	3608      	adds	r6, #8
 800b916:	e7e5      	b.n	800b8e4 <_dtoa_r+0x36c>
 800b918:	f000 809b 	beq.w	800ba52 <_dtoa_r+0x4da>
 800b91c:	9b00      	ldr	r3, [sp, #0]
 800b91e:	4f9d      	ldr	r7, [pc, #628]	; (800bb94 <_dtoa_r+0x61c>)
 800b920:	425e      	negs	r6, r3
 800b922:	4b9b      	ldr	r3, [pc, #620]	; (800bb90 <_dtoa_r+0x618>)
 800b924:	f006 020f 	and.w	r2, r6, #15
 800b928:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b930:	ec51 0b19 	vmov	r0, r1, d9
 800b934:	f7f4 fe88 	bl	8000648 <__aeabi_dmul>
 800b938:	1136      	asrs	r6, r6, #4
 800b93a:	4682      	mov	sl, r0
 800b93c:	468b      	mov	fp, r1
 800b93e:	2300      	movs	r3, #0
 800b940:	2502      	movs	r5, #2
 800b942:	2e00      	cmp	r6, #0
 800b944:	d17a      	bne.n	800ba3c <_dtoa_r+0x4c4>
 800b946:	2b00      	cmp	r3, #0
 800b948:	d1d3      	bne.n	800b8f2 <_dtoa_r+0x37a>
 800b94a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	f000 8082 	beq.w	800ba56 <_dtoa_r+0x4de>
 800b952:	4b91      	ldr	r3, [pc, #580]	; (800bb98 <_dtoa_r+0x620>)
 800b954:	2200      	movs	r2, #0
 800b956:	4650      	mov	r0, sl
 800b958:	4659      	mov	r1, fp
 800b95a:	f7f5 f8e7 	bl	8000b2c <__aeabi_dcmplt>
 800b95e:	2800      	cmp	r0, #0
 800b960:	d079      	beq.n	800ba56 <_dtoa_r+0x4de>
 800b962:	9b03      	ldr	r3, [sp, #12]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d076      	beq.n	800ba56 <_dtoa_r+0x4de>
 800b968:	9b02      	ldr	r3, [sp, #8]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	dd36      	ble.n	800b9dc <_dtoa_r+0x464>
 800b96e:	9b00      	ldr	r3, [sp, #0]
 800b970:	4650      	mov	r0, sl
 800b972:	4659      	mov	r1, fp
 800b974:	1e5f      	subs	r7, r3, #1
 800b976:	2200      	movs	r2, #0
 800b978:	4b88      	ldr	r3, [pc, #544]	; (800bb9c <_dtoa_r+0x624>)
 800b97a:	f7f4 fe65 	bl	8000648 <__aeabi_dmul>
 800b97e:	9e02      	ldr	r6, [sp, #8]
 800b980:	4682      	mov	sl, r0
 800b982:	468b      	mov	fp, r1
 800b984:	3501      	adds	r5, #1
 800b986:	4628      	mov	r0, r5
 800b988:	f7f4 fdf4 	bl	8000574 <__aeabi_i2d>
 800b98c:	4652      	mov	r2, sl
 800b98e:	465b      	mov	r3, fp
 800b990:	f7f4 fe5a 	bl	8000648 <__aeabi_dmul>
 800b994:	4b82      	ldr	r3, [pc, #520]	; (800bba0 <_dtoa_r+0x628>)
 800b996:	2200      	movs	r2, #0
 800b998:	f7f4 fca0 	bl	80002dc <__adddf3>
 800b99c:	46d0      	mov	r8, sl
 800b99e:	46d9      	mov	r9, fp
 800b9a0:	4682      	mov	sl, r0
 800b9a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b9a6:	2e00      	cmp	r6, #0
 800b9a8:	d158      	bne.n	800ba5c <_dtoa_r+0x4e4>
 800b9aa:	4b7e      	ldr	r3, [pc, #504]	; (800bba4 <_dtoa_r+0x62c>)
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	4640      	mov	r0, r8
 800b9b0:	4649      	mov	r1, r9
 800b9b2:	f7f4 fc91 	bl	80002d8 <__aeabi_dsub>
 800b9b6:	4652      	mov	r2, sl
 800b9b8:	465b      	mov	r3, fp
 800b9ba:	4680      	mov	r8, r0
 800b9bc:	4689      	mov	r9, r1
 800b9be:	f7f5 f8d3 	bl	8000b68 <__aeabi_dcmpgt>
 800b9c2:	2800      	cmp	r0, #0
 800b9c4:	f040 8295 	bne.w	800bef2 <_dtoa_r+0x97a>
 800b9c8:	4652      	mov	r2, sl
 800b9ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b9ce:	4640      	mov	r0, r8
 800b9d0:	4649      	mov	r1, r9
 800b9d2:	f7f5 f8ab 	bl	8000b2c <__aeabi_dcmplt>
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	f040 8289 	bne.w	800beee <_dtoa_r+0x976>
 800b9dc:	ec5b ab19 	vmov	sl, fp, d9
 800b9e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	f2c0 8148 	blt.w	800bc78 <_dtoa_r+0x700>
 800b9e8:	9a00      	ldr	r2, [sp, #0]
 800b9ea:	2a0e      	cmp	r2, #14
 800b9ec:	f300 8144 	bgt.w	800bc78 <_dtoa_r+0x700>
 800b9f0:	4b67      	ldr	r3, [pc, #412]	; (800bb90 <_dtoa_r+0x618>)
 800b9f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b9f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	f280 80d5 	bge.w	800bbac <_dtoa_r+0x634>
 800ba02:	9b03      	ldr	r3, [sp, #12]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	f300 80d1 	bgt.w	800bbac <_dtoa_r+0x634>
 800ba0a:	f040 826f 	bne.w	800beec <_dtoa_r+0x974>
 800ba0e:	4b65      	ldr	r3, [pc, #404]	; (800bba4 <_dtoa_r+0x62c>)
 800ba10:	2200      	movs	r2, #0
 800ba12:	4640      	mov	r0, r8
 800ba14:	4649      	mov	r1, r9
 800ba16:	f7f4 fe17 	bl	8000648 <__aeabi_dmul>
 800ba1a:	4652      	mov	r2, sl
 800ba1c:	465b      	mov	r3, fp
 800ba1e:	f7f5 f899 	bl	8000b54 <__aeabi_dcmpge>
 800ba22:	9e03      	ldr	r6, [sp, #12]
 800ba24:	4637      	mov	r7, r6
 800ba26:	2800      	cmp	r0, #0
 800ba28:	f040 8245 	bne.w	800beb6 <_dtoa_r+0x93e>
 800ba2c:	9d01      	ldr	r5, [sp, #4]
 800ba2e:	2331      	movs	r3, #49	; 0x31
 800ba30:	f805 3b01 	strb.w	r3, [r5], #1
 800ba34:	9b00      	ldr	r3, [sp, #0]
 800ba36:	3301      	adds	r3, #1
 800ba38:	9300      	str	r3, [sp, #0]
 800ba3a:	e240      	b.n	800bebe <_dtoa_r+0x946>
 800ba3c:	07f2      	lsls	r2, r6, #31
 800ba3e:	d505      	bpl.n	800ba4c <_dtoa_r+0x4d4>
 800ba40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba44:	f7f4 fe00 	bl	8000648 <__aeabi_dmul>
 800ba48:	3501      	adds	r5, #1
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	1076      	asrs	r6, r6, #1
 800ba4e:	3708      	adds	r7, #8
 800ba50:	e777      	b.n	800b942 <_dtoa_r+0x3ca>
 800ba52:	2502      	movs	r5, #2
 800ba54:	e779      	b.n	800b94a <_dtoa_r+0x3d2>
 800ba56:	9f00      	ldr	r7, [sp, #0]
 800ba58:	9e03      	ldr	r6, [sp, #12]
 800ba5a:	e794      	b.n	800b986 <_dtoa_r+0x40e>
 800ba5c:	9901      	ldr	r1, [sp, #4]
 800ba5e:	4b4c      	ldr	r3, [pc, #304]	; (800bb90 <_dtoa_r+0x618>)
 800ba60:	4431      	add	r1, r6
 800ba62:	910d      	str	r1, [sp, #52]	; 0x34
 800ba64:	9908      	ldr	r1, [sp, #32]
 800ba66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ba6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ba6e:	2900      	cmp	r1, #0
 800ba70:	d043      	beq.n	800bafa <_dtoa_r+0x582>
 800ba72:	494d      	ldr	r1, [pc, #308]	; (800bba8 <_dtoa_r+0x630>)
 800ba74:	2000      	movs	r0, #0
 800ba76:	f7f4 ff11 	bl	800089c <__aeabi_ddiv>
 800ba7a:	4652      	mov	r2, sl
 800ba7c:	465b      	mov	r3, fp
 800ba7e:	f7f4 fc2b 	bl	80002d8 <__aeabi_dsub>
 800ba82:	9d01      	ldr	r5, [sp, #4]
 800ba84:	4682      	mov	sl, r0
 800ba86:	468b      	mov	fp, r1
 800ba88:	4649      	mov	r1, r9
 800ba8a:	4640      	mov	r0, r8
 800ba8c:	f7f5 f88c 	bl	8000ba8 <__aeabi_d2iz>
 800ba90:	4606      	mov	r6, r0
 800ba92:	f7f4 fd6f 	bl	8000574 <__aeabi_i2d>
 800ba96:	4602      	mov	r2, r0
 800ba98:	460b      	mov	r3, r1
 800ba9a:	4640      	mov	r0, r8
 800ba9c:	4649      	mov	r1, r9
 800ba9e:	f7f4 fc1b 	bl	80002d8 <__aeabi_dsub>
 800baa2:	3630      	adds	r6, #48	; 0x30
 800baa4:	f805 6b01 	strb.w	r6, [r5], #1
 800baa8:	4652      	mov	r2, sl
 800baaa:	465b      	mov	r3, fp
 800baac:	4680      	mov	r8, r0
 800baae:	4689      	mov	r9, r1
 800bab0:	f7f5 f83c 	bl	8000b2c <__aeabi_dcmplt>
 800bab4:	2800      	cmp	r0, #0
 800bab6:	d163      	bne.n	800bb80 <_dtoa_r+0x608>
 800bab8:	4642      	mov	r2, r8
 800baba:	464b      	mov	r3, r9
 800babc:	4936      	ldr	r1, [pc, #216]	; (800bb98 <_dtoa_r+0x620>)
 800babe:	2000      	movs	r0, #0
 800bac0:	f7f4 fc0a 	bl	80002d8 <__aeabi_dsub>
 800bac4:	4652      	mov	r2, sl
 800bac6:	465b      	mov	r3, fp
 800bac8:	f7f5 f830 	bl	8000b2c <__aeabi_dcmplt>
 800bacc:	2800      	cmp	r0, #0
 800bace:	f040 80b5 	bne.w	800bc3c <_dtoa_r+0x6c4>
 800bad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bad4:	429d      	cmp	r5, r3
 800bad6:	d081      	beq.n	800b9dc <_dtoa_r+0x464>
 800bad8:	4b30      	ldr	r3, [pc, #192]	; (800bb9c <_dtoa_r+0x624>)
 800bada:	2200      	movs	r2, #0
 800badc:	4650      	mov	r0, sl
 800bade:	4659      	mov	r1, fp
 800bae0:	f7f4 fdb2 	bl	8000648 <__aeabi_dmul>
 800bae4:	4b2d      	ldr	r3, [pc, #180]	; (800bb9c <_dtoa_r+0x624>)
 800bae6:	4682      	mov	sl, r0
 800bae8:	468b      	mov	fp, r1
 800baea:	4640      	mov	r0, r8
 800baec:	4649      	mov	r1, r9
 800baee:	2200      	movs	r2, #0
 800baf0:	f7f4 fdaa 	bl	8000648 <__aeabi_dmul>
 800baf4:	4680      	mov	r8, r0
 800baf6:	4689      	mov	r9, r1
 800baf8:	e7c6      	b.n	800ba88 <_dtoa_r+0x510>
 800bafa:	4650      	mov	r0, sl
 800bafc:	4659      	mov	r1, fp
 800bafe:	f7f4 fda3 	bl	8000648 <__aeabi_dmul>
 800bb02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb04:	9d01      	ldr	r5, [sp, #4]
 800bb06:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb08:	4682      	mov	sl, r0
 800bb0a:	468b      	mov	fp, r1
 800bb0c:	4649      	mov	r1, r9
 800bb0e:	4640      	mov	r0, r8
 800bb10:	f7f5 f84a 	bl	8000ba8 <__aeabi_d2iz>
 800bb14:	4606      	mov	r6, r0
 800bb16:	f7f4 fd2d 	bl	8000574 <__aeabi_i2d>
 800bb1a:	3630      	adds	r6, #48	; 0x30
 800bb1c:	4602      	mov	r2, r0
 800bb1e:	460b      	mov	r3, r1
 800bb20:	4640      	mov	r0, r8
 800bb22:	4649      	mov	r1, r9
 800bb24:	f7f4 fbd8 	bl	80002d8 <__aeabi_dsub>
 800bb28:	f805 6b01 	strb.w	r6, [r5], #1
 800bb2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bb2e:	429d      	cmp	r5, r3
 800bb30:	4680      	mov	r8, r0
 800bb32:	4689      	mov	r9, r1
 800bb34:	f04f 0200 	mov.w	r2, #0
 800bb38:	d124      	bne.n	800bb84 <_dtoa_r+0x60c>
 800bb3a:	4b1b      	ldr	r3, [pc, #108]	; (800bba8 <_dtoa_r+0x630>)
 800bb3c:	4650      	mov	r0, sl
 800bb3e:	4659      	mov	r1, fp
 800bb40:	f7f4 fbcc 	bl	80002dc <__adddf3>
 800bb44:	4602      	mov	r2, r0
 800bb46:	460b      	mov	r3, r1
 800bb48:	4640      	mov	r0, r8
 800bb4a:	4649      	mov	r1, r9
 800bb4c:	f7f5 f80c 	bl	8000b68 <__aeabi_dcmpgt>
 800bb50:	2800      	cmp	r0, #0
 800bb52:	d173      	bne.n	800bc3c <_dtoa_r+0x6c4>
 800bb54:	4652      	mov	r2, sl
 800bb56:	465b      	mov	r3, fp
 800bb58:	4913      	ldr	r1, [pc, #76]	; (800bba8 <_dtoa_r+0x630>)
 800bb5a:	2000      	movs	r0, #0
 800bb5c:	f7f4 fbbc 	bl	80002d8 <__aeabi_dsub>
 800bb60:	4602      	mov	r2, r0
 800bb62:	460b      	mov	r3, r1
 800bb64:	4640      	mov	r0, r8
 800bb66:	4649      	mov	r1, r9
 800bb68:	f7f4 ffe0 	bl	8000b2c <__aeabi_dcmplt>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	f43f af35 	beq.w	800b9dc <_dtoa_r+0x464>
 800bb72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800bb74:	1e6b      	subs	r3, r5, #1
 800bb76:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bb7c:	2b30      	cmp	r3, #48	; 0x30
 800bb7e:	d0f8      	beq.n	800bb72 <_dtoa_r+0x5fa>
 800bb80:	9700      	str	r7, [sp, #0]
 800bb82:	e049      	b.n	800bc18 <_dtoa_r+0x6a0>
 800bb84:	4b05      	ldr	r3, [pc, #20]	; (800bb9c <_dtoa_r+0x624>)
 800bb86:	f7f4 fd5f 	bl	8000648 <__aeabi_dmul>
 800bb8a:	4680      	mov	r8, r0
 800bb8c:	4689      	mov	r9, r1
 800bb8e:	e7bd      	b.n	800bb0c <_dtoa_r+0x594>
 800bb90:	0800ef60 	.word	0x0800ef60
 800bb94:	0800ef38 	.word	0x0800ef38
 800bb98:	3ff00000 	.word	0x3ff00000
 800bb9c:	40240000 	.word	0x40240000
 800bba0:	401c0000 	.word	0x401c0000
 800bba4:	40140000 	.word	0x40140000
 800bba8:	3fe00000 	.word	0x3fe00000
 800bbac:	9d01      	ldr	r5, [sp, #4]
 800bbae:	4656      	mov	r6, sl
 800bbb0:	465f      	mov	r7, fp
 800bbb2:	4642      	mov	r2, r8
 800bbb4:	464b      	mov	r3, r9
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	4639      	mov	r1, r7
 800bbba:	f7f4 fe6f 	bl	800089c <__aeabi_ddiv>
 800bbbe:	f7f4 fff3 	bl	8000ba8 <__aeabi_d2iz>
 800bbc2:	4682      	mov	sl, r0
 800bbc4:	f7f4 fcd6 	bl	8000574 <__aeabi_i2d>
 800bbc8:	4642      	mov	r2, r8
 800bbca:	464b      	mov	r3, r9
 800bbcc:	f7f4 fd3c 	bl	8000648 <__aeabi_dmul>
 800bbd0:	4602      	mov	r2, r0
 800bbd2:	460b      	mov	r3, r1
 800bbd4:	4630      	mov	r0, r6
 800bbd6:	4639      	mov	r1, r7
 800bbd8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800bbdc:	f7f4 fb7c 	bl	80002d8 <__aeabi_dsub>
 800bbe0:	f805 6b01 	strb.w	r6, [r5], #1
 800bbe4:	9e01      	ldr	r6, [sp, #4]
 800bbe6:	9f03      	ldr	r7, [sp, #12]
 800bbe8:	1bae      	subs	r6, r5, r6
 800bbea:	42b7      	cmp	r7, r6
 800bbec:	4602      	mov	r2, r0
 800bbee:	460b      	mov	r3, r1
 800bbf0:	d135      	bne.n	800bc5e <_dtoa_r+0x6e6>
 800bbf2:	f7f4 fb73 	bl	80002dc <__adddf3>
 800bbf6:	4642      	mov	r2, r8
 800bbf8:	464b      	mov	r3, r9
 800bbfa:	4606      	mov	r6, r0
 800bbfc:	460f      	mov	r7, r1
 800bbfe:	f7f4 ffb3 	bl	8000b68 <__aeabi_dcmpgt>
 800bc02:	b9d0      	cbnz	r0, 800bc3a <_dtoa_r+0x6c2>
 800bc04:	4642      	mov	r2, r8
 800bc06:	464b      	mov	r3, r9
 800bc08:	4630      	mov	r0, r6
 800bc0a:	4639      	mov	r1, r7
 800bc0c:	f7f4 ff84 	bl	8000b18 <__aeabi_dcmpeq>
 800bc10:	b110      	cbz	r0, 800bc18 <_dtoa_r+0x6a0>
 800bc12:	f01a 0f01 	tst.w	sl, #1
 800bc16:	d110      	bne.n	800bc3a <_dtoa_r+0x6c2>
 800bc18:	4620      	mov	r0, r4
 800bc1a:	ee18 1a10 	vmov	r1, s16
 800bc1e:	f000 fae5 	bl	800c1ec <_Bfree>
 800bc22:	2300      	movs	r3, #0
 800bc24:	9800      	ldr	r0, [sp, #0]
 800bc26:	702b      	strb	r3, [r5, #0]
 800bc28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc2a:	3001      	adds	r0, #1
 800bc2c:	6018      	str	r0, [r3, #0]
 800bc2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	f43f acf1 	beq.w	800b618 <_dtoa_r+0xa0>
 800bc36:	601d      	str	r5, [r3, #0]
 800bc38:	e4ee      	b.n	800b618 <_dtoa_r+0xa0>
 800bc3a:	9f00      	ldr	r7, [sp, #0]
 800bc3c:	462b      	mov	r3, r5
 800bc3e:	461d      	mov	r5, r3
 800bc40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc44:	2a39      	cmp	r2, #57	; 0x39
 800bc46:	d106      	bne.n	800bc56 <_dtoa_r+0x6de>
 800bc48:	9a01      	ldr	r2, [sp, #4]
 800bc4a:	429a      	cmp	r2, r3
 800bc4c:	d1f7      	bne.n	800bc3e <_dtoa_r+0x6c6>
 800bc4e:	9901      	ldr	r1, [sp, #4]
 800bc50:	2230      	movs	r2, #48	; 0x30
 800bc52:	3701      	adds	r7, #1
 800bc54:	700a      	strb	r2, [r1, #0]
 800bc56:	781a      	ldrb	r2, [r3, #0]
 800bc58:	3201      	adds	r2, #1
 800bc5a:	701a      	strb	r2, [r3, #0]
 800bc5c:	e790      	b.n	800bb80 <_dtoa_r+0x608>
 800bc5e:	4ba6      	ldr	r3, [pc, #664]	; (800bef8 <_dtoa_r+0x980>)
 800bc60:	2200      	movs	r2, #0
 800bc62:	f7f4 fcf1 	bl	8000648 <__aeabi_dmul>
 800bc66:	2200      	movs	r2, #0
 800bc68:	2300      	movs	r3, #0
 800bc6a:	4606      	mov	r6, r0
 800bc6c:	460f      	mov	r7, r1
 800bc6e:	f7f4 ff53 	bl	8000b18 <__aeabi_dcmpeq>
 800bc72:	2800      	cmp	r0, #0
 800bc74:	d09d      	beq.n	800bbb2 <_dtoa_r+0x63a>
 800bc76:	e7cf      	b.n	800bc18 <_dtoa_r+0x6a0>
 800bc78:	9a08      	ldr	r2, [sp, #32]
 800bc7a:	2a00      	cmp	r2, #0
 800bc7c:	f000 80d7 	beq.w	800be2e <_dtoa_r+0x8b6>
 800bc80:	9a06      	ldr	r2, [sp, #24]
 800bc82:	2a01      	cmp	r2, #1
 800bc84:	f300 80ba 	bgt.w	800bdfc <_dtoa_r+0x884>
 800bc88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc8a:	2a00      	cmp	r2, #0
 800bc8c:	f000 80b2 	beq.w	800bdf4 <_dtoa_r+0x87c>
 800bc90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bc94:	9e07      	ldr	r6, [sp, #28]
 800bc96:	9d04      	ldr	r5, [sp, #16]
 800bc98:	9a04      	ldr	r2, [sp, #16]
 800bc9a:	441a      	add	r2, r3
 800bc9c:	9204      	str	r2, [sp, #16]
 800bc9e:	9a05      	ldr	r2, [sp, #20]
 800bca0:	2101      	movs	r1, #1
 800bca2:	441a      	add	r2, r3
 800bca4:	4620      	mov	r0, r4
 800bca6:	9205      	str	r2, [sp, #20]
 800bca8:	f000 fb58 	bl	800c35c <__i2b>
 800bcac:	4607      	mov	r7, r0
 800bcae:	2d00      	cmp	r5, #0
 800bcb0:	dd0c      	ble.n	800bccc <_dtoa_r+0x754>
 800bcb2:	9b05      	ldr	r3, [sp, #20]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	dd09      	ble.n	800bccc <_dtoa_r+0x754>
 800bcb8:	42ab      	cmp	r3, r5
 800bcba:	9a04      	ldr	r2, [sp, #16]
 800bcbc:	bfa8      	it	ge
 800bcbe:	462b      	movge	r3, r5
 800bcc0:	1ad2      	subs	r2, r2, r3
 800bcc2:	9204      	str	r2, [sp, #16]
 800bcc4:	9a05      	ldr	r2, [sp, #20]
 800bcc6:	1aed      	subs	r5, r5, r3
 800bcc8:	1ad3      	subs	r3, r2, r3
 800bcca:	9305      	str	r3, [sp, #20]
 800bccc:	9b07      	ldr	r3, [sp, #28]
 800bcce:	b31b      	cbz	r3, 800bd18 <_dtoa_r+0x7a0>
 800bcd0:	9b08      	ldr	r3, [sp, #32]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	f000 80af 	beq.w	800be36 <_dtoa_r+0x8be>
 800bcd8:	2e00      	cmp	r6, #0
 800bcda:	dd13      	ble.n	800bd04 <_dtoa_r+0x78c>
 800bcdc:	4639      	mov	r1, r7
 800bcde:	4632      	mov	r2, r6
 800bce0:	4620      	mov	r0, r4
 800bce2:	f000 fbfb 	bl	800c4dc <__pow5mult>
 800bce6:	ee18 2a10 	vmov	r2, s16
 800bcea:	4601      	mov	r1, r0
 800bcec:	4607      	mov	r7, r0
 800bcee:	4620      	mov	r0, r4
 800bcf0:	f000 fb4a 	bl	800c388 <__multiply>
 800bcf4:	ee18 1a10 	vmov	r1, s16
 800bcf8:	4680      	mov	r8, r0
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	f000 fa76 	bl	800c1ec <_Bfree>
 800bd00:	ee08 8a10 	vmov	s16, r8
 800bd04:	9b07      	ldr	r3, [sp, #28]
 800bd06:	1b9a      	subs	r2, r3, r6
 800bd08:	d006      	beq.n	800bd18 <_dtoa_r+0x7a0>
 800bd0a:	ee18 1a10 	vmov	r1, s16
 800bd0e:	4620      	mov	r0, r4
 800bd10:	f000 fbe4 	bl	800c4dc <__pow5mult>
 800bd14:	ee08 0a10 	vmov	s16, r0
 800bd18:	2101      	movs	r1, #1
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	f000 fb1e 	bl	800c35c <__i2b>
 800bd20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	4606      	mov	r6, r0
 800bd26:	f340 8088 	ble.w	800be3a <_dtoa_r+0x8c2>
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	4601      	mov	r1, r0
 800bd2e:	4620      	mov	r0, r4
 800bd30:	f000 fbd4 	bl	800c4dc <__pow5mult>
 800bd34:	9b06      	ldr	r3, [sp, #24]
 800bd36:	2b01      	cmp	r3, #1
 800bd38:	4606      	mov	r6, r0
 800bd3a:	f340 8081 	ble.w	800be40 <_dtoa_r+0x8c8>
 800bd3e:	f04f 0800 	mov.w	r8, #0
 800bd42:	6933      	ldr	r3, [r6, #16]
 800bd44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800bd48:	6918      	ldr	r0, [r3, #16]
 800bd4a:	f000 fab7 	bl	800c2bc <__hi0bits>
 800bd4e:	f1c0 0020 	rsb	r0, r0, #32
 800bd52:	9b05      	ldr	r3, [sp, #20]
 800bd54:	4418      	add	r0, r3
 800bd56:	f010 001f 	ands.w	r0, r0, #31
 800bd5a:	f000 8092 	beq.w	800be82 <_dtoa_r+0x90a>
 800bd5e:	f1c0 0320 	rsb	r3, r0, #32
 800bd62:	2b04      	cmp	r3, #4
 800bd64:	f340 808a 	ble.w	800be7c <_dtoa_r+0x904>
 800bd68:	f1c0 001c 	rsb	r0, r0, #28
 800bd6c:	9b04      	ldr	r3, [sp, #16]
 800bd6e:	4403      	add	r3, r0
 800bd70:	9304      	str	r3, [sp, #16]
 800bd72:	9b05      	ldr	r3, [sp, #20]
 800bd74:	4403      	add	r3, r0
 800bd76:	4405      	add	r5, r0
 800bd78:	9305      	str	r3, [sp, #20]
 800bd7a:	9b04      	ldr	r3, [sp, #16]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	dd07      	ble.n	800bd90 <_dtoa_r+0x818>
 800bd80:	ee18 1a10 	vmov	r1, s16
 800bd84:	461a      	mov	r2, r3
 800bd86:	4620      	mov	r0, r4
 800bd88:	f000 fc02 	bl	800c590 <__lshift>
 800bd8c:	ee08 0a10 	vmov	s16, r0
 800bd90:	9b05      	ldr	r3, [sp, #20]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	dd05      	ble.n	800bda2 <_dtoa_r+0x82a>
 800bd96:	4631      	mov	r1, r6
 800bd98:	461a      	mov	r2, r3
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	f000 fbf8 	bl	800c590 <__lshift>
 800bda0:	4606      	mov	r6, r0
 800bda2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d06e      	beq.n	800be86 <_dtoa_r+0x90e>
 800bda8:	ee18 0a10 	vmov	r0, s16
 800bdac:	4631      	mov	r1, r6
 800bdae:	f000 fc5f 	bl	800c670 <__mcmp>
 800bdb2:	2800      	cmp	r0, #0
 800bdb4:	da67      	bge.n	800be86 <_dtoa_r+0x90e>
 800bdb6:	9b00      	ldr	r3, [sp, #0]
 800bdb8:	3b01      	subs	r3, #1
 800bdba:	ee18 1a10 	vmov	r1, s16
 800bdbe:	9300      	str	r3, [sp, #0]
 800bdc0:	220a      	movs	r2, #10
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	f000 fa33 	bl	800c230 <__multadd>
 800bdca:	9b08      	ldr	r3, [sp, #32]
 800bdcc:	ee08 0a10 	vmov	s16, r0
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	f000 81b1 	beq.w	800c138 <_dtoa_r+0xbc0>
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	4639      	mov	r1, r7
 800bdda:	220a      	movs	r2, #10
 800bddc:	4620      	mov	r0, r4
 800bdde:	f000 fa27 	bl	800c230 <__multadd>
 800bde2:	9b02      	ldr	r3, [sp, #8]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	4607      	mov	r7, r0
 800bde8:	f300 808e 	bgt.w	800bf08 <_dtoa_r+0x990>
 800bdec:	9b06      	ldr	r3, [sp, #24]
 800bdee:	2b02      	cmp	r3, #2
 800bdf0:	dc51      	bgt.n	800be96 <_dtoa_r+0x91e>
 800bdf2:	e089      	b.n	800bf08 <_dtoa_r+0x990>
 800bdf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bdf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bdfa:	e74b      	b.n	800bc94 <_dtoa_r+0x71c>
 800bdfc:	9b03      	ldr	r3, [sp, #12]
 800bdfe:	1e5e      	subs	r6, r3, #1
 800be00:	9b07      	ldr	r3, [sp, #28]
 800be02:	42b3      	cmp	r3, r6
 800be04:	bfbf      	itttt	lt
 800be06:	9b07      	ldrlt	r3, [sp, #28]
 800be08:	9607      	strlt	r6, [sp, #28]
 800be0a:	1af2      	sublt	r2, r6, r3
 800be0c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800be0e:	bfb6      	itet	lt
 800be10:	189b      	addlt	r3, r3, r2
 800be12:	1b9e      	subge	r6, r3, r6
 800be14:	930a      	strlt	r3, [sp, #40]	; 0x28
 800be16:	9b03      	ldr	r3, [sp, #12]
 800be18:	bfb8      	it	lt
 800be1a:	2600      	movlt	r6, #0
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	bfb7      	itett	lt
 800be20:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800be24:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800be28:	1a9d      	sublt	r5, r3, r2
 800be2a:	2300      	movlt	r3, #0
 800be2c:	e734      	b.n	800bc98 <_dtoa_r+0x720>
 800be2e:	9e07      	ldr	r6, [sp, #28]
 800be30:	9d04      	ldr	r5, [sp, #16]
 800be32:	9f08      	ldr	r7, [sp, #32]
 800be34:	e73b      	b.n	800bcae <_dtoa_r+0x736>
 800be36:	9a07      	ldr	r2, [sp, #28]
 800be38:	e767      	b.n	800bd0a <_dtoa_r+0x792>
 800be3a:	9b06      	ldr	r3, [sp, #24]
 800be3c:	2b01      	cmp	r3, #1
 800be3e:	dc18      	bgt.n	800be72 <_dtoa_r+0x8fa>
 800be40:	f1ba 0f00 	cmp.w	sl, #0
 800be44:	d115      	bne.n	800be72 <_dtoa_r+0x8fa>
 800be46:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be4a:	b993      	cbnz	r3, 800be72 <_dtoa_r+0x8fa>
 800be4c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800be50:	0d1b      	lsrs	r3, r3, #20
 800be52:	051b      	lsls	r3, r3, #20
 800be54:	b183      	cbz	r3, 800be78 <_dtoa_r+0x900>
 800be56:	9b04      	ldr	r3, [sp, #16]
 800be58:	3301      	adds	r3, #1
 800be5a:	9304      	str	r3, [sp, #16]
 800be5c:	9b05      	ldr	r3, [sp, #20]
 800be5e:	3301      	adds	r3, #1
 800be60:	9305      	str	r3, [sp, #20]
 800be62:	f04f 0801 	mov.w	r8, #1
 800be66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be68:	2b00      	cmp	r3, #0
 800be6a:	f47f af6a 	bne.w	800bd42 <_dtoa_r+0x7ca>
 800be6e:	2001      	movs	r0, #1
 800be70:	e76f      	b.n	800bd52 <_dtoa_r+0x7da>
 800be72:	f04f 0800 	mov.w	r8, #0
 800be76:	e7f6      	b.n	800be66 <_dtoa_r+0x8ee>
 800be78:	4698      	mov	r8, r3
 800be7a:	e7f4      	b.n	800be66 <_dtoa_r+0x8ee>
 800be7c:	f43f af7d 	beq.w	800bd7a <_dtoa_r+0x802>
 800be80:	4618      	mov	r0, r3
 800be82:	301c      	adds	r0, #28
 800be84:	e772      	b.n	800bd6c <_dtoa_r+0x7f4>
 800be86:	9b03      	ldr	r3, [sp, #12]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	dc37      	bgt.n	800befc <_dtoa_r+0x984>
 800be8c:	9b06      	ldr	r3, [sp, #24]
 800be8e:	2b02      	cmp	r3, #2
 800be90:	dd34      	ble.n	800befc <_dtoa_r+0x984>
 800be92:	9b03      	ldr	r3, [sp, #12]
 800be94:	9302      	str	r3, [sp, #8]
 800be96:	9b02      	ldr	r3, [sp, #8]
 800be98:	b96b      	cbnz	r3, 800beb6 <_dtoa_r+0x93e>
 800be9a:	4631      	mov	r1, r6
 800be9c:	2205      	movs	r2, #5
 800be9e:	4620      	mov	r0, r4
 800bea0:	f000 f9c6 	bl	800c230 <__multadd>
 800bea4:	4601      	mov	r1, r0
 800bea6:	4606      	mov	r6, r0
 800bea8:	ee18 0a10 	vmov	r0, s16
 800beac:	f000 fbe0 	bl	800c670 <__mcmp>
 800beb0:	2800      	cmp	r0, #0
 800beb2:	f73f adbb 	bgt.w	800ba2c <_dtoa_r+0x4b4>
 800beb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beb8:	9d01      	ldr	r5, [sp, #4]
 800beba:	43db      	mvns	r3, r3
 800bebc:	9300      	str	r3, [sp, #0]
 800bebe:	f04f 0800 	mov.w	r8, #0
 800bec2:	4631      	mov	r1, r6
 800bec4:	4620      	mov	r0, r4
 800bec6:	f000 f991 	bl	800c1ec <_Bfree>
 800beca:	2f00      	cmp	r7, #0
 800becc:	f43f aea4 	beq.w	800bc18 <_dtoa_r+0x6a0>
 800bed0:	f1b8 0f00 	cmp.w	r8, #0
 800bed4:	d005      	beq.n	800bee2 <_dtoa_r+0x96a>
 800bed6:	45b8      	cmp	r8, r7
 800bed8:	d003      	beq.n	800bee2 <_dtoa_r+0x96a>
 800beda:	4641      	mov	r1, r8
 800bedc:	4620      	mov	r0, r4
 800bede:	f000 f985 	bl	800c1ec <_Bfree>
 800bee2:	4639      	mov	r1, r7
 800bee4:	4620      	mov	r0, r4
 800bee6:	f000 f981 	bl	800c1ec <_Bfree>
 800beea:	e695      	b.n	800bc18 <_dtoa_r+0x6a0>
 800beec:	2600      	movs	r6, #0
 800beee:	4637      	mov	r7, r6
 800bef0:	e7e1      	b.n	800beb6 <_dtoa_r+0x93e>
 800bef2:	9700      	str	r7, [sp, #0]
 800bef4:	4637      	mov	r7, r6
 800bef6:	e599      	b.n	800ba2c <_dtoa_r+0x4b4>
 800bef8:	40240000 	.word	0x40240000
 800befc:	9b08      	ldr	r3, [sp, #32]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	f000 80ca 	beq.w	800c098 <_dtoa_r+0xb20>
 800bf04:	9b03      	ldr	r3, [sp, #12]
 800bf06:	9302      	str	r3, [sp, #8]
 800bf08:	2d00      	cmp	r5, #0
 800bf0a:	dd05      	ble.n	800bf18 <_dtoa_r+0x9a0>
 800bf0c:	4639      	mov	r1, r7
 800bf0e:	462a      	mov	r2, r5
 800bf10:	4620      	mov	r0, r4
 800bf12:	f000 fb3d 	bl	800c590 <__lshift>
 800bf16:	4607      	mov	r7, r0
 800bf18:	f1b8 0f00 	cmp.w	r8, #0
 800bf1c:	d05b      	beq.n	800bfd6 <_dtoa_r+0xa5e>
 800bf1e:	6879      	ldr	r1, [r7, #4]
 800bf20:	4620      	mov	r0, r4
 800bf22:	f000 f923 	bl	800c16c <_Balloc>
 800bf26:	4605      	mov	r5, r0
 800bf28:	b928      	cbnz	r0, 800bf36 <_dtoa_r+0x9be>
 800bf2a:	4b87      	ldr	r3, [pc, #540]	; (800c148 <_dtoa_r+0xbd0>)
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bf32:	f7ff bb3b 	b.w	800b5ac <_dtoa_r+0x34>
 800bf36:	693a      	ldr	r2, [r7, #16]
 800bf38:	3202      	adds	r2, #2
 800bf3a:	0092      	lsls	r2, r2, #2
 800bf3c:	f107 010c 	add.w	r1, r7, #12
 800bf40:	300c      	adds	r0, #12
 800bf42:	f7fe fde5 	bl	800ab10 <memcpy>
 800bf46:	2201      	movs	r2, #1
 800bf48:	4629      	mov	r1, r5
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	f000 fb20 	bl	800c590 <__lshift>
 800bf50:	9b01      	ldr	r3, [sp, #4]
 800bf52:	f103 0901 	add.w	r9, r3, #1
 800bf56:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800bf5a:	4413      	add	r3, r2
 800bf5c:	9305      	str	r3, [sp, #20]
 800bf5e:	f00a 0301 	and.w	r3, sl, #1
 800bf62:	46b8      	mov	r8, r7
 800bf64:	9304      	str	r3, [sp, #16]
 800bf66:	4607      	mov	r7, r0
 800bf68:	4631      	mov	r1, r6
 800bf6a:	ee18 0a10 	vmov	r0, s16
 800bf6e:	f7ff fa77 	bl	800b460 <quorem>
 800bf72:	4641      	mov	r1, r8
 800bf74:	9002      	str	r0, [sp, #8]
 800bf76:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bf7a:	ee18 0a10 	vmov	r0, s16
 800bf7e:	f000 fb77 	bl	800c670 <__mcmp>
 800bf82:	463a      	mov	r2, r7
 800bf84:	9003      	str	r0, [sp, #12]
 800bf86:	4631      	mov	r1, r6
 800bf88:	4620      	mov	r0, r4
 800bf8a:	f000 fb8d 	bl	800c6a8 <__mdiff>
 800bf8e:	68c2      	ldr	r2, [r0, #12]
 800bf90:	f109 3bff 	add.w	fp, r9, #4294967295
 800bf94:	4605      	mov	r5, r0
 800bf96:	bb02      	cbnz	r2, 800bfda <_dtoa_r+0xa62>
 800bf98:	4601      	mov	r1, r0
 800bf9a:	ee18 0a10 	vmov	r0, s16
 800bf9e:	f000 fb67 	bl	800c670 <__mcmp>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	4629      	mov	r1, r5
 800bfa6:	4620      	mov	r0, r4
 800bfa8:	9207      	str	r2, [sp, #28]
 800bfaa:	f000 f91f 	bl	800c1ec <_Bfree>
 800bfae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800bfb2:	ea43 0102 	orr.w	r1, r3, r2
 800bfb6:	9b04      	ldr	r3, [sp, #16]
 800bfb8:	430b      	orrs	r3, r1
 800bfba:	464d      	mov	r5, r9
 800bfbc:	d10f      	bne.n	800bfde <_dtoa_r+0xa66>
 800bfbe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bfc2:	d02a      	beq.n	800c01a <_dtoa_r+0xaa2>
 800bfc4:	9b03      	ldr	r3, [sp, #12]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	dd02      	ble.n	800bfd0 <_dtoa_r+0xa58>
 800bfca:	9b02      	ldr	r3, [sp, #8]
 800bfcc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800bfd0:	f88b a000 	strb.w	sl, [fp]
 800bfd4:	e775      	b.n	800bec2 <_dtoa_r+0x94a>
 800bfd6:	4638      	mov	r0, r7
 800bfd8:	e7ba      	b.n	800bf50 <_dtoa_r+0x9d8>
 800bfda:	2201      	movs	r2, #1
 800bfdc:	e7e2      	b.n	800bfa4 <_dtoa_r+0xa2c>
 800bfde:	9b03      	ldr	r3, [sp, #12]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	db04      	blt.n	800bfee <_dtoa_r+0xa76>
 800bfe4:	9906      	ldr	r1, [sp, #24]
 800bfe6:	430b      	orrs	r3, r1
 800bfe8:	9904      	ldr	r1, [sp, #16]
 800bfea:	430b      	orrs	r3, r1
 800bfec:	d122      	bne.n	800c034 <_dtoa_r+0xabc>
 800bfee:	2a00      	cmp	r2, #0
 800bff0:	ddee      	ble.n	800bfd0 <_dtoa_r+0xa58>
 800bff2:	ee18 1a10 	vmov	r1, s16
 800bff6:	2201      	movs	r2, #1
 800bff8:	4620      	mov	r0, r4
 800bffa:	f000 fac9 	bl	800c590 <__lshift>
 800bffe:	4631      	mov	r1, r6
 800c000:	ee08 0a10 	vmov	s16, r0
 800c004:	f000 fb34 	bl	800c670 <__mcmp>
 800c008:	2800      	cmp	r0, #0
 800c00a:	dc03      	bgt.n	800c014 <_dtoa_r+0xa9c>
 800c00c:	d1e0      	bne.n	800bfd0 <_dtoa_r+0xa58>
 800c00e:	f01a 0f01 	tst.w	sl, #1
 800c012:	d0dd      	beq.n	800bfd0 <_dtoa_r+0xa58>
 800c014:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c018:	d1d7      	bne.n	800bfca <_dtoa_r+0xa52>
 800c01a:	2339      	movs	r3, #57	; 0x39
 800c01c:	f88b 3000 	strb.w	r3, [fp]
 800c020:	462b      	mov	r3, r5
 800c022:	461d      	mov	r5, r3
 800c024:	3b01      	subs	r3, #1
 800c026:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c02a:	2a39      	cmp	r2, #57	; 0x39
 800c02c:	d071      	beq.n	800c112 <_dtoa_r+0xb9a>
 800c02e:	3201      	adds	r2, #1
 800c030:	701a      	strb	r2, [r3, #0]
 800c032:	e746      	b.n	800bec2 <_dtoa_r+0x94a>
 800c034:	2a00      	cmp	r2, #0
 800c036:	dd07      	ble.n	800c048 <_dtoa_r+0xad0>
 800c038:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c03c:	d0ed      	beq.n	800c01a <_dtoa_r+0xaa2>
 800c03e:	f10a 0301 	add.w	r3, sl, #1
 800c042:	f88b 3000 	strb.w	r3, [fp]
 800c046:	e73c      	b.n	800bec2 <_dtoa_r+0x94a>
 800c048:	9b05      	ldr	r3, [sp, #20]
 800c04a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c04e:	4599      	cmp	r9, r3
 800c050:	d047      	beq.n	800c0e2 <_dtoa_r+0xb6a>
 800c052:	ee18 1a10 	vmov	r1, s16
 800c056:	2300      	movs	r3, #0
 800c058:	220a      	movs	r2, #10
 800c05a:	4620      	mov	r0, r4
 800c05c:	f000 f8e8 	bl	800c230 <__multadd>
 800c060:	45b8      	cmp	r8, r7
 800c062:	ee08 0a10 	vmov	s16, r0
 800c066:	f04f 0300 	mov.w	r3, #0
 800c06a:	f04f 020a 	mov.w	r2, #10
 800c06e:	4641      	mov	r1, r8
 800c070:	4620      	mov	r0, r4
 800c072:	d106      	bne.n	800c082 <_dtoa_r+0xb0a>
 800c074:	f000 f8dc 	bl	800c230 <__multadd>
 800c078:	4680      	mov	r8, r0
 800c07a:	4607      	mov	r7, r0
 800c07c:	f109 0901 	add.w	r9, r9, #1
 800c080:	e772      	b.n	800bf68 <_dtoa_r+0x9f0>
 800c082:	f000 f8d5 	bl	800c230 <__multadd>
 800c086:	4639      	mov	r1, r7
 800c088:	4680      	mov	r8, r0
 800c08a:	2300      	movs	r3, #0
 800c08c:	220a      	movs	r2, #10
 800c08e:	4620      	mov	r0, r4
 800c090:	f000 f8ce 	bl	800c230 <__multadd>
 800c094:	4607      	mov	r7, r0
 800c096:	e7f1      	b.n	800c07c <_dtoa_r+0xb04>
 800c098:	9b03      	ldr	r3, [sp, #12]
 800c09a:	9302      	str	r3, [sp, #8]
 800c09c:	9d01      	ldr	r5, [sp, #4]
 800c09e:	ee18 0a10 	vmov	r0, s16
 800c0a2:	4631      	mov	r1, r6
 800c0a4:	f7ff f9dc 	bl	800b460 <quorem>
 800c0a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c0ac:	9b01      	ldr	r3, [sp, #4]
 800c0ae:	f805 ab01 	strb.w	sl, [r5], #1
 800c0b2:	1aea      	subs	r2, r5, r3
 800c0b4:	9b02      	ldr	r3, [sp, #8]
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	dd09      	ble.n	800c0ce <_dtoa_r+0xb56>
 800c0ba:	ee18 1a10 	vmov	r1, s16
 800c0be:	2300      	movs	r3, #0
 800c0c0:	220a      	movs	r2, #10
 800c0c2:	4620      	mov	r0, r4
 800c0c4:	f000 f8b4 	bl	800c230 <__multadd>
 800c0c8:	ee08 0a10 	vmov	s16, r0
 800c0cc:	e7e7      	b.n	800c09e <_dtoa_r+0xb26>
 800c0ce:	9b02      	ldr	r3, [sp, #8]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	bfc8      	it	gt
 800c0d4:	461d      	movgt	r5, r3
 800c0d6:	9b01      	ldr	r3, [sp, #4]
 800c0d8:	bfd8      	it	le
 800c0da:	2501      	movle	r5, #1
 800c0dc:	441d      	add	r5, r3
 800c0de:	f04f 0800 	mov.w	r8, #0
 800c0e2:	ee18 1a10 	vmov	r1, s16
 800c0e6:	2201      	movs	r2, #1
 800c0e8:	4620      	mov	r0, r4
 800c0ea:	f000 fa51 	bl	800c590 <__lshift>
 800c0ee:	4631      	mov	r1, r6
 800c0f0:	ee08 0a10 	vmov	s16, r0
 800c0f4:	f000 fabc 	bl	800c670 <__mcmp>
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	dc91      	bgt.n	800c020 <_dtoa_r+0xaa8>
 800c0fc:	d102      	bne.n	800c104 <_dtoa_r+0xb8c>
 800c0fe:	f01a 0f01 	tst.w	sl, #1
 800c102:	d18d      	bne.n	800c020 <_dtoa_r+0xaa8>
 800c104:	462b      	mov	r3, r5
 800c106:	461d      	mov	r5, r3
 800c108:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c10c:	2a30      	cmp	r2, #48	; 0x30
 800c10e:	d0fa      	beq.n	800c106 <_dtoa_r+0xb8e>
 800c110:	e6d7      	b.n	800bec2 <_dtoa_r+0x94a>
 800c112:	9a01      	ldr	r2, [sp, #4]
 800c114:	429a      	cmp	r2, r3
 800c116:	d184      	bne.n	800c022 <_dtoa_r+0xaaa>
 800c118:	9b00      	ldr	r3, [sp, #0]
 800c11a:	3301      	adds	r3, #1
 800c11c:	9300      	str	r3, [sp, #0]
 800c11e:	2331      	movs	r3, #49	; 0x31
 800c120:	7013      	strb	r3, [r2, #0]
 800c122:	e6ce      	b.n	800bec2 <_dtoa_r+0x94a>
 800c124:	4b09      	ldr	r3, [pc, #36]	; (800c14c <_dtoa_r+0xbd4>)
 800c126:	f7ff ba95 	b.w	800b654 <_dtoa_r+0xdc>
 800c12a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	f47f aa6e 	bne.w	800b60e <_dtoa_r+0x96>
 800c132:	4b07      	ldr	r3, [pc, #28]	; (800c150 <_dtoa_r+0xbd8>)
 800c134:	f7ff ba8e 	b.w	800b654 <_dtoa_r+0xdc>
 800c138:	9b02      	ldr	r3, [sp, #8]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	dcae      	bgt.n	800c09c <_dtoa_r+0xb24>
 800c13e:	9b06      	ldr	r3, [sp, #24]
 800c140:	2b02      	cmp	r3, #2
 800c142:	f73f aea8 	bgt.w	800be96 <_dtoa_r+0x91e>
 800c146:	e7a9      	b.n	800c09c <_dtoa_r+0xb24>
 800c148:	0800eec7 	.word	0x0800eec7
 800c14c:	0800ee24 	.word	0x0800ee24
 800c150:	0800ee48 	.word	0x0800ee48

0800c154 <_localeconv_r>:
 800c154:	4800      	ldr	r0, [pc, #0]	; (800c158 <_localeconv_r+0x4>)
 800c156:	4770      	bx	lr
 800c158:	200001b8 	.word	0x200001b8

0800c15c <malloc>:
 800c15c:	4b02      	ldr	r3, [pc, #8]	; (800c168 <malloc+0xc>)
 800c15e:	4601      	mov	r1, r0
 800c160:	6818      	ldr	r0, [r3, #0]
 800c162:	f000 bc09 	b.w	800c978 <_malloc_r>
 800c166:	bf00      	nop
 800c168:	20000064 	.word	0x20000064

0800c16c <_Balloc>:
 800c16c:	b570      	push	{r4, r5, r6, lr}
 800c16e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c170:	4604      	mov	r4, r0
 800c172:	460d      	mov	r5, r1
 800c174:	b976      	cbnz	r6, 800c194 <_Balloc+0x28>
 800c176:	2010      	movs	r0, #16
 800c178:	f7ff fff0 	bl	800c15c <malloc>
 800c17c:	4602      	mov	r2, r0
 800c17e:	6260      	str	r0, [r4, #36]	; 0x24
 800c180:	b920      	cbnz	r0, 800c18c <_Balloc+0x20>
 800c182:	4b18      	ldr	r3, [pc, #96]	; (800c1e4 <_Balloc+0x78>)
 800c184:	4818      	ldr	r0, [pc, #96]	; (800c1e8 <_Balloc+0x7c>)
 800c186:	2166      	movs	r1, #102	; 0x66
 800c188:	f000 fdd6 	bl	800cd38 <__assert_func>
 800c18c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c190:	6006      	str	r6, [r0, #0]
 800c192:	60c6      	str	r6, [r0, #12]
 800c194:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c196:	68f3      	ldr	r3, [r6, #12]
 800c198:	b183      	cbz	r3, 800c1bc <_Balloc+0x50>
 800c19a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c19c:	68db      	ldr	r3, [r3, #12]
 800c19e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c1a2:	b9b8      	cbnz	r0, 800c1d4 <_Balloc+0x68>
 800c1a4:	2101      	movs	r1, #1
 800c1a6:	fa01 f605 	lsl.w	r6, r1, r5
 800c1aa:	1d72      	adds	r2, r6, #5
 800c1ac:	0092      	lsls	r2, r2, #2
 800c1ae:	4620      	mov	r0, r4
 800c1b0:	f000 fb60 	bl	800c874 <_calloc_r>
 800c1b4:	b160      	cbz	r0, 800c1d0 <_Balloc+0x64>
 800c1b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c1ba:	e00e      	b.n	800c1da <_Balloc+0x6e>
 800c1bc:	2221      	movs	r2, #33	; 0x21
 800c1be:	2104      	movs	r1, #4
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	f000 fb57 	bl	800c874 <_calloc_r>
 800c1c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1c8:	60f0      	str	r0, [r6, #12]
 800c1ca:	68db      	ldr	r3, [r3, #12]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d1e4      	bne.n	800c19a <_Balloc+0x2e>
 800c1d0:	2000      	movs	r0, #0
 800c1d2:	bd70      	pop	{r4, r5, r6, pc}
 800c1d4:	6802      	ldr	r2, [r0, #0]
 800c1d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c1da:	2300      	movs	r3, #0
 800c1dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c1e0:	e7f7      	b.n	800c1d2 <_Balloc+0x66>
 800c1e2:	bf00      	nop
 800c1e4:	0800ee55 	.word	0x0800ee55
 800c1e8:	0800eed8 	.word	0x0800eed8

0800c1ec <_Bfree>:
 800c1ec:	b570      	push	{r4, r5, r6, lr}
 800c1ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c1f0:	4605      	mov	r5, r0
 800c1f2:	460c      	mov	r4, r1
 800c1f4:	b976      	cbnz	r6, 800c214 <_Bfree+0x28>
 800c1f6:	2010      	movs	r0, #16
 800c1f8:	f7ff ffb0 	bl	800c15c <malloc>
 800c1fc:	4602      	mov	r2, r0
 800c1fe:	6268      	str	r0, [r5, #36]	; 0x24
 800c200:	b920      	cbnz	r0, 800c20c <_Bfree+0x20>
 800c202:	4b09      	ldr	r3, [pc, #36]	; (800c228 <_Bfree+0x3c>)
 800c204:	4809      	ldr	r0, [pc, #36]	; (800c22c <_Bfree+0x40>)
 800c206:	218a      	movs	r1, #138	; 0x8a
 800c208:	f000 fd96 	bl	800cd38 <__assert_func>
 800c20c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c210:	6006      	str	r6, [r0, #0]
 800c212:	60c6      	str	r6, [r0, #12]
 800c214:	b13c      	cbz	r4, 800c226 <_Bfree+0x3a>
 800c216:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c218:	6862      	ldr	r2, [r4, #4]
 800c21a:	68db      	ldr	r3, [r3, #12]
 800c21c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c220:	6021      	str	r1, [r4, #0]
 800c222:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c226:	bd70      	pop	{r4, r5, r6, pc}
 800c228:	0800ee55 	.word	0x0800ee55
 800c22c:	0800eed8 	.word	0x0800eed8

0800c230 <__multadd>:
 800c230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c234:	690d      	ldr	r5, [r1, #16]
 800c236:	4607      	mov	r7, r0
 800c238:	460c      	mov	r4, r1
 800c23a:	461e      	mov	r6, r3
 800c23c:	f101 0c14 	add.w	ip, r1, #20
 800c240:	2000      	movs	r0, #0
 800c242:	f8dc 3000 	ldr.w	r3, [ip]
 800c246:	b299      	uxth	r1, r3
 800c248:	fb02 6101 	mla	r1, r2, r1, r6
 800c24c:	0c1e      	lsrs	r6, r3, #16
 800c24e:	0c0b      	lsrs	r3, r1, #16
 800c250:	fb02 3306 	mla	r3, r2, r6, r3
 800c254:	b289      	uxth	r1, r1
 800c256:	3001      	adds	r0, #1
 800c258:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c25c:	4285      	cmp	r5, r0
 800c25e:	f84c 1b04 	str.w	r1, [ip], #4
 800c262:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c266:	dcec      	bgt.n	800c242 <__multadd+0x12>
 800c268:	b30e      	cbz	r6, 800c2ae <__multadd+0x7e>
 800c26a:	68a3      	ldr	r3, [r4, #8]
 800c26c:	42ab      	cmp	r3, r5
 800c26e:	dc19      	bgt.n	800c2a4 <__multadd+0x74>
 800c270:	6861      	ldr	r1, [r4, #4]
 800c272:	4638      	mov	r0, r7
 800c274:	3101      	adds	r1, #1
 800c276:	f7ff ff79 	bl	800c16c <_Balloc>
 800c27a:	4680      	mov	r8, r0
 800c27c:	b928      	cbnz	r0, 800c28a <__multadd+0x5a>
 800c27e:	4602      	mov	r2, r0
 800c280:	4b0c      	ldr	r3, [pc, #48]	; (800c2b4 <__multadd+0x84>)
 800c282:	480d      	ldr	r0, [pc, #52]	; (800c2b8 <__multadd+0x88>)
 800c284:	21b5      	movs	r1, #181	; 0xb5
 800c286:	f000 fd57 	bl	800cd38 <__assert_func>
 800c28a:	6922      	ldr	r2, [r4, #16]
 800c28c:	3202      	adds	r2, #2
 800c28e:	f104 010c 	add.w	r1, r4, #12
 800c292:	0092      	lsls	r2, r2, #2
 800c294:	300c      	adds	r0, #12
 800c296:	f7fe fc3b 	bl	800ab10 <memcpy>
 800c29a:	4621      	mov	r1, r4
 800c29c:	4638      	mov	r0, r7
 800c29e:	f7ff ffa5 	bl	800c1ec <_Bfree>
 800c2a2:	4644      	mov	r4, r8
 800c2a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c2a8:	3501      	adds	r5, #1
 800c2aa:	615e      	str	r6, [r3, #20]
 800c2ac:	6125      	str	r5, [r4, #16]
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2b4:	0800eec7 	.word	0x0800eec7
 800c2b8:	0800eed8 	.word	0x0800eed8

0800c2bc <__hi0bits>:
 800c2bc:	0c03      	lsrs	r3, r0, #16
 800c2be:	041b      	lsls	r3, r3, #16
 800c2c0:	b9d3      	cbnz	r3, 800c2f8 <__hi0bits+0x3c>
 800c2c2:	0400      	lsls	r0, r0, #16
 800c2c4:	2310      	movs	r3, #16
 800c2c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c2ca:	bf04      	itt	eq
 800c2cc:	0200      	lsleq	r0, r0, #8
 800c2ce:	3308      	addeq	r3, #8
 800c2d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c2d4:	bf04      	itt	eq
 800c2d6:	0100      	lsleq	r0, r0, #4
 800c2d8:	3304      	addeq	r3, #4
 800c2da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c2de:	bf04      	itt	eq
 800c2e0:	0080      	lsleq	r0, r0, #2
 800c2e2:	3302      	addeq	r3, #2
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	db05      	blt.n	800c2f4 <__hi0bits+0x38>
 800c2e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c2ec:	f103 0301 	add.w	r3, r3, #1
 800c2f0:	bf08      	it	eq
 800c2f2:	2320      	moveq	r3, #32
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	4770      	bx	lr
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	e7e4      	b.n	800c2c6 <__hi0bits+0xa>

0800c2fc <__lo0bits>:
 800c2fc:	6803      	ldr	r3, [r0, #0]
 800c2fe:	f013 0207 	ands.w	r2, r3, #7
 800c302:	4601      	mov	r1, r0
 800c304:	d00b      	beq.n	800c31e <__lo0bits+0x22>
 800c306:	07da      	lsls	r2, r3, #31
 800c308:	d423      	bmi.n	800c352 <__lo0bits+0x56>
 800c30a:	0798      	lsls	r0, r3, #30
 800c30c:	bf49      	itett	mi
 800c30e:	085b      	lsrmi	r3, r3, #1
 800c310:	089b      	lsrpl	r3, r3, #2
 800c312:	2001      	movmi	r0, #1
 800c314:	600b      	strmi	r3, [r1, #0]
 800c316:	bf5c      	itt	pl
 800c318:	600b      	strpl	r3, [r1, #0]
 800c31a:	2002      	movpl	r0, #2
 800c31c:	4770      	bx	lr
 800c31e:	b298      	uxth	r0, r3
 800c320:	b9a8      	cbnz	r0, 800c34e <__lo0bits+0x52>
 800c322:	0c1b      	lsrs	r3, r3, #16
 800c324:	2010      	movs	r0, #16
 800c326:	b2da      	uxtb	r2, r3
 800c328:	b90a      	cbnz	r2, 800c32e <__lo0bits+0x32>
 800c32a:	3008      	adds	r0, #8
 800c32c:	0a1b      	lsrs	r3, r3, #8
 800c32e:	071a      	lsls	r2, r3, #28
 800c330:	bf04      	itt	eq
 800c332:	091b      	lsreq	r3, r3, #4
 800c334:	3004      	addeq	r0, #4
 800c336:	079a      	lsls	r2, r3, #30
 800c338:	bf04      	itt	eq
 800c33a:	089b      	lsreq	r3, r3, #2
 800c33c:	3002      	addeq	r0, #2
 800c33e:	07da      	lsls	r2, r3, #31
 800c340:	d403      	bmi.n	800c34a <__lo0bits+0x4e>
 800c342:	085b      	lsrs	r3, r3, #1
 800c344:	f100 0001 	add.w	r0, r0, #1
 800c348:	d005      	beq.n	800c356 <__lo0bits+0x5a>
 800c34a:	600b      	str	r3, [r1, #0]
 800c34c:	4770      	bx	lr
 800c34e:	4610      	mov	r0, r2
 800c350:	e7e9      	b.n	800c326 <__lo0bits+0x2a>
 800c352:	2000      	movs	r0, #0
 800c354:	4770      	bx	lr
 800c356:	2020      	movs	r0, #32
 800c358:	4770      	bx	lr
	...

0800c35c <__i2b>:
 800c35c:	b510      	push	{r4, lr}
 800c35e:	460c      	mov	r4, r1
 800c360:	2101      	movs	r1, #1
 800c362:	f7ff ff03 	bl	800c16c <_Balloc>
 800c366:	4602      	mov	r2, r0
 800c368:	b928      	cbnz	r0, 800c376 <__i2b+0x1a>
 800c36a:	4b05      	ldr	r3, [pc, #20]	; (800c380 <__i2b+0x24>)
 800c36c:	4805      	ldr	r0, [pc, #20]	; (800c384 <__i2b+0x28>)
 800c36e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c372:	f000 fce1 	bl	800cd38 <__assert_func>
 800c376:	2301      	movs	r3, #1
 800c378:	6144      	str	r4, [r0, #20]
 800c37a:	6103      	str	r3, [r0, #16]
 800c37c:	bd10      	pop	{r4, pc}
 800c37e:	bf00      	nop
 800c380:	0800eec7 	.word	0x0800eec7
 800c384:	0800eed8 	.word	0x0800eed8

0800c388 <__multiply>:
 800c388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c38c:	4691      	mov	r9, r2
 800c38e:	690a      	ldr	r2, [r1, #16]
 800c390:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c394:	429a      	cmp	r2, r3
 800c396:	bfb8      	it	lt
 800c398:	460b      	movlt	r3, r1
 800c39a:	460c      	mov	r4, r1
 800c39c:	bfbc      	itt	lt
 800c39e:	464c      	movlt	r4, r9
 800c3a0:	4699      	movlt	r9, r3
 800c3a2:	6927      	ldr	r7, [r4, #16]
 800c3a4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c3a8:	68a3      	ldr	r3, [r4, #8]
 800c3aa:	6861      	ldr	r1, [r4, #4]
 800c3ac:	eb07 060a 	add.w	r6, r7, sl
 800c3b0:	42b3      	cmp	r3, r6
 800c3b2:	b085      	sub	sp, #20
 800c3b4:	bfb8      	it	lt
 800c3b6:	3101      	addlt	r1, #1
 800c3b8:	f7ff fed8 	bl	800c16c <_Balloc>
 800c3bc:	b930      	cbnz	r0, 800c3cc <__multiply+0x44>
 800c3be:	4602      	mov	r2, r0
 800c3c0:	4b44      	ldr	r3, [pc, #272]	; (800c4d4 <__multiply+0x14c>)
 800c3c2:	4845      	ldr	r0, [pc, #276]	; (800c4d8 <__multiply+0x150>)
 800c3c4:	f240 115d 	movw	r1, #349	; 0x15d
 800c3c8:	f000 fcb6 	bl	800cd38 <__assert_func>
 800c3cc:	f100 0514 	add.w	r5, r0, #20
 800c3d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c3d4:	462b      	mov	r3, r5
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	4543      	cmp	r3, r8
 800c3da:	d321      	bcc.n	800c420 <__multiply+0x98>
 800c3dc:	f104 0314 	add.w	r3, r4, #20
 800c3e0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c3e4:	f109 0314 	add.w	r3, r9, #20
 800c3e8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c3ec:	9202      	str	r2, [sp, #8]
 800c3ee:	1b3a      	subs	r2, r7, r4
 800c3f0:	3a15      	subs	r2, #21
 800c3f2:	f022 0203 	bic.w	r2, r2, #3
 800c3f6:	3204      	adds	r2, #4
 800c3f8:	f104 0115 	add.w	r1, r4, #21
 800c3fc:	428f      	cmp	r7, r1
 800c3fe:	bf38      	it	cc
 800c400:	2204      	movcc	r2, #4
 800c402:	9201      	str	r2, [sp, #4]
 800c404:	9a02      	ldr	r2, [sp, #8]
 800c406:	9303      	str	r3, [sp, #12]
 800c408:	429a      	cmp	r2, r3
 800c40a:	d80c      	bhi.n	800c426 <__multiply+0x9e>
 800c40c:	2e00      	cmp	r6, #0
 800c40e:	dd03      	ble.n	800c418 <__multiply+0x90>
 800c410:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c414:	2b00      	cmp	r3, #0
 800c416:	d05a      	beq.n	800c4ce <__multiply+0x146>
 800c418:	6106      	str	r6, [r0, #16]
 800c41a:	b005      	add	sp, #20
 800c41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c420:	f843 2b04 	str.w	r2, [r3], #4
 800c424:	e7d8      	b.n	800c3d8 <__multiply+0x50>
 800c426:	f8b3 a000 	ldrh.w	sl, [r3]
 800c42a:	f1ba 0f00 	cmp.w	sl, #0
 800c42e:	d024      	beq.n	800c47a <__multiply+0xf2>
 800c430:	f104 0e14 	add.w	lr, r4, #20
 800c434:	46a9      	mov	r9, r5
 800c436:	f04f 0c00 	mov.w	ip, #0
 800c43a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c43e:	f8d9 1000 	ldr.w	r1, [r9]
 800c442:	fa1f fb82 	uxth.w	fp, r2
 800c446:	b289      	uxth	r1, r1
 800c448:	fb0a 110b 	mla	r1, sl, fp, r1
 800c44c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c450:	f8d9 2000 	ldr.w	r2, [r9]
 800c454:	4461      	add	r1, ip
 800c456:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c45a:	fb0a c20b 	mla	r2, sl, fp, ip
 800c45e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c462:	b289      	uxth	r1, r1
 800c464:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c468:	4577      	cmp	r7, lr
 800c46a:	f849 1b04 	str.w	r1, [r9], #4
 800c46e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c472:	d8e2      	bhi.n	800c43a <__multiply+0xb2>
 800c474:	9a01      	ldr	r2, [sp, #4]
 800c476:	f845 c002 	str.w	ip, [r5, r2]
 800c47a:	9a03      	ldr	r2, [sp, #12]
 800c47c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c480:	3304      	adds	r3, #4
 800c482:	f1b9 0f00 	cmp.w	r9, #0
 800c486:	d020      	beq.n	800c4ca <__multiply+0x142>
 800c488:	6829      	ldr	r1, [r5, #0]
 800c48a:	f104 0c14 	add.w	ip, r4, #20
 800c48e:	46ae      	mov	lr, r5
 800c490:	f04f 0a00 	mov.w	sl, #0
 800c494:	f8bc b000 	ldrh.w	fp, [ip]
 800c498:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c49c:	fb09 220b 	mla	r2, r9, fp, r2
 800c4a0:	4492      	add	sl, r2
 800c4a2:	b289      	uxth	r1, r1
 800c4a4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c4a8:	f84e 1b04 	str.w	r1, [lr], #4
 800c4ac:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c4b0:	f8be 1000 	ldrh.w	r1, [lr]
 800c4b4:	0c12      	lsrs	r2, r2, #16
 800c4b6:	fb09 1102 	mla	r1, r9, r2, r1
 800c4ba:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c4be:	4567      	cmp	r7, ip
 800c4c0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c4c4:	d8e6      	bhi.n	800c494 <__multiply+0x10c>
 800c4c6:	9a01      	ldr	r2, [sp, #4]
 800c4c8:	50a9      	str	r1, [r5, r2]
 800c4ca:	3504      	adds	r5, #4
 800c4cc:	e79a      	b.n	800c404 <__multiply+0x7c>
 800c4ce:	3e01      	subs	r6, #1
 800c4d0:	e79c      	b.n	800c40c <__multiply+0x84>
 800c4d2:	bf00      	nop
 800c4d4:	0800eec7 	.word	0x0800eec7
 800c4d8:	0800eed8 	.word	0x0800eed8

0800c4dc <__pow5mult>:
 800c4dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4e0:	4615      	mov	r5, r2
 800c4e2:	f012 0203 	ands.w	r2, r2, #3
 800c4e6:	4606      	mov	r6, r0
 800c4e8:	460f      	mov	r7, r1
 800c4ea:	d007      	beq.n	800c4fc <__pow5mult+0x20>
 800c4ec:	4c25      	ldr	r4, [pc, #148]	; (800c584 <__pow5mult+0xa8>)
 800c4ee:	3a01      	subs	r2, #1
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c4f6:	f7ff fe9b 	bl	800c230 <__multadd>
 800c4fa:	4607      	mov	r7, r0
 800c4fc:	10ad      	asrs	r5, r5, #2
 800c4fe:	d03d      	beq.n	800c57c <__pow5mult+0xa0>
 800c500:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c502:	b97c      	cbnz	r4, 800c524 <__pow5mult+0x48>
 800c504:	2010      	movs	r0, #16
 800c506:	f7ff fe29 	bl	800c15c <malloc>
 800c50a:	4602      	mov	r2, r0
 800c50c:	6270      	str	r0, [r6, #36]	; 0x24
 800c50e:	b928      	cbnz	r0, 800c51c <__pow5mult+0x40>
 800c510:	4b1d      	ldr	r3, [pc, #116]	; (800c588 <__pow5mult+0xac>)
 800c512:	481e      	ldr	r0, [pc, #120]	; (800c58c <__pow5mult+0xb0>)
 800c514:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c518:	f000 fc0e 	bl	800cd38 <__assert_func>
 800c51c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c520:	6004      	str	r4, [r0, #0]
 800c522:	60c4      	str	r4, [r0, #12]
 800c524:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c528:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c52c:	b94c      	cbnz	r4, 800c542 <__pow5mult+0x66>
 800c52e:	f240 2171 	movw	r1, #625	; 0x271
 800c532:	4630      	mov	r0, r6
 800c534:	f7ff ff12 	bl	800c35c <__i2b>
 800c538:	2300      	movs	r3, #0
 800c53a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c53e:	4604      	mov	r4, r0
 800c540:	6003      	str	r3, [r0, #0]
 800c542:	f04f 0900 	mov.w	r9, #0
 800c546:	07eb      	lsls	r3, r5, #31
 800c548:	d50a      	bpl.n	800c560 <__pow5mult+0x84>
 800c54a:	4639      	mov	r1, r7
 800c54c:	4622      	mov	r2, r4
 800c54e:	4630      	mov	r0, r6
 800c550:	f7ff ff1a 	bl	800c388 <__multiply>
 800c554:	4639      	mov	r1, r7
 800c556:	4680      	mov	r8, r0
 800c558:	4630      	mov	r0, r6
 800c55a:	f7ff fe47 	bl	800c1ec <_Bfree>
 800c55e:	4647      	mov	r7, r8
 800c560:	106d      	asrs	r5, r5, #1
 800c562:	d00b      	beq.n	800c57c <__pow5mult+0xa0>
 800c564:	6820      	ldr	r0, [r4, #0]
 800c566:	b938      	cbnz	r0, 800c578 <__pow5mult+0x9c>
 800c568:	4622      	mov	r2, r4
 800c56a:	4621      	mov	r1, r4
 800c56c:	4630      	mov	r0, r6
 800c56e:	f7ff ff0b 	bl	800c388 <__multiply>
 800c572:	6020      	str	r0, [r4, #0]
 800c574:	f8c0 9000 	str.w	r9, [r0]
 800c578:	4604      	mov	r4, r0
 800c57a:	e7e4      	b.n	800c546 <__pow5mult+0x6a>
 800c57c:	4638      	mov	r0, r7
 800c57e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c582:	bf00      	nop
 800c584:	0800f028 	.word	0x0800f028
 800c588:	0800ee55 	.word	0x0800ee55
 800c58c:	0800eed8 	.word	0x0800eed8

0800c590 <__lshift>:
 800c590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c594:	460c      	mov	r4, r1
 800c596:	6849      	ldr	r1, [r1, #4]
 800c598:	6923      	ldr	r3, [r4, #16]
 800c59a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c59e:	68a3      	ldr	r3, [r4, #8]
 800c5a0:	4607      	mov	r7, r0
 800c5a2:	4691      	mov	r9, r2
 800c5a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c5a8:	f108 0601 	add.w	r6, r8, #1
 800c5ac:	42b3      	cmp	r3, r6
 800c5ae:	db0b      	blt.n	800c5c8 <__lshift+0x38>
 800c5b0:	4638      	mov	r0, r7
 800c5b2:	f7ff fddb 	bl	800c16c <_Balloc>
 800c5b6:	4605      	mov	r5, r0
 800c5b8:	b948      	cbnz	r0, 800c5ce <__lshift+0x3e>
 800c5ba:	4602      	mov	r2, r0
 800c5bc:	4b2a      	ldr	r3, [pc, #168]	; (800c668 <__lshift+0xd8>)
 800c5be:	482b      	ldr	r0, [pc, #172]	; (800c66c <__lshift+0xdc>)
 800c5c0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c5c4:	f000 fbb8 	bl	800cd38 <__assert_func>
 800c5c8:	3101      	adds	r1, #1
 800c5ca:	005b      	lsls	r3, r3, #1
 800c5cc:	e7ee      	b.n	800c5ac <__lshift+0x1c>
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	f100 0114 	add.w	r1, r0, #20
 800c5d4:	f100 0210 	add.w	r2, r0, #16
 800c5d8:	4618      	mov	r0, r3
 800c5da:	4553      	cmp	r3, sl
 800c5dc:	db37      	blt.n	800c64e <__lshift+0xbe>
 800c5de:	6920      	ldr	r0, [r4, #16]
 800c5e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c5e4:	f104 0314 	add.w	r3, r4, #20
 800c5e8:	f019 091f 	ands.w	r9, r9, #31
 800c5ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c5f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c5f4:	d02f      	beq.n	800c656 <__lshift+0xc6>
 800c5f6:	f1c9 0e20 	rsb	lr, r9, #32
 800c5fa:	468a      	mov	sl, r1
 800c5fc:	f04f 0c00 	mov.w	ip, #0
 800c600:	681a      	ldr	r2, [r3, #0]
 800c602:	fa02 f209 	lsl.w	r2, r2, r9
 800c606:	ea42 020c 	orr.w	r2, r2, ip
 800c60a:	f84a 2b04 	str.w	r2, [sl], #4
 800c60e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c612:	4298      	cmp	r0, r3
 800c614:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c618:	d8f2      	bhi.n	800c600 <__lshift+0x70>
 800c61a:	1b03      	subs	r3, r0, r4
 800c61c:	3b15      	subs	r3, #21
 800c61e:	f023 0303 	bic.w	r3, r3, #3
 800c622:	3304      	adds	r3, #4
 800c624:	f104 0215 	add.w	r2, r4, #21
 800c628:	4290      	cmp	r0, r2
 800c62a:	bf38      	it	cc
 800c62c:	2304      	movcc	r3, #4
 800c62e:	f841 c003 	str.w	ip, [r1, r3]
 800c632:	f1bc 0f00 	cmp.w	ip, #0
 800c636:	d001      	beq.n	800c63c <__lshift+0xac>
 800c638:	f108 0602 	add.w	r6, r8, #2
 800c63c:	3e01      	subs	r6, #1
 800c63e:	4638      	mov	r0, r7
 800c640:	612e      	str	r6, [r5, #16]
 800c642:	4621      	mov	r1, r4
 800c644:	f7ff fdd2 	bl	800c1ec <_Bfree>
 800c648:	4628      	mov	r0, r5
 800c64a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c64e:	f842 0f04 	str.w	r0, [r2, #4]!
 800c652:	3301      	adds	r3, #1
 800c654:	e7c1      	b.n	800c5da <__lshift+0x4a>
 800c656:	3904      	subs	r1, #4
 800c658:	f853 2b04 	ldr.w	r2, [r3], #4
 800c65c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c660:	4298      	cmp	r0, r3
 800c662:	d8f9      	bhi.n	800c658 <__lshift+0xc8>
 800c664:	e7ea      	b.n	800c63c <__lshift+0xac>
 800c666:	bf00      	nop
 800c668:	0800eec7 	.word	0x0800eec7
 800c66c:	0800eed8 	.word	0x0800eed8

0800c670 <__mcmp>:
 800c670:	b530      	push	{r4, r5, lr}
 800c672:	6902      	ldr	r2, [r0, #16]
 800c674:	690c      	ldr	r4, [r1, #16]
 800c676:	1b12      	subs	r2, r2, r4
 800c678:	d10e      	bne.n	800c698 <__mcmp+0x28>
 800c67a:	f100 0314 	add.w	r3, r0, #20
 800c67e:	3114      	adds	r1, #20
 800c680:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c684:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c688:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c68c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c690:	42a5      	cmp	r5, r4
 800c692:	d003      	beq.n	800c69c <__mcmp+0x2c>
 800c694:	d305      	bcc.n	800c6a2 <__mcmp+0x32>
 800c696:	2201      	movs	r2, #1
 800c698:	4610      	mov	r0, r2
 800c69a:	bd30      	pop	{r4, r5, pc}
 800c69c:	4283      	cmp	r3, r0
 800c69e:	d3f3      	bcc.n	800c688 <__mcmp+0x18>
 800c6a0:	e7fa      	b.n	800c698 <__mcmp+0x28>
 800c6a2:	f04f 32ff 	mov.w	r2, #4294967295
 800c6a6:	e7f7      	b.n	800c698 <__mcmp+0x28>

0800c6a8 <__mdiff>:
 800c6a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ac:	460c      	mov	r4, r1
 800c6ae:	4606      	mov	r6, r0
 800c6b0:	4611      	mov	r1, r2
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	4690      	mov	r8, r2
 800c6b6:	f7ff ffdb 	bl	800c670 <__mcmp>
 800c6ba:	1e05      	subs	r5, r0, #0
 800c6bc:	d110      	bne.n	800c6e0 <__mdiff+0x38>
 800c6be:	4629      	mov	r1, r5
 800c6c0:	4630      	mov	r0, r6
 800c6c2:	f7ff fd53 	bl	800c16c <_Balloc>
 800c6c6:	b930      	cbnz	r0, 800c6d6 <__mdiff+0x2e>
 800c6c8:	4b3a      	ldr	r3, [pc, #232]	; (800c7b4 <__mdiff+0x10c>)
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	f240 2132 	movw	r1, #562	; 0x232
 800c6d0:	4839      	ldr	r0, [pc, #228]	; (800c7b8 <__mdiff+0x110>)
 800c6d2:	f000 fb31 	bl	800cd38 <__assert_func>
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c6dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6e0:	bfa4      	itt	ge
 800c6e2:	4643      	movge	r3, r8
 800c6e4:	46a0      	movge	r8, r4
 800c6e6:	4630      	mov	r0, r6
 800c6e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c6ec:	bfa6      	itte	ge
 800c6ee:	461c      	movge	r4, r3
 800c6f0:	2500      	movge	r5, #0
 800c6f2:	2501      	movlt	r5, #1
 800c6f4:	f7ff fd3a 	bl	800c16c <_Balloc>
 800c6f8:	b920      	cbnz	r0, 800c704 <__mdiff+0x5c>
 800c6fa:	4b2e      	ldr	r3, [pc, #184]	; (800c7b4 <__mdiff+0x10c>)
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c702:	e7e5      	b.n	800c6d0 <__mdiff+0x28>
 800c704:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c708:	6926      	ldr	r6, [r4, #16]
 800c70a:	60c5      	str	r5, [r0, #12]
 800c70c:	f104 0914 	add.w	r9, r4, #20
 800c710:	f108 0514 	add.w	r5, r8, #20
 800c714:	f100 0e14 	add.w	lr, r0, #20
 800c718:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c71c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c720:	f108 0210 	add.w	r2, r8, #16
 800c724:	46f2      	mov	sl, lr
 800c726:	2100      	movs	r1, #0
 800c728:	f859 3b04 	ldr.w	r3, [r9], #4
 800c72c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c730:	fa1f f883 	uxth.w	r8, r3
 800c734:	fa11 f18b 	uxtah	r1, r1, fp
 800c738:	0c1b      	lsrs	r3, r3, #16
 800c73a:	eba1 0808 	sub.w	r8, r1, r8
 800c73e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c742:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c746:	fa1f f888 	uxth.w	r8, r8
 800c74a:	1419      	asrs	r1, r3, #16
 800c74c:	454e      	cmp	r6, r9
 800c74e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c752:	f84a 3b04 	str.w	r3, [sl], #4
 800c756:	d8e7      	bhi.n	800c728 <__mdiff+0x80>
 800c758:	1b33      	subs	r3, r6, r4
 800c75a:	3b15      	subs	r3, #21
 800c75c:	f023 0303 	bic.w	r3, r3, #3
 800c760:	3304      	adds	r3, #4
 800c762:	3415      	adds	r4, #21
 800c764:	42a6      	cmp	r6, r4
 800c766:	bf38      	it	cc
 800c768:	2304      	movcc	r3, #4
 800c76a:	441d      	add	r5, r3
 800c76c:	4473      	add	r3, lr
 800c76e:	469e      	mov	lr, r3
 800c770:	462e      	mov	r6, r5
 800c772:	4566      	cmp	r6, ip
 800c774:	d30e      	bcc.n	800c794 <__mdiff+0xec>
 800c776:	f10c 0203 	add.w	r2, ip, #3
 800c77a:	1b52      	subs	r2, r2, r5
 800c77c:	f022 0203 	bic.w	r2, r2, #3
 800c780:	3d03      	subs	r5, #3
 800c782:	45ac      	cmp	ip, r5
 800c784:	bf38      	it	cc
 800c786:	2200      	movcc	r2, #0
 800c788:	441a      	add	r2, r3
 800c78a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c78e:	b17b      	cbz	r3, 800c7b0 <__mdiff+0x108>
 800c790:	6107      	str	r7, [r0, #16]
 800c792:	e7a3      	b.n	800c6dc <__mdiff+0x34>
 800c794:	f856 8b04 	ldr.w	r8, [r6], #4
 800c798:	fa11 f288 	uxtah	r2, r1, r8
 800c79c:	1414      	asrs	r4, r2, #16
 800c79e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c7a2:	b292      	uxth	r2, r2
 800c7a4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c7a8:	f84e 2b04 	str.w	r2, [lr], #4
 800c7ac:	1421      	asrs	r1, r4, #16
 800c7ae:	e7e0      	b.n	800c772 <__mdiff+0xca>
 800c7b0:	3f01      	subs	r7, #1
 800c7b2:	e7ea      	b.n	800c78a <__mdiff+0xe2>
 800c7b4:	0800eec7 	.word	0x0800eec7
 800c7b8:	0800eed8 	.word	0x0800eed8

0800c7bc <__d2b>:
 800c7bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c7c0:	4689      	mov	r9, r1
 800c7c2:	2101      	movs	r1, #1
 800c7c4:	ec57 6b10 	vmov	r6, r7, d0
 800c7c8:	4690      	mov	r8, r2
 800c7ca:	f7ff fccf 	bl	800c16c <_Balloc>
 800c7ce:	4604      	mov	r4, r0
 800c7d0:	b930      	cbnz	r0, 800c7e0 <__d2b+0x24>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	4b25      	ldr	r3, [pc, #148]	; (800c86c <__d2b+0xb0>)
 800c7d6:	4826      	ldr	r0, [pc, #152]	; (800c870 <__d2b+0xb4>)
 800c7d8:	f240 310a 	movw	r1, #778	; 0x30a
 800c7dc:	f000 faac 	bl	800cd38 <__assert_func>
 800c7e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c7e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c7e8:	bb35      	cbnz	r5, 800c838 <__d2b+0x7c>
 800c7ea:	2e00      	cmp	r6, #0
 800c7ec:	9301      	str	r3, [sp, #4]
 800c7ee:	d028      	beq.n	800c842 <__d2b+0x86>
 800c7f0:	4668      	mov	r0, sp
 800c7f2:	9600      	str	r6, [sp, #0]
 800c7f4:	f7ff fd82 	bl	800c2fc <__lo0bits>
 800c7f8:	9900      	ldr	r1, [sp, #0]
 800c7fa:	b300      	cbz	r0, 800c83e <__d2b+0x82>
 800c7fc:	9a01      	ldr	r2, [sp, #4]
 800c7fe:	f1c0 0320 	rsb	r3, r0, #32
 800c802:	fa02 f303 	lsl.w	r3, r2, r3
 800c806:	430b      	orrs	r3, r1
 800c808:	40c2      	lsrs	r2, r0
 800c80a:	6163      	str	r3, [r4, #20]
 800c80c:	9201      	str	r2, [sp, #4]
 800c80e:	9b01      	ldr	r3, [sp, #4]
 800c810:	61a3      	str	r3, [r4, #24]
 800c812:	2b00      	cmp	r3, #0
 800c814:	bf14      	ite	ne
 800c816:	2202      	movne	r2, #2
 800c818:	2201      	moveq	r2, #1
 800c81a:	6122      	str	r2, [r4, #16]
 800c81c:	b1d5      	cbz	r5, 800c854 <__d2b+0x98>
 800c81e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c822:	4405      	add	r5, r0
 800c824:	f8c9 5000 	str.w	r5, [r9]
 800c828:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c82c:	f8c8 0000 	str.w	r0, [r8]
 800c830:	4620      	mov	r0, r4
 800c832:	b003      	add	sp, #12
 800c834:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c838:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c83c:	e7d5      	b.n	800c7ea <__d2b+0x2e>
 800c83e:	6161      	str	r1, [r4, #20]
 800c840:	e7e5      	b.n	800c80e <__d2b+0x52>
 800c842:	a801      	add	r0, sp, #4
 800c844:	f7ff fd5a 	bl	800c2fc <__lo0bits>
 800c848:	9b01      	ldr	r3, [sp, #4]
 800c84a:	6163      	str	r3, [r4, #20]
 800c84c:	2201      	movs	r2, #1
 800c84e:	6122      	str	r2, [r4, #16]
 800c850:	3020      	adds	r0, #32
 800c852:	e7e3      	b.n	800c81c <__d2b+0x60>
 800c854:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c858:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c85c:	f8c9 0000 	str.w	r0, [r9]
 800c860:	6918      	ldr	r0, [r3, #16]
 800c862:	f7ff fd2b 	bl	800c2bc <__hi0bits>
 800c866:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c86a:	e7df      	b.n	800c82c <__d2b+0x70>
 800c86c:	0800eec7 	.word	0x0800eec7
 800c870:	0800eed8 	.word	0x0800eed8

0800c874 <_calloc_r>:
 800c874:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c876:	fba1 2402 	umull	r2, r4, r1, r2
 800c87a:	b94c      	cbnz	r4, 800c890 <_calloc_r+0x1c>
 800c87c:	4611      	mov	r1, r2
 800c87e:	9201      	str	r2, [sp, #4]
 800c880:	f000 f87a 	bl	800c978 <_malloc_r>
 800c884:	9a01      	ldr	r2, [sp, #4]
 800c886:	4605      	mov	r5, r0
 800c888:	b930      	cbnz	r0, 800c898 <_calloc_r+0x24>
 800c88a:	4628      	mov	r0, r5
 800c88c:	b003      	add	sp, #12
 800c88e:	bd30      	pop	{r4, r5, pc}
 800c890:	220c      	movs	r2, #12
 800c892:	6002      	str	r2, [r0, #0]
 800c894:	2500      	movs	r5, #0
 800c896:	e7f8      	b.n	800c88a <_calloc_r+0x16>
 800c898:	4621      	mov	r1, r4
 800c89a:	f7fe f947 	bl	800ab2c <memset>
 800c89e:	e7f4      	b.n	800c88a <_calloc_r+0x16>

0800c8a0 <_free_r>:
 800c8a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c8a2:	2900      	cmp	r1, #0
 800c8a4:	d044      	beq.n	800c930 <_free_r+0x90>
 800c8a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8aa:	9001      	str	r0, [sp, #4]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	f1a1 0404 	sub.w	r4, r1, #4
 800c8b2:	bfb8      	it	lt
 800c8b4:	18e4      	addlt	r4, r4, r3
 800c8b6:	f000 fa9b 	bl	800cdf0 <__malloc_lock>
 800c8ba:	4a1e      	ldr	r2, [pc, #120]	; (800c934 <_free_r+0x94>)
 800c8bc:	9801      	ldr	r0, [sp, #4]
 800c8be:	6813      	ldr	r3, [r2, #0]
 800c8c0:	b933      	cbnz	r3, 800c8d0 <_free_r+0x30>
 800c8c2:	6063      	str	r3, [r4, #4]
 800c8c4:	6014      	str	r4, [r2, #0]
 800c8c6:	b003      	add	sp, #12
 800c8c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8cc:	f000 ba96 	b.w	800cdfc <__malloc_unlock>
 800c8d0:	42a3      	cmp	r3, r4
 800c8d2:	d908      	bls.n	800c8e6 <_free_r+0x46>
 800c8d4:	6825      	ldr	r5, [r4, #0]
 800c8d6:	1961      	adds	r1, r4, r5
 800c8d8:	428b      	cmp	r3, r1
 800c8da:	bf01      	itttt	eq
 800c8dc:	6819      	ldreq	r1, [r3, #0]
 800c8de:	685b      	ldreq	r3, [r3, #4]
 800c8e0:	1949      	addeq	r1, r1, r5
 800c8e2:	6021      	streq	r1, [r4, #0]
 800c8e4:	e7ed      	b.n	800c8c2 <_free_r+0x22>
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	685b      	ldr	r3, [r3, #4]
 800c8ea:	b10b      	cbz	r3, 800c8f0 <_free_r+0x50>
 800c8ec:	42a3      	cmp	r3, r4
 800c8ee:	d9fa      	bls.n	800c8e6 <_free_r+0x46>
 800c8f0:	6811      	ldr	r1, [r2, #0]
 800c8f2:	1855      	adds	r5, r2, r1
 800c8f4:	42a5      	cmp	r5, r4
 800c8f6:	d10b      	bne.n	800c910 <_free_r+0x70>
 800c8f8:	6824      	ldr	r4, [r4, #0]
 800c8fa:	4421      	add	r1, r4
 800c8fc:	1854      	adds	r4, r2, r1
 800c8fe:	42a3      	cmp	r3, r4
 800c900:	6011      	str	r1, [r2, #0]
 800c902:	d1e0      	bne.n	800c8c6 <_free_r+0x26>
 800c904:	681c      	ldr	r4, [r3, #0]
 800c906:	685b      	ldr	r3, [r3, #4]
 800c908:	6053      	str	r3, [r2, #4]
 800c90a:	4421      	add	r1, r4
 800c90c:	6011      	str	r1, [r2, #0]
 800c90e:	e7da      	b.n	800c8c6 <_free_r+0x26>
 800c910:	d902      	bls.n	800c918 <_free_r+0x78>
 800c912:	230c      	movs	r3, #12
 800c914:	6003      	str	r3, [r0, #0]
 800c916:	e7d6      	b.n	800c8c6 <_free_r+0x26>
 800c918:	6825      	ldr	r5, [r4, #0]
 800c91a:	1961      	adds	r1, r4, r5
 800c91c:	428b      	cmp	r3, r1
 800c91e:	bf04      	itt	eq
 800c920:	6819      	ldreq	r1, [r3, #0]
 800c922:	685b      	ldreq	r3, [r3, #4]
 800c924:	6063      	str	r3, [r4, #4]
 800c926:	bf04      	itt	eq
 800c928:	1949      	addeq	r1, r1, r5
 800c92a:	6021      	streq	r1, [r4, #0]
 800c92c:	6054      	str	r4, [r2, #4]
 800c92e:	e7ca      	b.n	800c8c6 <_free_r+0x26>
 800c930:	b003      	add	sp, #12
 800c932:	bd30      	pop	{r4, r5, pc}
 800c934:	20000900 	.word	0x20000900

0800c938 <sbrk_aligned>:
 800c938:	b570      	push	{r4, r5, r6, lr}
 800c93a:	4e0e      	ldr	r6, [pc, #56]	; (800c974 <sbrk_aligned+0x3c>)
 800c93c:	460c      	mov	r4, r1
 800c93e:	6831      	ldr	r1, [r6, #0]
 800c940:	4605      	mov	r5, r0
 800c942:	b911      	cbnz	r1, 800c94a <sbrk_aligned+0x12>
 800c944:	f000 f9e8 	bl	800cd18 <_sbrk_r>
 800c948:	6030      	str	r0, [r6, #0]
 800c94a:	4621      	mov	r1, r4
 800c94c:	4628      	mov	r0, r5
 800c94e:	f000 f9e3 	bl	800cd18 <_sbrk_r>
 800c952:	1c43      	adds	r3, r0, #1
 800c954:	d00a      	beq.n	800c96c <sbrk_aligned+0x34>
 800c956:	1cc4      	adds	r4, r0, #3
 800c958:	f024 0403 	bic.w	r4, r4, #3
 800c95c:	42a0      	cmp	r0, r4
 800c95e:	d007      	beq.n	800c970 <sbrk_aligned+0x38>
 800c960:	1a21      	subs	r1, r4, r0
 800c962:	4628      	mov	r0, r5
 800c964:	f000 f9d8 	bl	800cd18 <_sbrk_r>
 800c968:	3001      	adds	r0, #1
 800c96a:	d101      	bne.n	800c970 <sbrk_aligned+0x38>
 800c96c:	f04f 34ff 	mov.w	r4, #4294967295
 800c970:	4620      	mov	r0, r4
 800c972:	bd70      	pop	{r4, r5, r6, pc}
 800c974:	20000904 	.word	0x20000904

0800c978 <_malloc_r>:
 800c978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c97c:	1ccd      	adds	r5, r1, #3
 800c97e:	f025 0503 	bic.w	r5, r5, #3
 800c982:	3508      	adds	r5, #8
 800c984:	2d0c      	cmp	r5, #12
 800c986:	bf38      	it	cc
 800c988:	250c      	movcc	r5, #12
 800c98a:	2d00      	cmp	r5, #0
 800c98c:	4607      	mov	r7, r0
 800c98e:	db01      	blt.n	800c994 <_malloc_r+0x1c>
 800c990:	42a9      	cmp	r1, r5
 800c992:	d905      	bls.n	800c9a0 <_malloc_r+0x28>
 800c994:	230c      	movs	r3, #12
 800c996:	603b      	str	r3, [r7, #0]
 800c998:	2600      	movs	r6, #0
 800c99a:	4630      	mov	r0, r6
 800c99c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9a0:	4e2e      	ldr	r6, [pc, #184]	; (800ca5c <_malloc_r+0xe4>)
 800c9a2:	f000 fa25 	bl	800cdf0 <__malloc_lock>
 800c9a6:	6833      	ldr	r3, [r6, #0]
 800c9a8:	461c      	mov	r4, r3
 800c9aa:	bb34      	cbnz	r4, 800c9fa <_malloc_r+0x82>
 800c9ac:	4629      	mov	r1, r5
 800c9ae:	4638      	mov	r0, r7
 800c9b0:	f7ff ffc2 	bl	800c938 <sbrk_aligned>
 800c9b4:	1c43      	adds	r3, r0, #1
 800c9b6:	4604      	mov	r4, r0
 800c9b8:	d14d      	bne.n	800ca56 <_malloc_r+0xde>
 800c9ba:	6834      	ldr	r4, [r6, #0]
 800c9bc:	4626      	mov	r6, r4
 800c9be:	2e00      	cmp	r6, #0
 800c9c0:	d140      	bne.n	800ca44 <_malloc_r+0xcc>
 800c9c2:	6823      	ldr	r3, [r4, #0]
 800c9c4:	4631      	mov	r1, r6
 800c9c6:	4638      	mov	r0, r7
 800c9c8:	eb04 0803 	add.w	r8, r4, r3
 800c9cc:	f000 f9a4 	bl	800cd18 <_sbrk_r>
 800c9d0:	4580      	cmp	r8, r0
 800c9d2:	d13a      	bne.n	800ca4a <_malloc_r+0xd2>
 800c9d4:	6821      	ldr	r1, [r4, #0]
 800c9d6:	3503      	adds	r5, #3
 800c9d8:	1a6d      	subs	r5, r5, r1
 800c9da:	f025 0503 	bic.w	r5, r5, #3
 800c9de:	3508      	adds	r5, #8
 800c9e0:	2d0c      	cmp	r5, #12
 800c9e2:	bf38      	it	cc
 800c9e4:	250c      	movcc	r5, #12
 800c9e6:	4629      	mov	r1, r5
 800c9e8:	4638      	mov	r0, r7
 800c9ea:	f7ff ffa5 	bl	800c938 <sbrk_aligned>
 800c9ee:	3001      	adds	r0, #1
 800c9f0:	d02b      	beq.n	800ca4a <_malloc_r+0xd2>
 800c9f2:	6823      	ldr	r3, [r4, #0]
 800c9f4:	442b      	add	r3, r5
 800c9f6:	6023      	str	r3, [r4, #0]
 800c9f8:	e00e      	b.n	800ca18 <_malloc_r+0xa0>
 800c9fa:	6822      	ldr	r2, [r4, #0]
 800c9fc:	1b52      	subs	r2, r2, r5
 800c9fe:	d41e      	bmi.n	800ca3e <_malloc_r+0xc6>
 800ca00:	2a0b      	cmp	r2, #11
 800ca02:	d916      	bls.n	800ca32 <_malloc_r+0xba>
 800ca04:	1961      	adds	r1, r4, r5
 800ca06:	42a3      	cmp	r3, r4
 800ca08:	6025      	str	r5, [r4, #0]
 800ca0a:	bf18      	it	ne
 800ca0c:	6059      	strne	r1, [r3, #4]
 800ca0e:	6863      	ldr	r3, [r4, #4]
 800ca10:	bf08      	it	eq
 800ca12:	6031      	streq	r1, [r6, #0]
 800ca14:	5162      	str	r2, [r4, r5]
 800ca16:	604b      	str	r3, [r1, #4]
 800ca18:	4638      	mov	r0, r7
 800ca1a:	f104 060b 	add.w	r6, r4, #11
 800ca1e:	f000 f9ed 	bl	800cdfc <__malloc_unlock>
 800ca22:	f026 0607 	bic.w	r6, r6, #7
 800ca26:	1d23      	adds	r3, r4, #4
 800ca28:	1af2      	subs	r2, r6, r3
 800ca2a:	d0b6      	beq.n	800c99a <_malloc_r+0x22>
 800ca2c:	1b9b      	subs	r3, r3, r6
 800ca2e:	50a3      	str	r3, [r4, r2]
 800ca30:	e7b3      	b.n	800c99a <_malloc_r+0x22>
 800ca32:	6862      	ldr	r2, [r4, #4]
 800ca34:	42a3      	cmp	r3, r4
 800ca36:	bf0c      	ite	eq
 800ca38:	6032      	streq	r2, [r6, #0]
 800ca3a:	605a      	strne	r2, [r3, #4]
 800ca3c:	e7ec      	b.n	800ca18 <_malloc_r+0xa0>
 800ca3e:	4623      	mov	r3, r4
 800ca40:	6864      	ldr	r4, [r4, #4]
 800ca42:	e7b2      	b.n	800c9aa <_malloc_r+0x32>
 800ca44:	4634      	mov	r4, r6
 800ca46:	6876      	ldr	r6, [r6, #4]
 800ca48:	e7b9      	b.n	800c9be <_malloc_r+0x46>
 800ca4a:	230c      	movs	r3, #12
 800ca4c:	603b      	str	r3, [r7, #0]
 800ca4e:	4638      	mov	r0, r7
 800ca50:	f000 f9d4 	bl	800cdfc <__malloc_unlock>
 800ca54:	e7a1      	b.n	800c99a <_malloc_r+0x22>
 800ca56:	6025      	str	r5, [r4, #0]
 800ca58:	e7de      	b.n	800ca18 <_malloc_r+0xa0>
 800ca5a:	bf00      	nop
 800ca5c:	20000900 	.word	0x20000900

0800ca60 <__ssputs_r>:
 800ca60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca64:	688e      	ldr	r6, [r1, #8]
 800ca66:	429e      	cmp	r6, r3
 800ca68:	4682      	mov	sl, r0
 800ca6a:	460c      	mov	r4, r1
 800ca6c:	4690      	mov	r8, r2
 800ca6e:	461f      	mov	r7, r3
 800ca70:	d838      	bhi.n	800cae4 <__ssputs_r+0x84>
 800ca72:	898a      	ldrh	r2, [r1, #12]
 800ca74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ca78:	d032      	beq.n	800cae0 <__ssputs_r+0x80>
 800ca7a:	6825      	ldr	r5, [r4, #0]
 800ca7c:	6909      	ldr	r1, [r1, #16]
 800ca7e:	eba5 0901 	sub.w	r9, r5, r1
 800ca82:	6965      	ldr	r5, [r4, #20]
 800ca84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ca88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ca8c:	3301      	adds	r3, #1
 800ca8e:	444b      	add	r3, r9
 800ca90:	106d      	asrs	r5, r5, #1
 800ca92:	429d      	cmp	r5, r3
 800ca94:	bf38      	it	cc
 800ca96:	461d      	movcc	r5, r3
 800ca98:	0553      	lsls	r3, r2, #21
 800ca9a:	d531      	bpl.n	800cb00 <__ssputs_r+0xa0>
 800ca9c:	4629      	mov	r1, r5
 800ca9e:	f7ff ff6b 	bl	800c978 <_malloc_r>
 800caa2:	4606      	mov	r6, r0
 800caa4:	b950      	cbnz	r0, 800cabc <__ssputs_r+0x5c>
 800caa6:	230c      	movs	r3, #12
 800caa8:	f8ca 3000 	str.w	r3, [sl]
 800caac:	89a3      	ldrh	r3, [r4, #12]
 800caae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cab2:	81a3      	strh	r3, [r4, #12]
 800cab4:	f04f 30ff 	mov.w	r0, #4294967295
 800cab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cabc:	6921      	ldr	r1, [r4, #16]
 800cabe:	464a      	mov	r2, r9
 800cac0:	f7fe f826 	bl	800ab10 <memcpy>
 800cac4:	89a3      	ldrh	r3, [r4, #12]
 800cac6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800caca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cace:	81a3      	strh	r3, [r4, #12]
 800cad0:	6126      	str	r6, [r4, #16]
 800cad2:	6165      	str	r5, [r4, #20]
 800cad4:	444e      	add	r6, r9
 800cad6:	eba5 0509 	sub.w	r5, r5, r9
 800cada:	6026      	str	r6, [r4, #0]
 800cadc:	60a5      	str	r5, [r4, #8]
 800cade:	463e      	mov	r6, r7
 800cae0:	42be      	cmp	r6, r7
 800cae2:	d900      	bls.n	800cae6 <__ssputs_r+0x86>
 800cae4:	463e      	mov	r6, r7
 800cae6:	6820      	ldr	r0, [r4, #0]
 800cae8:	4632      	mov	r2, r6
 800caea:	4641      	mov	r1, r8
 800caec:	f000 f966 	bl	800cdbc <memmove>
 800caf0:	68a3      	ldr	r3, [r4, #8]
 800caf2:	1b9b      	subs	r3, r3, r6
 800caf4:	60a3      	str	r3, [r4, #8]
 800caf6:	6823      	ldr	r3, [r4, #0]
 800caf8:	4433      	add	r3, r6
 800cafa:	6023      	str	r3, [r4, #0]
 800cafc:	2000      	movs	r0, #0
 800cafe:	e7db      	b.n	800cab8 <__ssputs_r+0x58>
 800cb00:	462a      	mov	r2, r5
 800cb02:	f000 f981 	bl	800ce08 <_realloc_r>
 800cb06:	4606      	mov	r6, r0
 800cb08:	2800      	cmp	r0, #0
 800cb0a:	d1e1      	bne.n	800cad0 <__ssputs_r+0x70>
 800cb0c:	6921      	ldr	r1, [r4, #16]
 800cb0e:	4650      	mov	r0, sl
 800cb10:	f7ff fec6 	bl	800c8a0 <_free_r>
 800cb14:	e7c7      	b.n	800caa6 <__ssputs_r+0x46>
	...

0800cb18 <_svfiprintf_r>:
 800cb18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1c:	4698      	mov	r8, r3
 800cb1e:	898b      	ldrh	r3, [r1, #12]
 800cb20:	061b      	lsls	r3, r3, #24
 800cb22:	b09d      	sub	sp, #116	; 0x74
 800cb24:	4607      	mov	r7, r0
 800cb26:	460d      	mov	r5, r1
 800cb28:	4614      	mov	r4, r2
 800cb2a:	d50e      	bpl.n	800cb4a <_svfiprintf_r+0x32>
 800cb2c:	690b      	ldr	r3, [r1, #16]
 800cb2e:	b963      	cbnz	r3, 800cb4a <_svfiprintf_r+0x32>
 800cb30:	2140      	movs	r1, #64	; 0x40
 800cb32:	f7ff ff21 	bl	800c978 <_malloc_r>
 800cb36:	6028      	str	r0, [r5, #0]
 800cb38:	6128      	str	r0, [r5, #16]
 800cb3a:	b920      	cbnz	r0, 800cb46 <_svfiprintf_r+0x2e>
 800cb3c:	230c      	movs	r3, #12
 800cb3e:	603b      	str	r3, [r7, #0]
 800cb40:	f04f 30ff 	mov.w	r0, #4294967295
 800cb44:	e0d1      	b.n	800ccea <_svfiprintf_r+0x1d2>
 800cb46:	2340      	movs	r3, #64	; 0x40
 800cb48:	616b      	str	r3, [r5, #20]
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	9309      	str	r3, [sp, #36]	; 0x24
 800cb4e:	2320      	movs	r3, #32
 800cb50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb54:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb58:	2330      	movs	r3, #48	; 0x30
 800cb5a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cd04 <_svfiprintf_r+0x1ec>
 800cb5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb62:	f04f 0901 	mov.w	r9, #1
 800cb66:	4623      	mov	r3, r4
 800cb68:	469a      	mov	sl, r3
 800cb6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb6e:	b10a      	cbz	r2, 800cb74 <_svfiprintf_r+0x5c>
 800cb70:	2a25      	cmp	r2, #37	; 0x25
 800cb72:	d1f9      	bne.n	800cb68 <_svfiprintf_r+0x50>
 800cb74:	ebba 0b04 	subs.w	fp, sl, r4
 800cb78:	d00b      	beq.n	800cb92 <_svfiprintf_r+0x7a>
 800cb7a:	465b      	mov	r3, fp
 800cb7c:	4622      	mov	r2, r4
 800cb7e:	4629      	mov	r1, r5
 800cb80:	4638      	mov	r0, r7
 800cb82:	f7ff ff6d 	bl	800ca60 <__ssputs_r>
 800cb86:	3001      	adds	r0, #1
 800cb88:	f000 80aa 	beq.w	800cce0 <_svfiprintf_r+0x1c8>
 800cb8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb8e:	445a      	add	r2, fp
 800cb90:	9209      	str	r2, [sp, #36]	; 0x24
 800cb92:	f89a 3000 	ldrb.w	r3, [sl]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	f000 80a2 	beq.w	800cce0 <_svfiprintf_r+0x1c8>
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	f04f 32ff 	mov.w	r2, #4294967295
 800cba2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cba6:	f10a 0a01 	add.w	sl, sl, #1
 800cbaa:	9304      	str	r3, [sp, #16]
 800cbac:	9307      	str	r3, [sp, #28]
 800cbae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbb2:	931a      	str	r3, [sp, #104]	; 0x68
 800cbb4:	4654      	mov	r4, sl
 800cbb6:	2205      	movs	r2, #5
 800cbb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbbc:	4851      	ldr	r0, [pc, #324]	; (800cd04 <_svfiprintf_r+0x1ec>)
 800cbbe:	f7f3 fb37 	bl	8000230 <memchr>
 800cbc2:	9a04      	ldr	r2, [sp, #16]
 800cbc4:	b9d8      	cbnz	r0, 800cbfe <_svfiprintf_r+0xe6>
 800cbc6:	06d0      	lsls	r0, r2, #27
 800cbc8:	bf44      	itt	mi
 800cbca:	2320      	movmi	r3, #32
 800cbcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbd0:	0711      	lsls	r1, r2, #28
 800cbd2:	bf44      	itt	mi
 800cbd4:	232b      	movmi	r3, #43	; 0x2b
 800cbd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbda:	f89a 3000 	ldrb.w	r3, [sl]
 800cbde:	2b2a      	cmp	r3, #42	; 0x2a
 800cbe0:	d015      	beq.n	800cc0e <_svfiprintf_r+0xf6>
 800cbe2:	9a07      	ldr	r2, [sp, #28]
 800cbe4:	4654      	mov	r4, sl
 800cbe6:	2000      	movs	r0, #0
 800cbe8:	f04f 0c0a 	mov.w	ip, #10
 800cbec:	4621      	mov	r1, r4
 800cbee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbf2:	3b30      	subs	r3, #48	; 0x30
 800cbf4:	2b09      	cmp	r3, #9
 800cbf6:	d94e      	bls.n	800cc96 <_svfiprintf_r+0x17e>
 800cbf8:	b1b0      	cbz	r0, 800cc28 <_svfiprintf_r+0x110>
 800cbfa:	9207      	str	r2, [sp, #28]
 800cbfc:	e014      	b.n	800cc28 <_svfiprintf_r+0x110>
 800cbfe:	eba0 0308 	sub.w	r3, r0, r8
 800cc02:	fa09 f303 	lsl.w	r3, r9, r3
 800cc06:	4313      	orrs	r3, r2
 800cc08:	9304      	str	r3, [sp, #16]
 800cc0a:	46a2      	mov	sl, r4
 800cc0c:	e7d2      	b.n	800cbb4 <_svfiprintf_r+0x9c>
 800cc0e:	9b03      	ldr	r3, [sp, #12]
 800cc10:	1d19      	adds	r1, r3, #4
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	9103      	str	r1, [sp, #12]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	bfbb      	ittet	lt
 800cc1a:	425b      	neglt	r3, r3
 800cc1c:	f042 0202 	orrlt.w	r2, r2, #2
 800cc20:	9307      	strge	r3, [sp, #28]
 800cc22:	9307      	strlt	r3, [sp, #28]
 800cc24:	bfb8      	it	lt
 800cc26:	9204      	strlt	r2, [sp, #16]
 800cc28:	7823      	ldrb	r3, [r4, #0]
 800cc2a:	2b2e      	cmp	r3, #46	; 0x2e
 800cc2c:	d10c      	bne.n	800cc48 <_svfiprintf_r+0x130>
 800cc2e:	7863      	ldrb	r3, [r4, #1]
 800cc30:	2b2a      	cmp	r3, #42	; 0x2a
 800cc32:	d135      	bne.n	800cca0 <_svfiprintf_r+0x188>
 800cc34:	9b03      	ldr	r3, [sp, #12]
 800cc36:	1d1a      	adds	r2, r3, #4
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	9203      	str	r2, [sp, #12]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	bfb8      	it	lt
 800cc40:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc44:	3402      	adds	r4, #2
 800cc46:	9305      	str	r3, [sp, #20]
 800cc48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cd14 <_svfiprintf_r+0x1fc>
 800cc4c:	7821      	ldrb	r1, [r4, #0]
 800cc4e:	2203      	movs	r2, #3
 800cc50:	4650      	mov	r0, sl
 800cc52:	f7f3 faed 	bl	8000230 <memchr>
 800cc56:	b140      	cbz	r0, 800cc6a <_svfiprintf_r+0x152>
 800cc58:	2340      	movs	r3, #64	; 0x40
 800cc5a:	eba0 000a 	sub.w	r0, r0, sl
 800cc5e:	fa03 f000 	lsl.w	r0, r3, r0
 800cc62:	9b04      	ldr	r3, [sp, #16]
 800cc64:	4303      	orrs	r3, r0
 800cc66:	3401      	adds	r4, #1
 800cc68:	9304      	str	r3, [sp, #16]
 800cc6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc6e:	4826      	ldr	r0, [pc, #152]	; (800cd08 <_svfiprintf_r+0x1f0>)
 800cc70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc74:	2206      	movs	r2, #6
 800cc76:	f7f3 fadb 	bl	8000230 <memchr>
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d038      	beq.n	800ccf0 <_svfiprintf_r+0x1d8>
 800cc7e:	4b23      	ldr	r3, [pc, #140]	; (800cd0c <_svfiprintf_r+0x1f4>)
 800cc80:	bb1b      	cbnz	r3, 800ccca <_svfiprintf_r+0x1b2>
 800cc82:	9b03      	ldr	r3, [sp, #12]
 800cc84:	3307      	adds	r3, #7
 800cc86:	f023 0307 	bic.w	r3, r3, #7
 800cc8a:	3308      	adds	r3, #8
 800cc8c:	9303      	str	r3, [sp, #12]
 800cc8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc90:	4433      	add	r3, r6
 800cc92:	9309      	str	r3, [sp, #36]	; 0x24
 800cc94:	e767      	b.n	800cb66 <_svfiprintf_r+0x4e>
 800cc96:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc9a:	460c      	mov	r4, r1
 800cc9c:	2001      	movs	r0, #1
 800cc9e:	e7a5      	b.n	800cbec <_svfiprintf_r+0xd4>
 800cca0:	2300      	movs	r3, #0
 800cca2:	3401      	adds	r4, #1
 800cca4:	9305      	str	r3, [sp, #20]
 800cca6:	4619      	mov	r1, r3
 800cca8:	f04f 0c0a 	mov.w	ip, #10
 800ccac:	4620      	mov	r0, r4
 800ccae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccb2:	3a30      	subs	r2, #48	; 0x30
 800ccb4:	2a09      	cmp	r2, #9
 800ccb6:	d903      	bls.n	800ccc0 <_svfiprintf_r+0x1a8>
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d0c5      	beq.n	800cc48 <_svfiprintf_r+0x130>
 800ccbc:	9105      	str	r1, [sp, #20]
 800ccbe:	e7c3      	b.n	800cc48 <_svfiprintf_r+0x130>
 800ccc0:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccc4:	4604      	mov	r4, r0
 800ccc6:	2301      	movs	r3, #1
 800ccc8:	e7f0      	b.n	800ccac <_svfiprintf_r+0x194>
 800ccca:	ab03      	add	r3, sp, #12
 800cccc:	9300      	str	r3, [sp, #0]
 800ccce:	462a      	mov	r2, r5
 800ccd0:	4b0f      	ldr	r3, [pc, #60]	; (800cd10 <_svfiprintf_r+0x1f8>)
 800ccd2:	a904      	add	r1, sp, #16
 800ccd4:	4638      	mov	r0, r7
 800ccd6:	f7fd ffd1 	bl	800ac7c <_printf_float>
 800ccda:	1c42      	adds	r2, r0, #1
 800ccdc:	4606      	mov	r6, r0
 800ccde:	d1d6      	bne.n	800cc8e <_svfiprintf_r+0x176>
 800cce0:	89ab      	ldrh	r3, [r5, #12]
 800cce2:	065b      	lsls	r3, r3, #25
 800cce4:	f53f af2c 	bmi.w	800cb40 <_svfiprintf_r+0x28>
 800cce8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccea:	b01d      	add	sp, #116	; 0x74
 800ccec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccf0:	ab03      	add	r3, sp, #12
 800ccf2:	9300      	str	r3, [sp, #0]
 800ccf4:	462a      	mov	r2, r5
 800ccf6:	4b06      	ldr	r3, [pc, #24]	; (800cd10 <_svfiprintf_r+0x1f8>)
 800ccf8:	a904      	add	r1, sp, #16
 800ccfa:	4638      	mov	r0, r7
 800ccfc:	f7fe fa62 	bl	800b1c4 <_printf_i>
 800cd00:	e7eb      	b.n	800ccda <_svfiprintf_r+0x1c2>
 800cd02:	bf00      	nop
 800cd04:	0800f034 	.word	0x0800f034
 800cd08:	0800f03e 	.word	0x0800f03e
 800cd0c:	0800ac7d 	.word	0x0800ac7d
 800cd10:	0800ca61 	.word	0x0800ca61
 800cd14:	0800f03a 	.word	0x0800f03a

0800cd18 <_sbrk_r>:
 800cd18:	b538      	push	{r3, r4, r5, lr}
 800cd1a:	4d06      	ldr	r5, [pc, #24]	; (800cd34 <_sbrk_r+0x1c>)
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	4604      	mov	r4, r0
 800cd20:	4608      	mov	r0, r1
 800cd22:	602b      	str	r3, [r5, #0]
 800cd24:	f7f7 fd8e 	bl	8004844 <_sbrk>
 800cd28:	1c43      	adds	r3, r0, #1
 800cd2a:	d102      	bne.n	800cd32 <_sbrk_r+0x1a>
 800cd2c:	682b      	ldr	r3, [r5, #0]
 800cd2e:	b103      	cbz	r3, 800cd32 <_sbrk_r+0x1a>
 800cd30:	6023      	str	r3, [r4, #0]
 800cd32:	bd38      	pop	{r3, r4, r5, pc}
 800cd34:	20000908 	.word	0x20000908

0800cd38 <__assert_func>:
 800cd38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd3a:	4614      	mov	r4, r2
 800cd3c:	461a      	mov	r2, r3
 800cd3e:	4b09      	ldr	r3, [pc, #36]	; (800cd64 <__assert_func+0x2c>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	4605      	mov	r5, r0
 800cd44:	68d8      	ldr	r0, [r3, #12]
 800cd46:	b14c      	cbz	r4, 800cd5c <__assert_func+0x24>
 800cd48:	4b07      	ldr	r3, [pc, #28]	; (800cd68 <__assert_func+0x30>)
 800cd4a:	9100      	str	r1, [sp, #0]
 800cd4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd50:	4906      	ldr	r1, [pc, #24]	; (800cd6c <__assert_func+0x34>)
 800cd52:	462b      	mov	r3, r5
 800cd54:	f000 f80e 	bl	800cd74 <fiprintf>
 800cd58:	f000 faac 	bl	800d2b4 <abort>
 800cd5c:	4b04      	ldr	r3, [pc, #16]	; (800cd70 <__assert_func+0x38>)
 800cd5e:	461c      	mov	r4, r3
 800cd60:	e7f3      	b.n	800cd4a <__assert_func+0x12>
 800cd62:	bf00      	nop
 800cd64:	20000064 	.word	0x20000064
 800cd68:	0800f045 	.word	0x0800f045
 800cd6c:	0800f052 	.word	0x0800f052
 800cd70:	0800f080 	.word	0x0800f080

0800cd74 <fiprintf>:
 800cd74:	b40e      	push	{r1, r2, r3}
 800cd76:	b503      	push	{r0, r1, lr}
 800cd78:	4601      	mov	r1, r0
 800cd7a:	ab03      	add	r3, sp, #12
 800cd7c:	4805      	ldr	r0, [pc, #20]	; (800cd94 <fiprintf+0x20>)
 800cd7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd82:	6800      	ldr	r0, [r0, #0]
 800cd84:	9301      	str	r3, [sp, #4]
 800cd86:	f000 f897 	bl	800ceb8 <_vfiprintf_r>
 800cd8a:	b002      	add	sp, #8
 800cd8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd90:	b003      	add	sp, #12
 800cd92:	4770      	bx	lr
 800cd94:	20000064 	.word	0x20000064

0800cd98 <__ascii_mbtowc>:
 800cd98:	b082      	sub	sp, #8
 800cd9a:	b901      	cbnz	r1, 800cd9e <__ascii_mbtowc+0x6>
 800cd9c:	a901      	add	r1, sp, #4
 800cd9e:	b142      	cbz	r2, 800cdb2 <__ascii_mbtowc+0x1a>
 800cda0:	b14b      	cbz	r3, 800cdb6 <__ascii_mbtowc+0x1e>
 800cda2:	7813      	ldrb	r3, [r2, #0]
 800cda4:	600b      	str	r3, [r1, #0]
 800cda6:	7812      	ldrb	r2, [r2, #0]
 800cda8:	1e10      	subs	r0, r2, #0
 800cdaa:	bf18      	it	ne
 800cdac:	2001      	movne	r0, #1
 800cdae:	b002      	add	sp, #8
 800cdb0:	4770      	bx	lr
 800cdb2:	4610      	mov	r0, r2
 800cdb4:	e7fb      	b.n	800cdae <__ascii_mbtowc+0x16>
 800cdb6:	f06f 0001 	mvn.w	r0, #1
 800cdba:	e7f8      	b.n	800cdae <__ascii_mbtowc+0x16>

0800cdbc <memmove>:
 800cdbc:	4288      	cmp	r0, r1
 800cdbe:	b510      	push	{r4, lr}
 800cdc0:	eb01 0402 	add.w	r4, r1, r2
 800cdc4:	d902      	bls.n	800cdcc <memmove+0x10>
 800cdc6:	4284      	cmp	r4, r0
 800cdc8:	4623      	mov	r3, r4
 800cdca:	d807      	bhi.n	800cddc <memmove+0x20>
 800cdcc:	1e43      	subs	r3, r0, #1
 800cdce:	42a1      	cmp	r1, r4
 800cdd0:	d008      	beq.n	800cde4 <memmove+0x28>
 800cdd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdda:	e7f8      	b.n	800cdce <memmove+0x12>
 800cddc:	4402      	add	r2, r0
 800cdde:	4601      	mov	r1, r0
 800cde0:	428a      	cmp	r2, r1
 800cde2:	d100      	bne.n	800cde6 <memmove+0x2a>
 800cde4:	bd10      	pop	{r4, pc}
 800cde6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cdea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cdee:	e7f7      	b.n	800cde0 <memmove+0x24>

0800cdf0 <__malloc_lock>:
 800cdf0:	4801      	ldr	r0, [pc, #4]	; (800cdf8 <__malloc_lock+0x8>)
 800cdf2:	f000 bc1f 	b.w	800d634 <__retarget_lock_acquire_recursive>
 800cdf6:	bf00      	nop
 800cdf8:	2000090c 	.word	0x2000090c

0800cdfc <__malloc_unlock>:
 800cdfc:	4801      	ldr	r0, [pc, #4]	; (800ce04 <__malloc_unlock+0x8>)
 800cdfe:	f000 bc1a 	b.w	800d636 <__retarget_lock_release_recursive>
 800ce02:	bf00      	nop
 800ce04:	2000090c 	.word	0x2000090c

0800ce08 <_realloc_r>:
 800ce08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce0c:	4680      	mov	r8, r0
 800ce0e:	4614      	mov	r4, r2
 800ce10:	460e      	mov	r6, r1
 800ce12:	b921      	cbnz	r1, 800ce1e <_realloc_r+0x16>
 800ce14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce18:	4611      	mov	r1, r2
 800ce1a:	f7ff bdad 	b.w	800c978 <_malloc_r>
 800ce1e:	b92a      	cbnz	r2, 800ce2c <_realloc_r+0x24>
 800ce20:	f7ff fd3e 	bl	800c8a0 <_free_r>
 800ce24:	4625      	mov	r5, r4
 800ce26:	4628      	mov	r0, r5
 800ce28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce2c:	f000 fc6a 	bl	800d704 <_malloc_usable_size_r>
 800ce30:	4284      	cmp	r4, r0
 800ce32:	4607      	mov	r7, r0
 800ce34:	d802      	bhi.n	800ce3c <_realloc_r+0x34>
 800ce36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce3a:	d812      	bhi.n	800ce62 <_realloc_r+0x5a>
 800ce3c:	4621      	mov	r1, r4
 800ce3e:	4640      	mov	r0, r8
 800ce40:	f7ff fd9a 	bl	800c978 <_malloc_r>
 800ce44:	4605      	mov	r5, r0
 800ce46:	2800      	cmp	r0, #0
 800ce48:	d0ed      	beq.n	800ce26 <_realloc_r+0x1e>
 800ce4a:	42bc      	cmp	r4, r7
 800ce4c:	4622      	mov	r2, r4
 800ce4e:	4631      	mov	r1, r6
 800ce50:	bf28      	it	cs
 800ce52:	463a      	movcs	r2, r7
 800ce54:	f7fd fe5c 	bl	800ab10 <memcpy>
 800ce58:	4631      	mov	r1, r6
 800ce5a:	4640      	mov	r0, r8
 800ce5c:	f7ff fd20 	bl	800c8a0 <_free_r>
 800ce60:	e7e1      	b.n	800ce26 <_realloc_r+0x1e>
 800ce62:	4635      	mov	r5, r6
 800ce64:	e7df      	b.n	800ce26 <_realloc_r+0x1e>

0800ce66 <__sfputc_r>:
 800ce66:	6893      	ldr	r3, [r2, #8]
 800ce68:	3b01      	subs	r3, #1
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	b410      	push	{r4}
 800ce6e:	6093      	str	r3, [r2, #8]
 800ce70:	da08      	bge.n	800ce84 <__sfputc_r+0x1e>
 800ce72:	6994      	ldr	r4, [r2, #24]
 800ce74:	42a3      	cmp	r3, r4
 800ce76:	db01      	blt.n	800ce7c <__sfputc_r+0x16>
 800ce78:	290a      	cmp	r1, #10
 800ce7a:	d103      	bne.n	800ce84 <__sfputc_r+0x1e>
 800ce7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce80:	f000 b94a 	b.w	800d118 <__swbuf_r>
 800ce84:	6813      	ldr	r3, [r2, #0]
 800ce86:	1c58      	adds	r0, r3, #1
 800ce88:	6010      	str	r0, [r2, #0]
 800ce8a:	7019      	strb	r1, [r3, #0]
 800ce8c:	4608      	mov	r0, r1
 800ce8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <__sfputs_r>:
 800ce94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce96:	4606      	mov	r6, r0
 800ce98:	460f      	mov	r7, r1
 800ce9a:	4614      	mov	r4, r2
 800ce9c:	18d5      	adds	r5, r2, r3
 800ce9e:	42ac      	cmp	r4, r5
 800cea0:	d101      	bne.n	800cea6 <__sfputs_r+0x12>
 800cea2:	2000      	movs	r0, #0
 800cea4:	e007      	b.n	800ceb6 <__sfputs_r+0x22>
 800cea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ceaa:	463a      	mov	r2, r7
 800ceac:	4630      	mov	r0, r6
 800ceae:	f7ff ffda 	bl	800ce66 <__sfputc_r>
 800ceb2:	1c43      	adds	r3, r0, #1
 800ceb4:	d1f3      	bne.n	800ce9e <__sfputs_r+0xa>
 800ceb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ceb8 <_vfiprintf_r>:
 800ceb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cebc:	460d      	mov	r5, r1
 800cebe:	b09d      	sub	sp, #116	; 0x74
 800cec0:	4614      	mov	r4, r2
 800cec2:	4698      	mov	r8, r3
 800cec4:	4606      	mov	r6, r0
 800cec6:	b118      	cbz	r0, 800ced0 <_vfiprintf_r+0x18>
 800cec8:	6983      	ldr	r3, [r0, #24]
 800ceca:	b90b      	cbnz	r3, 800ced0 <_vfiprintf_r+0x18>
 800cecc:	f000 fb14 	bl	800d4f8 <__sinit>
 800ced0:	4b89      	ldr	r3, [pc, #548]	; (800d0f8 <_vfiprintf_r+0x240>)
 800ced2:	429d      	cmp	r5, r3
 800ced4:	d11b      	bne.n	800cf0e <_vfiprintf_r+0x56>
 800ced6:	6875      	ldr	r5, [r6, #4]
 800ced8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ceda:	07d9      	lsls	r1, r3, #31
 800cedc:	d405      	bmi.n	800ceea <_vfiprintf_r+0x32>
 800cede:	89ab      	ldrh	r3, [r5, #12]
 800cee0:	059a      	lsls	r2, r3, #22
 800cee2:	d402      	bmi.n	800ceea <_vfiprintf_r+0x32>
 800cee4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cee6:	f000 fba5 	bl	800d634 <__retarget_lock_acquire_recursive>
 800ceea:	89ab      	ldrh	r3, [r5, #12]
 800ceec:	071b      	lsls	r3, r3, #28
 800ceee:	d501      	bpl.n	800cef4 <_vfiprintf_r+0x3c>
 800cef0:	692b      	ldr	r3, [r5, #16]
 800cef2:	b9eb      	cbnz	r3, 800cf30 <_vfiprintf_r+0x78>
 800cef4:	4629      	mov	r1, r5
 800cef6:	4630      	mov	r0, r6
 800cef8:	f000 f96e 	bl	800d1d8 <__swsetup_r>
 800cefc:	b1c0      	cbz	r0, 800cf30 <_vfiprintf_r+0x78>
 800cefe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf00:	07dc      	lsls	r4, r3, #31
 800cf02:	d50e      	bpl.n	800cf22 <_vfiprintf_r+0x6a>
 800cf04:	f04f 30ff 	mov.w	r0, #4294967295
 800cf08:	b01d      	add	sp, #116	; 0x74
 800cf0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf0e:	4b7b      	ldr	r3, [pc, #492]	; (800d0fc <_vfiprintf_r+0x244>)
 800cf10:	429d      	cmp	r5, r3
 800cf12:	d101      	bne.n	800cf18 <_vfiprintf_r+0x60>
 800cf14:	68b5      	ldr	r5, [r6, #8]
 800cf16:	e7df      	b.n	800ced8 <_vfiprintf_r+0x20>
 800cf18:	4b79      	ldr	r3, [pc, #484]	; (800d100 <_vfiprintf_r+0x248>)
 800cf1a:	429d      	cmp	r5, r3
 800cf1c:	bf08      	it	eq
 800cf1e:	68f5      	ldreq	r5, [r6, #12]
 800cf20:	e7da      	b.n	800ced8 <_vfiprintf_r+0x20>
 800cf22:	89ab      	ldrh	r3, [r5, #12]
 800cf24:	0598      	lsls	r0, r3, #22
 800cf26:	d4ed      	bmi.n	800cf04 <_vfiprintf_r+0x4c>
 800cf28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf2a:	f000 fb84 	bl	800d636 <__retarget_lock_release_recursive>
 800cf2e:	e7e9      	b.n	800cf04 <_vfiprintf_r+0x4c>
 800cf30:	2300      	movs	r3, #0
 800cf32:	9309      	str	r3, [sp, #36]	; 0x24
 800cf34:	2320      	movs	r3, #32
 800cf36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf3e:	2330      	movs	r3, #48	; 0x30
 800cf40:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d104 <_vfiprintf_r+0x24c>
 800cf44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf48:	f04f 0901 	mov.w	r9, #1
 800cf4c:	4623      	mov	r3, r4
 800cf4e:	469a      	mov	sl, r3
 800cf50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf54:	b10a      	cbz	r2, 800cf5a <_vfiprintf_r+0xa2>
 800cf56:	2a25      	cmp	r2, #37	; 0x25
 800cf58:	d1f9      	bne.n	800cf4e <_vfiprintf_r+0x96>
 800cf5a:	ebba 0b04 	subs.w	fp, sl, r4
 800cf5e:	d00b      	beq.n	800cf78 <_vfiprintf_r+0xc0>
 800cf60:	465b      	mov	r3, fp
 800cf62:	4622      	mov	r2, r4
 800cf64:	4629      	mov	r1, r5
 800cf66:	4630      	mov	r0, r6
 800cf68:	f7ff ff94 	bl	800ce94 <__sfputs_r>
 800cf6c:	3001      	adds	r0, #1
 800cf6e:	f000 80aa 	beq.w	800d0c6 <_vfiprintf_r+0x20e>
 800cf72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf74:	445a      	add	r2, fp
 800cf76:	9209      	str	r2, [sp, #36]	; 0x24
 800cf78:	f89a 3000 	ldrb.w	r3, [sl]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	f000 80a2 	beq.w	800d0c6 <_vfiprintf_r+0x20e>
 800cf82:	2300      	movs	r3, #0
 800cf84:	f04f 32ff 	mov.w	r2, #4294967295
 800cf88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf8c:	f10a 0a01 	add.w	sl, sl, #1
 800cf90:	9304      	str	r3, [sp, #16]
 800cf92:	9307      	str	r3, [sp, #28]
 800cf94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cf98:	931a      	str	r3, [sp, #104]	; 0x68
 800cf9a:	4654      	mov	r4, sl
 800cf9c:	2205      	movs	r2, #5
 800cf9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfa2:	4858      	ldr	r0, [pc, #352]	; (800d104 <_vfiprintf_r+0x24c>)
 800cfa4:	f7f3 f944 	bl	8000230 <memchr>
 800cfa8:	9a04      	ldr	r2, [sp, #16]
 800cfaa:	b9d8      	cbnz	r0, 800cfe4 <_vfiprintf_r+0x12c>
 800cfac:	06d1      	lsls	r1, r2, #27
 800cfae:	bf44      	itt	mi
 800cfb0:	2320      	movmi	r3, #32
 800cfb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfb6:	0713      	lsls	r3, r2, #28
 800cfb8:	bf44      	itt	mi
 800cfba:	232b      	movmi	r3, #43	; 0x2b
 800cfbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfc0:	f89a 3000 	ldrb.w	r3, [sl]
 800cfc4:	2b2a      	cmp	r3, #42	; 0x2a
 800cfc6:	d015      	beq.n	800cff4 <_vfiprintf_r+0x13c>
 800cfc8:	9a07      	ldr	r2, [sp, #28]
 800cfca:	4654      	mov	r4, sl
 800cfcc:	2000      	movs	r0, #0
 800cfce:	f04f 0c0a 	mov.w	ip, #10
 800cfd2:	4621      	mov	r1, r4
 800cfd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cfd8:	3b30      	subs	r3, #48	; 0x30
 800cfda:	2b09      	cmp	r3, #9
 800cfdc:	d94e      	bls.n	800d07c <_vfiprintf_r+0x1c4>
 800cfde:	b1b0      	cbz	r0, 800d00e <_vfiprintf_r+0x156>
 800cfe0:	9207      	str	r2, [sp, #28]
 800cfe2:	e014      	b.n	800d00e <_vfiprintf_r+0x156>
 800cfe4:	eba0 0308 	sub.w	r3, r0, r8
 800cfe8:	fa09 f303 	lsl.w	r3, r9, r3
 800cfec:	4313      	orrs	r3, r2
 800cfee:	9304      	str	r3, [sp, #16]
 800cff0:	46a2      	mov	sl, r4
 800cff2:	e7d2      	b.n	800cf9a <_vfiprintf_r+0xe2>
 800cff4:	9b03      	ldr	r3, [sp, #12]
 800cff6:	1d19      	adds	r1, r3, #4
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	9103      	str	r1, [sp, #12]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	bfbb      	ittet	lt
 800d000:	425b      	neglt	r3, r3
 800d002:	f042 0202 	orrlt.w	r2, r2, #2
 800d006:	9307      	strge	r3, [sp, #28]
 800d008:	9307      	strlt	r3, [sp, #28]
 800d00a:	bfb8      	it	lt
 800d00c:	9204      	strlt	r2, [sp, #16]
 800d00e:	7823      	ldrb	r3, [r4, #0]
 800d010:	2b2e      	cmp	r3, #46	; 0x2e
 800d012:	d10c      	bne.n	800d02e <_vfiprintf_r+0x176>
 800d014:	7863      	ldrb	r3, [r4, #1]
 800d016:	2b2a      	cmp	r3, #42	; 0x2a
 800d018:	d135      	bne.n	800d086 <_vfiprintf_r+0x1ce>
 800d01a:	9b03      	ldr	r3, [sp, #12]
 800d01c:	1d1a      	adds	r2, r3, #4
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	9203      	str	r2, [sp, #12]
 800d022:	2b00      	cmp	r3, #0
 800d024:	bfb8      	it	lt
 800d026:	f04f 33ff 	movlt.w	r3, #4294967295
 800d02a:	3402      	adds	r4, #2
 800d02c:	9305      	str	r3, [sp, #20]
 800d02e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d114 <_vfiprintf_r+0x25c>
 800d032:	7821      	ldrb	r1, [r4, #0]
 800d034:	2203      	movs	r2, #3
 800d036:	4650      	mov	r0, sl
 800d038:	f7f3 f8fa 	bl	8000230 <memchr>
 800d03c:	b140      	cbz	r0, 800d050 <_vfiprintf_r+0x198>
 800d03e:	2340      	movs	r3, #64	; 0x40
 800d040:	eba0 000a 	sub.w	r0, r0, sl
 800d044:	fa03 f000 	lsl.w	r0, r3, r0
 800d048:	9b04      	ldr	r3, [sp, #16]
 800d04a:	4303      	orrs	r3, r0
 800d04c:	3401      	adds	r4, #1
 800d04e:	9304      	str	r3, [sp, #16]
 800d050:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d054:	482c      	ldr	r0, [pc, #176]	; (800d108 <_vfiprintf_r+0x250>)
 800d056:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d05a:	2206      	movs	r2, #6
 800d05c:	f7f3 f8e8 	bl	8000230 <memchr>
 800d060:	2800      	cmp	r0, #0
 800d062:	d03f      	beq.n	800d0e4 <_vfiprintf_r+0x22c>
 800d064:	4b29      	ldr	r3, [pc, #164]	; (800d10c <_vfiprintf_r+0x254>)
 800d066:	bb1b      	cbnz	r3, 800d0b0 <_vfiprintf_r+0x1f8>
 800d068:	9b03      	ldr	r3, [sp, #12]
 800d06a:	3307      	adds	r3, #7
 800d06c:	f023 0307 	bic.w	r3, r3, #7
 800d070:	3308      	adds	r3, #8
 800d072:	9303      	str	r3, [sp, #12]
 800d074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d076:	443b      	add	r3, r7
 800d078:	9309      	str	r3, [sp, #36]	; 0x24
 800d07a:	e767      	b.n	800cf4c <_vfiprintf_r+0x94>
 800d07c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d080:	460c      	mov	r4, r1
 800d082:	2001      	movs	r0, #1
 800d084:	e7a5      	b.n	800cfd2 <_vfiprintf_r+0x11a>
 800d086:	2300      	movs	r3, #0
 800d088:	3401      	adds	r4, #1
 800d08a:	9305      	str	r3, [sp, #20]
 800d08c:	4619      	mov	r1, r3
 800d08e:	f04f 0c0a 	mov.w	ip, #10
 800d092:	4620      	mov	r0, r4
 800d094:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d098:	3a30      	subs	r2, #48	; 0x30
 800d09a:	2a09      	cmp	r2, #9
 800d09c:	d903      	bls.n	800d0a6 <_vfiprintf_r+0x1ee>
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d0c5      	beq.n	800d02e <_vfiprintf_r+0x176>
 800d0a2:	9105      	str	r1, [sp, #20]
 800d0a4:	e7c3      	b.n	800d02e <_vfiprintf_r+0x176>
 800d0a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0aa:	4604      	mov	r4, r0
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	e7f0      	b.n	800d092 <_vfiprintf_r+0x1da>
 800d0b0:	ab03      	add	r3, sp, #12
 800d0b2:	9300      	str	r3, [sp, #0]
 800d0b4:	462a      	mov	r2, r5
 800d0b6:	4b16      	ldr	r3, [pc, #88]	; (800d110 <_vfiprintf_r+0x258>)
 800d0b8:	a904      	add	r1, sp, #16
 800d0ba:	4630      	mov	r0, r6
 800d0bc:	f7fd fdde 	bl	800ac7c <_printf_float>
 800d0c0:	4607      	mov	r7, r0
 800d0c2:	1c78      	adds	r0, r7, #1
 800d0c4:	d1d6      	bne.n	800d074 <_vfiprintf_r+0x1bc>
 800d0c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0c8:	07d9      	lsls	r1, r3, #31
 800d0ca:	d405      	bmi.n	800d0d8 <_vfiprintf_r+0x220>
 800d0cc:	89ab      	ldrh	r3, [r5, #12]
 800d0ce:	059a      	lsls	r2, r3, #22
 800d0d0:	d402      	bmi.n	800d0d8 <_vfiprintf_r+0x220>
 800d0d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0d4:	f000 faaf 	bl	800d636 <__retarget_lock_release_recursive>
 800d0d8:	89ab      	ldrh	r3, [r5, #12]
 800d0da:	065b      	lsls	r3, r3, #25
 800d0dc:	f53f af12 	bmi.w	800cf04 <_vfiprintf_r+0x4c>
 800d0e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d0e2:	e711      	b.n	800cf08 <_vfiprintf_r+0x50>
 800d0e4:	ab03      	add	r3, sp, #12
 800d0e6:	9300      	str	r3, [sp, #0]
 800d0e8:	462a      	mov	r2, r5
 800d0ea:	4b09      	ldr	r3, [pc, #36]	; (800d110 <_vfiprintf_r+0x258>)
 800d0ec:	a904      	add	r1, sp, #16
 800d0ee:	4630      	mov	r0, r6
 800d0f0:	f7fe f868 	bl	800b1c4 <_printf_i>
 800d0f4:	e7e4      	b.n	800d0c0 <_vfiprintf_r+0x208>
 800d0f6:	bf00      	nop
 800d0f8:	0800f1ac 	.word	0x0800f1ac
 800d0fc:	0800f1cc 	.word	0x0800f1cc
 800d100:	0800f18c 	.word	0x0800f18c
 800d104:	0800f034 	.word	0x0800f034
 800d108:	0800f03e 	.word	0x0800f03e
 800d10c:	0800ac7d 	.word	0x0800ac7d
 800d110:	0800ce95 	.word	0x0800ce95
 800d114:	0800f03a 	.word	0x0800f03a

0800d118 <__swbuf_r>:
 800d118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d11a:	460e      	mov	r6, r1
 800d11c:	4614      	mov	r4, r2
 800d11e:	4605      	mov	r5, r0
 800d120:	b118      	cbz	r0, 800d12a <__swbuf_r+0x12>
 800d122:	6983      	ldr	r3, [r0, #24]
 800d124:	b90b      	cbnz	r3, 800d12a <__swbuf_r+0x12>
 800d126:	f000 f9e7 	bl	800d4f8 <__sinit>
 800d12a:	4b21      	ldr	r3, [pc, #132]	; (800d1b0 <__swbuf_r+0x98>)
 800d12c:	429c      	cmp	r4, r3
 800d12e:	d12b      	bne.n	800d188 <__swbuf_r+0x70>
 800d130:	686c      	ldr	r4, [r5, #4]
 800d132:	69a3      	ldr	r3, [r4, #24]
 800d134:	60a3      	str	r3, [r4, #8]
 800d136:	89a3      	ldrh	r3, [r4, #12]
 800d138:	071a      	lsls	r2, r3, #28
 800d13a:	d52f      	bpl.n	800d19c <__swbuf_r+0x84>
 800d13c:	6923      	ldr	r3, [r4, #16]
 800d13e:	b36b      	cbz	r3, 800d19c <__swbuf_r+0x84>
 800d140:	6923      	ldr	r3, [r4, #16]
 800d142:	6820      	ldr	r0, [r4, #0]
 800d144:	1ac0      	subs	r0, r0, r3
 800d146:	6963      	ldr	r3, [r4, #20]
 800d148:	b2f6      	uxtb	r6, r6
 800d14a:	4283      	cmp	r3, r0
 800d14c:	4637      	mov	r7, r6
 800d14e:	dc04      	bgt.n	800d15a <__swbuf_r+0x42>
 800d150:	4621      	mov	r1, r4
 800d152:	4628      	mov	r0, r5
 800d154:	f000 f93c 	bl	800d3d0 <_fflush_r>
 800d158:	bb30      	cbnz	r0, 800d1a8 <__swbuf_r+0x90>
 800d15a:	68a3      	ldr	r3, [r4, #8]
 800d15c:	3b01      	subs	r3, #1
 800d15e:	60a3      	str	r3, [r4, #8]
 800d160:	6823      	ldr	r3, [r4, #0]
 800d162:	1c5a      	adds	r2, r3, #1
 800d164:	6022      	str	r2, [r4, #0]
 800d166:	701e      	strb	r6, [r3, #0]
 800d168:	6963      	ldr	r3, [r4, #20]
 800d16a:	3001      	adds	r0, #1
 800d16c:	4283      	cmp	r3, r0
 800d16e:	d004      	beq.n	800d17a <__swbuf_r+0x62>
 800d170:	89a3      	ldrh	r3, [r4, #12]
 800d172:	07db      	lsls	r3, r3, #31
 800d174:	d506      	bpl.n	800d184 <__swbuf_r+0x6c>
 800d176:	2e0a      	cmp	r6, #10
 800d178:	d104      	bne.n	800d184 <__swbuf_r+0x6c>
 800d17a:	4621      	mov	r1, r4
 800d17c:	4628      	mov	r0, r5
 800d17e:	f000 f927 	bl	800d3d0 <_fflush_r>
 800d182:	b988      	cbnz	r0, 800d1a8 <__swbuf_r+0x90>
 800d184:	4638      	mov	r0, r7
 800d186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d188:	4b0a      	ldr	r3, [pc, #40]	; (800d1b4 <__swbuf_r+0x9c>)
 800d18a:	429c      	cmp	r4, r3
 800d18c:	d101      	bne.n	800d192 <__swbuf_r+0x7a>
 800d18e:	68ac      	ldr	r4, [r5, #8]
 800d190:	e7cf      	b.n	800d132 <__swbuf_r+0x1a>
 800d192:	4b09      	ldr	r3, [pc, #36]	; (800d1b8 <__swbuf_r+0xa0>)
 800d194:	429c      	cmp	r4, r3
 800d196:	bf08      	it	eq
 800d198:	68ec      	ldreq	r4, [r5, #12]
 800d19a:	e7ca      	b.n	800d132 <__swbuf_r+0x1a>
 800d19c:	4621      	mov	r1, r4
 800d19e:	4628      	mov	r0, r5
 800d1a0:	f000 f81a 	bl	800d1d8 <__swsetup_r>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	d0cb      	beq.n	800d140 <__swbuf_r+0x28>
 800d1a8:	f04f 37ff 	mov.w	r7, #4294967295
 800d1ac:	e7ea      	b.n	800d184 <__swbuf_r+0x6c>
 800d1ae:	bf00      	nop
 800d1b0:	0800f1ac 	.word	0x0800f1ac
 800d1b4:	0800f1cc 	.word	0x0800f1cc
 800d1b8:	0800f18c 	.word	0x0800f18c

0800d1bc <__ascii_wctomb>:
 800d1bc:	b149      	cbz	r1, 800d1d2 <__ascii_wctomb+0x16>
 800d1be:	2aff      	cmp	r2, #255	; 0xff
 800d1c0:	bf85      	ittet	hi
 800d1c2:	238a      	movhi	r3, #138	; 0x8a
 800d1c4:	6003      	strhi	r3, [r0, #0]
 800d1c6:	700a      	strbls	r2, [r1, #0]
 800d1c8:	f04f 30ff 	movhi.w	r0, #4294967295
 800d1cc:	bf98      	it	ls
 800d1ce:	2001      	movls	r0, #1
 800d1d0:	4770      	bx	lr
 800d1d2:	4608      	mov	r0, r1
 800d1d4:	4770      	bx	lr
	...

0800d1d8 <__swsetup_r>:
 800d1d8:	4b32      	ldr	r3, [pc, #200]	; (800d2a4 <__swsetup_r+0xcc>)
 800d1da:	b570      	push	{r4, r5, r6, lr}
 800d1dc:	681d      	ldr	r5, [r3, #0]
 800d1de:	4606      	mov	r6, r0
 800d1e0:	460c      	mov	r4, r1
 800d1e2:	b125      	cbz	r5, 800d1ee <__swsetup_r+0x16>
 800d1e4:	69ab      	ldr	r3, [r5, #24]
 800d1e6:	b913      	cbnz	r3, 800d1ee <__swsetup_r+0x16>
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	f000 f985 	bl	800d4f8 <__sinit>
 800d1ee:	4b2e      	ldr	r3, [pc, #184]	; (800d2a8 <__swsetup_r+0xd0>)
 800d1f0:	429c      	cmp	r4, r3
 800d1f2:	d10f      	bne.n	800d214 <__swsetup_r+0x3c>
 800d1f4:	686c      	ldr	r4, [r5, #4]
 800d1f6:	89a3      	ldrh	r3, [r4, #12]
 800d1f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d1fc:	0719      	lsls	r1, r3, #28
 800d1fe:	d42c      	bmi.n	800d25a <__swsetup_r+0x82>
 800d200:	06dd      	lsls	r5, r3, #27
 800d202:	d411      	bmi.n	800d228 <__swsetup_r+0x50>
 800d204:	2309      	movs	r3, #9
 800d206:	6033      	str	r3, [r6, #0]
 800d208:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d20c:	81a3      	strh	r3, [r4, #12]
 800d20e:	f04f 30ff 	mov.w	r0, #4294967295
 800d212:	e03e      	b.n	800d292 <__swsetup_r+0xba>
 800d214:	4b25      	ldr	r3, [pc, #148]	; (800d2ac <__swsetup_r+0xd4>)
 800d216:	429c      	cmp	r4, r3
 800d218:	d101      	bne.n	800d21e <__swsetup_r+0x46>
 800d21a:	68ac      	ldr	r4, [r5, #8]
 800d21c:	e7eb      	b.n	800d1f6 <__swsetup_r+0x1e>
 800d21e:	4b24      	ldr	r3, [pc, #144]	; (800d2b0 <__swsetup_r+0xd8>)
 800d220:	429c      	cmp	r4, r3
 800d222:	bf08      	it	eq
 800d224:	68ec      	ldreq	r4, [r5, #12]
 800d226:	e7e6      	b.n	800d1f6 <__swsetup_r+0x1e>
 800d228:	0758      	lsls	r0, r3, #29
 800d22a:	d512      	bpl.n	800d252 <__swsetup_r+0x7a>
 800d22c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d22e:	b141      	cbz	r1, 800d242 <__swsetup_r+0x6a>
 800d230:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d234:	4299      	cmp	r1, r3
 800d236:	d002      	beq.n	800d23e <__swsetup_r+0x66>
 800d238:	4630      	mov	r0, r6
 800d23a:	f7ff fb31 	bl	800c8a0 <_free_r>
 800d23e:	2300      	movs	r3, #0
 800d240:	6363      	str	r3, [r4, #52]	; 0x34
 800d242:	89a3      	ldrh	r3, [r4, #12]
 800d244:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d248:	81a3      	strh	r3, [r4, #12]
 800d24a:	2300      	movs	r3, #0
 800d24c:	6063      	str	r3, [r4, #4]
 800d24e:	6923      	ldr	r3, [r4, #16]
 800d250:	6023      	str	r3, [r4, #0]
 800d252:	89a3      	ldrh	r3, [r4, #12]
 800d254:	f043 0308 	orr.w	r3, r3, #8
 800d258:	81a3      	strh	r3, [r4, #12]
 800d25a:	6923      	ldr	r3, [r4, #16]
 800d25c:	b94b      	cbnz	r3, 800d272 <__swsetup_r+0x9a>
 800d25e:	89a3      	ldrh	r3, [r4, #12]
 800d260:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d264:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d268:	d003      	beq.n	800d272 <__swsetup_r+0x9a>
 800d26a:	4621      	mov	r1, r4
 800d26c:	4630      	mov	r0, r6
 800d26e:	f000 fa09 	bl	800d684 <__smakebuf_r>
 800d272:	89a0      	ldrh	r0, [r4, #12]
 800d274:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d278:	f010 0301 	ands.w	r3, r0, #1
 800d27c:	d00a      	beq.n	800d294 <__swsetup_r+0xbc>
 800d27e:	2300      	movs	r3, #0
 800d280:	60a3      	str	r3, [r4, #8]
 800d282:	6963      	ldr	r3, [r4, #20]
 800d284:	425b      	negs	r3, r3
 800d286:	61a3      	str	r3, [r4, #24]
 800d288:	6923      	ldr	r3, [r4, #16]
 800d28a:	b943      	cbnz	r3, 800d29e <__swsetup_r+0xc6>
 800d28c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d290:	d1ba      	bne.n	800d208 <__swsetup_r+0x30>
 800d292:	bd70      	pop	{r4, r5, r6, pc}
 800d294:	0781      	lsls	r1, r0, #30
 800d296:	bf58      	it	pl
 800d298:	6963      	ldrpl	r3, [r4, #20]
 800d29a:	60a3      	str	r3, [r4, #8]
 800d29c:	e7f4      	b.n	800d288 <__swsetup_r+0xb0>
 800d29e:	2000      	movs	r0, #0
 800d2a0:	e7f7      	b.n	800d292 <__swsetup_r+0xba>
 800d2a2:	bf00      	nop
 800d2a4:	20000064 	.word	0x20000064
 800d2a8:	0800f1ac 	.word	0x0800f1ac
 800d2ac:	0800f1cc 	.word	0x0800f1cc
 800d2b0:	0800f18c 	.word	0x0800f18c

0800d2b4 <abort>:
 800d2b4:	b508      	push	{r3, lr}
 800d2b6:	2006      	movs	r0, #6
 800d2b8:	f000 fa54 	bl	800d764 <raise>
 800d2bc:	2001      	movs	r0, #1
 800d2be:	f7f7 fa49 	bl	8004754 <_exit>
	...

0800d2c4 <__sflush_r>:
 800d2c4:	898a      	ldrh	r2, [r1, #12]
 800d2c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ca:	4605      	mov	r5, r0
 800d2cc:	0710      	lsls	r0, r2, #28
 800d2ce:	460c      	mov	r4, r1
 800d2d0:	d458      	bmi.n	800d384 <__sflush_r+0xc0>
 800d2d2:	684b      	ldr	r3, [r1, #4]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	dc05      	bgt.n	800d2e4 <__sflush_r+0x20>
 800d2d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	dc02      	bgt.n	800d2e4 <__sflush_r+0x20>
 800d2de:	2000      	movs	r0, #0
 800d2e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d2e6:	2e00      	cmp	r6, #0
 800d2e8:	d0f9      	beq.n	800d2de <__sflush_r+0x1a>
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d2f0:	682f      	ldr	r7, [r5, #0]
 800d2f2:	602b      	str	r3, [r5, #0]
 800d2f4:	d032      	beq.n	800d35c <__sflush_r+0x98>
 800d2f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d2f8:	89a3      	ldrh	r3, [r4, #12]
 800d2fa:	075a      	lsls	r2, r3, #29
 800d2fc:	d505      	bpl.n	800d30a <__sflush_r+0x46>
 800d2fe:	6863      	ldr	r3, [r4, #4]
 800d300:	1ac0      	subs	r0, r0, r3
 800d302:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d304:	b10b      	cbz	r3, 800d30a <__sflush_r+0x46>
 800d306:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d308:	1ac0      	subs	r0, r0, r3
 800d30a:	2300      	movs	r3, #0
 800d30c:	4602      	mov	r2, r0
 800d30e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d310:	6a21      	ldr	r1, [r4, #32]
 800d312:	4628      	mov	r0, r5
 800d314:	47b0      	blx	r6
 800d316:	1c43      	adds	r3, r0, #1
 800d318:	89a3      	ldrh	r3, [r4, #12]
 800d31a:	d106      	bne.n	800d32a <__sflush_r+0x66>
 800d31c:	6829      	ldr	r1, [r5, #0]
 800d31e:	291d      	cmp	r1, #29
 800d320:	d82c      	bhi.n	800d37c <__sflush_r+0xb8>
 800d322:	4a2a      	ldr	r2, [pc, #168]	; (800d3cc <__sflush_r+0x108>)
 800d324:	40ca      	lsrs	r2, r1
 800d326:	07d6      	lsls	r6, r2, #31
 800d328:	d528      	bpl.n	800d37c <__sflush_r+0xb8>
 800d32a:	2200      	movs	r2, #0
 800d32c:	6062      	str	r2, [r4, #4]
 800d32e:	04d9      	lsls	r1, r3, #19
 800d330:	6922      	ldr	r2, [r4, #16]
 800d332:	6022      	str	r2, [r4, #0]
 800d334:	d504      	bpl.n	800d340 <__sflush_r+0x7c>
 800d336:	1c42      	adds	r2, r0, #1
 800d338:	d101      	bne.n	800d33e <__sflush_r+0x7a>
 800d33a:	682b      	ldr	r3, [r5, #0]
 800d33c:	b903      	cbnz	r3, 800d340 <__sflush_r+0x7c>
 800d33e:	6560      	str	r0, [r4, #84]	; 0x54
 800d340:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d342:	602f      	str	r7, [r5, #0]
 800d344:	2900      	cmp	r1, #0
 800d346:	d0ca      	beq.n	800d2de <__sflush_r+0x1a>
 800d348:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d34c:	4299      	cmp	r1, r3
 800d34e:	d002      	beq.n	800d356 <__sflush_r+0x92>
 800d350:	4628      	mov	r0, r5
 800d352:	f7ff faa5 	bl	800c8a0 <_free_r>
 800d356:	2000      	movs	r0, #0
 800d358:	6360      	str	r0, [r4, #52]	; 0x34
 800d35a:	e7c1      	b.n	800d2e0 <__sflush_r+0x1c>
 800d35c:	6a21      	ldr	r1, [r4, #32]
 800d35e:	2301      	movs	r3, #1
 800d360:	4628      	mov	r0, r5
 800d362:	47b0      	blx	r6
 800d364:	1c41      	adds	r1, r0, #1
 800d366:	d1c7      	bne.n	800d2f8 <__sflush_r+0x34>
 800d368:	682b      	ldr	r3, [r5, #0]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d0c4      	beq.n	800d2f8 <__sflush_r+0x34>
 800d36e:	2b1d      	cmp	r3, #29
 800d370:	d001      	beq.n	800d376 <__sflush_r+0xb2>
 800d372:	2b16      	cmp	r3, #22
 800d374:	d101      	bne.n	800d37a <__sflush_r+0xb6>
 800d376:	602f      	str	r7, [r5, #0]
 800d378:	e7b1      	b.n	800d2de <__sflush_r+0x1a>
 800d37a:	89a3      	ldrh	r3, [r4, #12]
 800d37c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d380:	81a3      	strh	r3, [r4, #12]
 800d382:	e7ad      	b.n	800d2e0 <__sflush_r+0x1c>
 800d384:	690f      	ldr	r7, [r1, #16]
 800d386:	2f00      	cmp	r7, #0
 800d388:	d0a9      	beq.n	800d2de <__sflush_r+0x1a>
 800d38a:	0793      	lsls	r3, r2, #30
 800d38c:	680e      	ldr	r6, [r1, #0]
 800d38e:	bf08      	it	eq
 800d390:	694b      	ldreq	r3, [r1, #20]
 800d392:	600f      	str	r7, [r1, #0]
 800d394:	bf18      	it	ne
 800d396:	2300      	movne	r3, #0
 800d398:	eba6 0807 	sub.w	r8, r6, r7
 800d39c:	608b      	str	r3, [r1, #8]
 800d39e:	f1b8 0f00 	cmp.w	r8, #0
 800d3a2:	dd9c      	ble.n	800d2de <__sflush_r+0x1a>
 800d3a4:	6a21      	ldr	r1, [r4, #32]
 800d3a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d3a8:	4643      	mov	r3, r8
 800d3aa:	463a      	mov	r2, r7
 800d3ac:	4628      	mov	r0, r5
 800d3ae:	47b0      	blx	r6
 800d3b0:	2800      	cmp	r0, #0
 800d3b2:	dc06      	bgt.n	800d3c2 <__sflush_r+0xfe>
 800d3b4:	89a3      	ldrh	r3, [r4, #12]
 800d3b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3ba:	81a3      	strh	r3, [r4, #12]
 800d3bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d3c0:	e78e      	b.n	800d2e0 <__sflush_r+0x1c>
 800d3c2:	4407      	add	r7, r0
 800d3c4:	eba8 0800 	sub.w	r8, r8, r0
 800d3c8:	e7e9      	b.n	800d39e <__sflush_r+0xda>
 800d3ca:	bf00      	nop
 800d3cc:	20400001 	.word	0x20400001

0800d3d0 <_fflush_r>:
 800d3d0:	b538      	push	{r3, r4, r5, lr}
 800d3d2:	690b      	ldr	r3, [r1, #16]
 800d3d4:	4605      	mov	r5, r0
 800d3d6:	460c      	mov	r4, r1
 800d3d8:	b913      	cbnz	r3, 800d3e0 <_fflush_r+0x10>
 800d3da:	2500      	movs	r5, #0
 800d3dc:	4628      	mov	r0, r5
 800d3de:	bd38      	pop	{r3, r4, r5, pc}
 800d3e0:	b118      	cbz	r0, 800d3ea <_fflush_r+0x1a>
 800d3e2:	6983      	ldr	r3, [r0, #24]
 800d3e4:	b90b      	cbnz	r3, 800d3ea <_fflush_r+0x1a>
 800d3e6:	f000 f887 	bl	800d4f8 <__sinit>
 800d3ea:	4b14      	ldr	r3, [pc, #80]	; (800d43c <_fflush_r+0x6c>)
 800d3ec:	429c      	cmp	r4, r3
 800d3ee:	d11b      	bne.n	800d428 <_fflush_r+0x58>
 800d3f0:	686c      	ldr	r4, [r5, #4]
 800d3f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d0ef      	beq.n	800d3da <_fflush_r+0xa>
 800d3fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d3fc:	07d0      	lsls	r0, r2, #31
 800d3fe:	d404      	bmi.n	800d40a <_fflush_r+0x3a>
 800d400:	0599      	lsls	r1, r3, #22
 800d402:	d402      	bmi.n	800d40a <_fflush_r+0x3a>
 800d404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d406:	f000 f915 	bl	800d634 <__retarget_lock_acquire_recursive>
 800d40a:	4628      	mov	r0, r5
 800d40c:	4621      	mov	r1, r4
 800d40e:	f7ff ff59 	bl	800d2c4 <__sflush_r>
 800d412:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d414:	07da      	lsls	r2, r3, #31
 800d416:	4605      	mov	r5, r0
 800d418:	d4e0      	bmi.n	800d3dc <_fflush_r+0xc>
 800d41a:	89a3      	ldrh	r3, [r4, #12]
 800d41c:	059b      	lsls	r3, r3, #22
 800d41e:	d4dd      	bmi.n	800d3dc <_fflush_r+0xc>
 800d420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d422:	f000 f908 	bl	800d636 <__retarget_lock_release_recursive>
 800d426:	e7d9      	b.n	800d3dc <_fflush_r+0xc>
 800d428:	4b05      	ldr	r3, [pc, #20]	; (800d440 <_fflush_r+0x70>)
 800d42a:	429c      	cmp	r4, r3
 800d42c:	d101      	bne.n	800d432 <_fflush_r+0x62>
 800d42e:	68ac      	ldr	r4, [r5, #8]
 800d430:	e7df      	b.n	800d3f2 <_fflush_r+0x22>
 800d432:	4b04      	ldr	r3, [pc, #16]	; (800d444 <_fflush_r+0x74>)
 800d434:	429c      	cmp	r4, r3
 800d436:	bf08      	it	eq
 800d438:	68ec      	ldreq	r4, [r5, #12]
 800d43a:	e7da      	b.n	800d3f2 <_fflush_r+0x22>
 800d43c:	0800f1ac 	.word	0x0800f1ac
 800d440:	0800f1cc 	.word	0x0800f1cc
 800d444:	0800f18c 	.word	0x0800f18c

0800d448 <std>:
 800d448:	2300      	movs	r3, #0
 800d44a:	b510      	push	{r4, lr}
 800d44c:	4604      	mov	r4, r0
 800d44e:	e9c0 3300 	strd	r3, r3, [r0]
 800d452:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d456:	6083      	str	r3, [r0, #8]
 800d458:	8181      	strh	r1, [r0, #12]
 800d45a:	6643      	str	r3, [r0, #100]	; 0x64
 800d45c:	81c2      	strh	r2, [r0, #14]
 800d45e:	6183      	str	r3, [r0, #24]
 800d460:	4619      	mov	r1, r3
 800d462:	2208      	movs	r2, #8
 800d464:	305c      	adds	r0, #92	; 0x5c
 800d466:	f7fd fb61 	bl	800ab2c <memset>
 800d46a:	4b05      	ldr	r3, [pc, #20]	; (800d480 <std+0x38>)
 800d46c:	6263      	str	r3, [r4, #36]	; 0x24
 800d46e:	4b05      	ldr	r3, [pc, #20]	; (800d484 <std+0x3c>)
 800d470:	62a3      	str	r3, [r4, #40]	; 0x28
 800d472:	4b05      	ldr	r3, [pc, #20]	; (800d488 <std+0x40>)
 800d474:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d476:	4b05      	ldr	r3, [pc, #20]	; (800d48c <std+0x44>)
 800d478:	6224      	str	r4, [r4, #32]
 800d47a:	6323      	str	r3, [r4, #48]	; 0x30
 800d47c:	bd10      	pop	{r4, pc}
 800d47e:	bf00      	nop
 800d480:	0800d79d 	.word	0x0800d79d
 800d484:	0800d7bf 	.word	0x0800d7bf
 800d488:	0800d7f7 	.word	0x0800d7f7
 800d48c:	0800d81b 	.word	0x0800d81b

0800d490 <_cleanup_r>:
 800d490:	4901      	ldr	r1, [pc, #4]	; (800d498 <_cleanup_r+0x8>)
 800d492:	f000 b8af 	b.w	800d5f4 <_fwalk_reent>
 800d496:	bf00      	nop
 800d498:	0800d3d1 	.word	0x0800d3d1

0800d49c <__sfmoreglue>:
 800d49c:	b570      	push	{r4, r5, r6, lr}
 800d49e:	2268      	movs	r2, #104	; 0x68
 800d4a0:	1e4d      	subs	r5, r1, #1
 800d4a2:	4355      	muls	r5, r2
 800d4a4:	460e      	mov	r6, r1
 800d4a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d4aa:	f7ff fa65 	bl	800c978 <_malloc_r>
 800d4ae:	4604      	mov	r4, r0
 800d4b0:	b140      	cbz	r0, 800d4c4 <__sfmoreglue+0x28>
 800d4b2:	2100      	movs	r1, #0
 800d4b4:	e9c0 1600 	strd	r1, r6, [r0]
 800d4b8:	300c      	adds	r0, #12
 800d4ba:	60a0      	str	r0, [r4, #8]
 800d4bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d4c0:	f7fd fb34 	bl	800ab2c <memset>
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	bd70      	pop	{r4, r5, r6, pc}

0800d4c8 <__sfp_lock_acquire>:
 800d4c8:	4801      	ldr	r0, [pc, #4]	; (800d4d0 <__sfp_lock_acquire+0x8>)
 800d4ca:	f000 b8b3 	b.w	800d634 <__retarget_lock_acquire_recursive>
 800d4ce:	bf00      	nop
 800d4d0:	2000090d 	.word	0x2000090d

0800d4d4 <__sfp_lock_release>:
 800d4d4:	4801      	ldr	r0, [pc, #4]	; (800d4dc <__sfp_lock_release+0x8>)
 800d4d6:	f000 b8ae 	b.w	800d636 <__retarget_lock_release_recursive>
 800d4da:	bf00      	nop
 800d4dc:	2000090d 	.word	0x2000090d

0800d4e0 <__sinit_lock_acquire>:
 800d4e0:	4801      	ldr	r0, [pc, #4]	; (800d4e8 <__sinit_lock_acquire+0x8>)
 800d4e2:	f000 b8a7 	b.w	800d634 <__retarget_lock_acquire_recursive>
 800d4e6:	bf00      	nop
 800d4e8:	2000090e 	.word	0x2000090e

0800d4ec <__sinit_lock_release>:
 800d4ec:	4801      	ldr	r0, [pc, #4]	; (800d4f4 <__sinit_lock_release+0x8>)
 800d4ee:	f000 b8a2 	b.w	800d636 <__retarget_lock_release_recursive>
 800d4f2:	bf00      	nop
 800d4f4:	2000090e 	.word	0x2000090e

0800d4f8 <__sinit>:
 800d4f8:	b510      	push	{r4, lr}
 800d4fa:	4604      	mov	r4, r0
 800d4fc:	f7ff fff0 	bl	800d4e0 <__sinit_lock_acquire>
 800d500:	69a3      	ldr	r3, [r4, #24]
 800d502:	b11b      	cbz	r3, 800d50c <__sinit+0x14>
 800d504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d508:	f7ff bff0 	b.w	800d4ec <__sinit_lock_release>
 800d50c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d510:	6523      	str	r3, [r4, #80]	; 0x50
 800d512:	4b13      	ldr	r3, [pc, #76]	; (800d560 <__sinit+0x68>)
 800d514:	4a13      	ldr	r2, [pc, #76]	; (800d564 <__sinit+0x6c>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	62a2      	str	r2, [r4, #40]	; 0x28
 800d51a:	42a3      	cmp	r3, r4
 800d51c:	bf04      	itt	eq
 800d51e:	2301      	moveq	r3, #1
 800d520:	61a3      	streq	r3, [r4, #24]
 800d522:	4620      	mov	r0, r4
 800d524:	f000 f820 	bl	800d568 <__sfp>
 800d528:	6060      	str	r0, [r4, #4]
 800d52a:	4620      	mov	r0, r4
 800d52c:	f000 f81c 	bl	800d568 <__sfp>
 800d530:	60a0      	str	r0, [r4, #8]
 800d532:	4620      	mov	r0, r4
 800d534:	f000 f818 	bl	800d568 <__sfp>
 800d538:	2200      	movs	r2, #0
 800d53a:	60e0      	str	r0, [r4, #12]
 800d53c:	2104      	movs	r1, #4
 800d53e:	6860      	ldr	r0, [r4, #4]
 800d540:	f7ff ff82 	bl	800d448 <std>
 800d544:	68a0      	ldr	r0, [r4, #8]
 800d546:	2201      	movs	r2, #1
 800d548:	2109      	movs	r1, #9
 800d54a:	f7ff ff7d 	bl	800d448 <std>
 800d54e:	68e0      	ldr	r0, [r4, #12]
 800d550:	2202      	movs	r2, #2
 800d552:	2112      	movs	r1, #18
 800d554:	f7ff ff78 	bl	800d448 <std>
 800d558:	2301      	movs	r3, #1
 800d55a:	61a3      	str	r3, [r4, #24]
 800d55c:	e7d2      	b.n	800d504 <__sinit+0xc>
 800d55e:	bf00      	nop
 800d560:	0800ee10 	.word	0x0800ee10
 800d564:	0800d491 	.word	0x0800d491

0800d568 <__sfp>:
 800d568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d56a:	4607      	mov	r7, r0
 800d56c:	f7ff ffac 	bl	800d4c8 <__sfp_lock_acquire>
 800d570:	4b1e      	ldr	r3, [pc, #120]	; (800d5ec <__sfp+0x84>)
 800d572:	681e      	ldr	r6, [r3, #0]
 800d574:	69b3      	ldr	r3, [r6, #24]
 800d576:	b913      	cbnz	r3, 800d57e <__sfp+0x16>
 800d578:	4630      	mov	r0, r6
 800d57a:	f7ff ffbd 	bl	800d4f8 <__sinit>
 800d57e:	3648      	adds	r6, #72	; 0x48
 800d580:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d584:	3b01      	subs	r3, #1
 800d586:	d503      	bpl.n	800d590 <__sfp+0x28>
 800d588:	6833      	ldr	r3, [r6, #0]
 800d58a:	b30b      	cbz	r3, 800d5d0 <__sfp+0x68>
 800d58c:	6836      	ldr	r6, [r6, #0]
 800d58e:	e7f7      	b.n	800d580 <__sfp+0x18>
 800d590:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d594:	b9d5      	cbnz	r5, 800d5cc <__sfp+0x64>
 800d596:	4b16      	ldr	r3, [pc, #88]	; (800d5f0 <__sfp+0x88>)
 800d598:	60e3      	str	r3, [r4, #12]
 800d59a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d59e:	6665      	str	r5, [r4, #100]	; 0x64
 800d5a0:	f000 f847 	bl	800d632 <__retarget_lock_init_recursive>
 800d5a4:	f7ff ff96 	bl	800d4d4 <__sfp_lock_release>
 800d5a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d5ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d5b0:	6025      	str	r5, [r4, #0]
 800d5b2:	61a5      	str	r5, [r4, #24]
 800d5b4:	2208      	movs	r2, #8
 800d5b6:	4629      	mov	r1, r5
 800d5b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d5bc:	f7fd fab6 	bl	800ab2c <memset>
 800d5c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d5c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5cc:	3468      	adds	r4, #104	; 0x68
 800d5ce:	e7d9      	b.n	800d584 <__sfp+0x1c>
 800d5d0:	2104      	movs	r1, #4
 800d5d2:	4638      	mov	r0, r7
 800d5d4:	f7ff ff62 	bl	800d49c <__sfmoreglue>
 800d5d8:	4604      	mov	r4, r0
 800d5da:	6030      	str	r0, [r6, #0]
 800d5dc:	2800      	cmp	r0, #0
 800d5de:	d1d5      	bne.n	800d58c <__sfp+0x24>
 800d5e0:	f7ff ff78 	bl	800d4d4 <__sfp_lock_release>
 800d5e4:	230c      	movs	r3, #12
 800d5e6:	603b      	str	r3, [r7, #0]
 800d5e8:	e7ee      	b.n	800d5c8 <__sfp+0x60>
 800d5ea:	bf00      	nop
 800d5ec:	0800ee10 	.word	0x0800ee10
 800d5f0:	ffff0001 	.word	0xffff0001

0800d5f4 <_fwalk_reent>:
 800d5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5f8:	4606      	mov	r6, r0
 800d5fa:	4688      	mov	r8, r1
 800d5fc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d600:	2700      	movs	r7, #0
 800d602:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d606:	f1b9 0901 	subs.w	r9, r9, #1
 800d60a:	d505      	bpl.n	800d618 <_fwalk_reent+0x24>
 800d60c:	6824      	ldr	r4, [r4, #0]
 800d60e:	2c00      	cmp	r4, #0
 800d610:	d1f7      	bne.n	800d602 <_fwalk_reent+0xe>
 800d612:	4638      	mov	r0, r7
 800d614:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d618:	89ab      	ldrh	r3, [r5, #12]
 800d61a:	2b01      	cmp	r3, #1
 800d61c:	d907      	bls.n	800d62e <_fwalk_reent+0x3a>
 800d61e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d622:	3301      	adds	r3, #1
 800d624:	d003      	beq.n	800d62e <_fwalk_reent+0x3a>
 800d626:	4629      	mov	r1, r5
 800d628:	4630      	mov	r0, r6
 800d62a:	47c0      	blx	r8
 800d62c:	4307      	orrs	r7, r0
 800d62e:	3568      	adds	r5, #104	; 0x68
 800d630:	e7e9      	b.n	800d606 <_fwalk_reent+0x12>

0800d632 <__retarget_lock_init_recursive>:
 800d632:	4770      	bx	lr

0800d634 <__retarget_lock_acquire_recursive>:
 800d634:	4770      	bx	lr

0800d636 <__retarget_lock_release_recursive>:
 800d636:	4770      	bx	lr

0800d638 <__swhatbuf_r>:
 800d638:	b570      	push	{r4, r5, r6, lr}
 800d63a:	460e      	mov	r6, r1
 800d63c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d640:	2900      	cmp	r1, #0
 800d642:	b096      	sub	sp, #88	; 0x58
 800d644:	4614      	mov	r4, r2
 800d646:	461d      	mov	r5, r3
 800d648:	da08      	bge.n	800d65c <__swhatbuf_r+0x24>
 800d64a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d64e:	2200      	movs	r2, #0
 800d650:	602a      	str	r2, [r5, #0]
 800d652:	061a      	lsls	r2, r3, #24
 800d654:	d410      	bmi.n	800d678 <__swhatbuf_r+0x40>
 800d656:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d65a:	e00e      	b.n	800d67a <__swhatbuf_r+0x42>
 800d65c:	466a      	mov	r2, sp
 800d65e:	f000 f903 	bl	800d868 <_fstat_r>
 800d662:	2800      	cmp	r0, #0
 800d664:	dbf1      	blt.n	800d64a <__swhatbuf_r+0x12>
 800d666:	9a01      	ldr	r2, [sp, #4]
 800d668:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d66c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d670:	425a      	negs	r2, r3
 800d672:	415a      	adcs	r2, r3
 800d674:	602a      	str	r2, [r5, #0]
 800d676:	e7ee      	b.n	800d656 <__swhatbuf_r+0x1e>
 800d678:	2340      	movs	r3, #64	; 0x40
 800d67a:	2000      	movs	r0, #0
 800d67c:	6023      	str	r3, [r4, #0]
 800d67e:	b016      	add	sp, #88	; 0x58
 800d680:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d684 <__smakebuf_r>:
 800d684:	898b      	ldrh	r3, [r1, #12]
 800d686:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d688:	079d      	lsls	r5, r3, #30
 800d68a:	4606      	mov	r6, r0
 800d68c:	460c      	mov	r4, r1
 800d68e:	d507      	bpl.n	800d6a0 <__smakebuf_r+0x1c>
 800d690:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d694:	6023      	str	r3, [r4, #0]
 800d696:	6123      	str	r3, [r4, #16]
 800d698:	2301      	movs	r3, #1
 800d69a:	6163      	str	r3, [r4, #20]
 800d69c:	b002      	add	sp, #8
 800d69e:	bd70      	pop	{r4, r5, r6, pc}
 800d6a0:	ab01      	add	r3, sp, #4
 800d6a2:	466a      	mov	r2, sp
 800d6a4:	f7ff ffc8 	bl	800d638 <__swhatbuf_r>
 800d6a8:	9900      	ldr	r1, [sp, #0]
 800d6aa:	4605      	mov	r5, r0
 800d6ac:	4630      	mov	r0, r6
 800d6ae:	f7ff f963 	bl	800c978 <_malloc_r>
 800d6b2:	b948      	cbnz	r0, 800d6c8 <__smakebuf_r+0x44>
 800d6b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6b8:	059a      	lsls	r2, r3, #22
 800d6ba:	d4ef      	bmi.n	800d69c <__smakebuf_r+0x18>
 800d6bc:	f023 0303 	bic.w	r3, r3, #3
 800d6c0:	f043 0302 	orr.w	r3, r3, #2
 800d6c4:	81a3      	strh	r3, [r4, #12]
 800d6c6:	e7e3      	b.n	800d690 <__smakebuf_r+0xc>
 800d6c8:	4b0d      	ldr	r3, [pc, #52]	; (800d700 <__smakebuf_r+0x7c>)
 800d6ca:	62b3      	str	r3, [r6, #40]	; 0x28
 800d6cc:	89a3      	ldrh	r3, [r4, #12]
 800d6ce:	6020      	str	r0, [r4, #0]
 800d6d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6d4:	81a3      	strh	r3, [r4, #12]
 800d6d6:	9b00      	ldr	r3, [sp, #0]
 800d6d8:	6163      	str	r3, [r4, #20]
 800d6da:	9b01      	ldr	r3, [sp, #4]
 800d6dc:	6120      	str	r0, [r4, #16]
 800d6de:	b15b      	cbz	r3, 800d6f8 <__smakebuf_r+0x74>
 800d6e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6e4:	4630      	mov	r0, r6
 800d6e6:	f000 f8d1 	bl	800d88c <_isatty_r>
 800d6ea:	b128      	cbz	r0, 800d6f8 <__smakebuf_r+0x74>
 800d6ec:	89a3      	ldrh	r3, [r4, #12]
 800d6ee:	f023 0303 	bic.w	r3, r3, #3
 800d6f2:	f043 0301 	orr.w	r3, r3, #1
 800d6f6:	81a3      	strh	r3, [r4, #12]
 800d6f8:	89a0      	ldrh	r0, [r4, #12]
 800d6fa:	4305      	orrs	r5, r0
 800d6fc:	81a5      	strh	r5, [r4, #12]
 800d6fe:	e7cd      	b.n	800d69c <__smakebuf_r+0x18>
 800d700:	0800d491 	.word	0x0800d491

0800d704 <_malloc_usable_size_r>:
 800d704:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d708:	1f18      	subs	r0, r3, #4
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	bfbc      	itt	lt
 800d70e:	580b      	ldrlt	r3, [r1, r0]
 800d710:	18c0      	addlt	r0, r0, r3
 800d712:	4770      	bx	lr

0800d714 <_raise_r>:
 800d714:	291f      	cmp	r1, #31
 800d716:	b538      	push	{r3, r4, r5, lr}
 800d718:	4604      	mov	r4, r0
 800d71a:	460d      	mov	r5, r1
 800d71c:	d904      	bls.n	800d728 <_raise_r+0x14>
 800d71e:	2316      	movs	r3, #22
 800d720:	6003      	str	r3, [r0, #0]
 800d722:	f04f 30ff 	mov.w	r0, #4294967295
 800d726:	bd38      	pop	{r3, r4, r5, pc}
 800d728:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d72a:	b112      	cbz	r2, 800d732 <_raise_r+0x1e>
 800d72c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d730:	b94b      	cbnz	r3, 800d746 <_raise_r+0x32>
 800d732:	4620      	mov	r0, r4
 800d734:	f000 f830 	bl	800d798 <_getpid_r>
 800d738:	462a      	mov	r2, r5
 800d73a:	4601      	mov	r1, r0
 800d73c:	4620      	mov	r0, r4
 800d73e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d742:	f000 b817 	b.w	800d774 <_kill_r>
 800d746:	2b01      	cmp	r3, #1
 800d748:	d00a      	beq.n	800d760 <_raise_r+0x4c>
 800d74a:	1c59      	adds	r1, r3, #1
 800d74c:	d103      	bne.n	800d756 <_raise_r+0x42>
 800d74e:	2316      	movs	r3, #22
 800d750:	6003      	str	r3, [r0, #0]
 800d752:	2001      	movs	r0, #1
 800d754:	e7e7      	b.n	800d726 <_raise_r+0x12>
 800d756:	2400      	movs	r4, #0
 800d758:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d75c:	4628      	mov	r0, r5
 800d75e:	4798      	blx	r3
 800d760:	2000      	movs	r0, #0
 800d762:	e7e0      	b.n	800d726 <_raise_r+0x12>

0800d764 <raise>:
 800d764:	4b02      	ldr	r3, [pc, #8]	; (800d770 <raise+0xc>)
 800d766:	4601      	mov	r1, r0
 800d768:	6818      	ldr	r0, [r3, #0]
 800d76a:	f7ff bfd3 	b.w	800d714 <_raise_r>
 800d76e:	bf00      	nop
 800d770:	20000064 	.word	0x20000064

0800d774 <_kill_r>:
 800d774:	b538      	push	{r3, r4, r5, lr}
 800d776:	4d07      	ldr	r5, [pc, #28]	; (800d794 <_kill_r+0x20>)
 800d778:	2300      	movs	r3, #0
 800d77a:	4604      	mov	r4, r0
 800d77c:	4608      	mov	r0, r1
 800d77e:	4611      	mov	r1, r2
 800d780:	602b      	str	r3, [r5, #0]
 800d782:	f7f6 ffd7 	bl	8004734 <_kill>
 800d786:	1c43      	adds	r3, r0, #1
 800d788:	d102      	bne.n	800d790 <_kill_r+0x1c>
 800d78a:	682b      	ldr	r3, [r5, #0]
 800d78c:	b103      	cbz	r3, 800d790 <_kill_r+0x1c>
 800d78e:	6023      	str	r3, [r4, #0]
 800d790:	bd38      	pop	{r3, r4, r5, pc}
 800d792:	bf00      	nop
 800d794:	20000908 	.word	0x20000908

0800d798 <_getpid_r>:
 800d798:	f7f6 bfc4 	b.w	8004724 <_getpid>

0800d79c <__sread>:
 800d79c:	b510      	push	{r4, lr}
 800d79e:	460c      	mov	r4, r1
 800d7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7a4:	f000 f894 	bl	800d8d0 <_read_r>
 800d7a8:	2800      	cmp	r0, #0
 800d7aa:	bfab      	itete	ge
 800d7ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d7ae:	89a3      	ldrhlt	r3, [r4, #12]
 800d7b0:	181b      	addge	r3, r3, r0
 800d7b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d7b6:	bfac      	ite	ge
 800d7b8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d7ba:	81a3      	strhlt	r3, [r4, #12]
 800d7bc:	bd10      	pop	{r4, pc}

0800d7be <__swrite>:
 800d7be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7c2:	461f      	mov	r7, r3
 800d7c4:	898b      	ldrh	r3, [r1, #12]
 800d7c6:	05db      	lsls	r3, r3, #23
 800d7c8:	4605      	mov	r5, r0
 800d7ca:	460c      	mov	r4, r1
 800d7cc:	4616      	mov	r6, r2
 800d7ce:	d505      	bpl.n	800d7dc <__swrite+0x1e>
 800d7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7d4:	2302      	movs	r3, #2
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	f000 f868 	bl	800d8ac <_lseek_r>
 800d7dc:	89a3      	ldrh	r3, [r4, #12]
 800d7de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d7e6:	81a3      	strh	r3, [r4, #12]
 800d7e8:	4632      	mov	r2, r6
 800d7ea:	463b      	mov	r3, r7
 800d7ec:	4628      	mov	r0, r5
 800d7ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7f2:	f000 b817 	b.w	800d824 <_write_r>

0800d7f6 <__sseek>:
 800d7f6:	b510      	push	{r4, lr}
 800d7f8:	460c      	mov	r4, r1
 800d7fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7fe:	f000 f855 	bl	800d8ac <_lseek_r>
 800d802:	1c43      	adds	r3, r0, #1
 800d804:	89a3      	ldrh	r3, [r4, #12]
 800d806:	bf15      	itete	ne
 800d808:	6560      	strne	r0, [r4, #84]	; 0x54
 800d80a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d80e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d812:	81a3      	strheq	r3, [r4, #12]
 800d814:	bf18      	it	ne
 800d816:	81a3      	strhne	r3, [r4, #12]
 800d818:	bd10      	pop	{r4, pc}

0800d81a <__sclose>:
 800d81a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d81e:	f000 b813 	b.w	800d848 <_close_r>
	...

0800d824 <_write_r>:
 800d824:	b538      	push	{r3, r4, r5, lr}
 800d826:	4d07      	ldr	r5, [pc, #28]	; (800d844 <_write_r+0x20>)
 800d828:	4604      	mov	r4, r0
 800d82a:	4608      	mov	r0, r1
 800d82c:	4611      	mov	r1, r2
 800d82e:	2200      	movs	r2, #0
 800d830:	602a      	str	r2, [r5, #0]
 800d832:	461a      	mov	r2, r3
 800d834:	f7f6 ffb5 	bl	80047a2 <_write>
 800d838:	1c43      	adds	r3, r0, #1
 800d83a:	d102      	bne.n	800d842 <_write_r+0x1e>
 800d83c:	682b      	ldr	r3, [r5, #0]
 800d83e:	b103      	cbz	r3, 800d842 <_write_r+0x1e>
 800d840:	6023      	str	r3, [r4, #0]
 800d842:	bd38      	pop	{r3, r4, r5, pc}
 800d844:	20000908 	.word	0x20000908

0800d848 <_close_r>:
 800d848:	b538      	push	{r3, r4, r5, lr}
 800d84a:	4d06      	ldr	r5, [pc, #24]	; (800d864 <_close_r+0x1c>)
 800d84c:	2300      	movs	r3, #0
 800d84e:	4604      	mov	r4, r0
 800d850:	4608      	mov	r0, r1
 800d852:	602b      	str	r3, [r5, #0]
 800d854:	f7f6 ffc1 	bl	80047da <_close>
 800d858:	1c43      	adds	r3, r0, #1
 800d85a:	d102      	bne.n	800d862 <_close_r+0x1a>
 800d85c:	682b      	ldr	r3, [r5, #0]
 800d85e:	b103      	cbz	r3, 800d862 <_close_r+0x1a>
 800d860:	6023      	str	r3, [r4, #0]
 800d862:	bd38      	pop	{r3, r4, r5, pc}
 800d864:	20000908 	.word	0x20000908

0800d868 <_fstat_r>:
 800d868:	b538      	push	{r3, r4, r5, lr}
 800d86a:	4d07      	ldr	r5, [pc, #28]	; (800d888 <_fstat_r+0x20>)
 800d86c:	2300      	movs	r3, #0
 800d86e:	4604      	mov	r4, r0
 800d870:	4608      	mov	r0, r1
 800d872:	4611      	mov	r1, r2
 800d874:	602b      	str	r3, [r5, #0]
 800d876:	f7f6 ffbc 	bl	80047f2 <_fstat>
 800d87a:	1c43      	adds	r3, r0, #1
 800d87c:	d102      	bne.n	800d884 <_fstat_r+0x1c>
 800d87e:	682b      	ldr	r3, [r5, #0]
 800d880:	b103      	cbz	r3, 800d884 <_fstat_r+0x1c>
 800d882:	6023      	str	r3, [r4, #0]
 800d884:	bd38      	pop	{r3, r4, r5, pc}
 800d886:	bf00      	nop
 800d888:	20000908 	.word	0x20000908

0800d88c <_isatty_r>:
 800d88c:	b538      	push	{r3, r4, r5, lr}
 800d88e:	4d06      	ldr	r5, [pc, #24]	; (800d8a8 <_isatty_r+0x1c>)
 800d890:	2300      	movs	r3, #0
 800d892:	4604      	mov	r4, r0
 800d894:	4608      	mov	r0, r1
 800d896:	602b      	str	r3, [r5, #0]
 800d898:	f7f6 ffbb 	bl	8004812 <_isatty>
 800d89c:	1c43      	adds	r3, r0, #1
 800d89e:	d102      	bne.n	800d8a6 <_isatty_r+0x1a>
 800d8a0:	682b      	ldr	r3, [r5, #0]
 800d8a2:	b103      	cbz	r3, 800d8a6 <_isatty_r+0x1a>
 800d8a4:	6023      	str	r3, [r4, #0]
 800d8a6:	bd38      	pop	{r3, r4, r5, pc}
 800d8a8:	20000908 	.word	0x20000908

0800d8ac <_lseek_r>:
 800d8ac:	b538      	push	{r3, r4, r5, lr}
 800d8ae:	4d07      	ldr	r5, [pc, #28]	; (800d8cc <_lseek_r+0x20>)
 800d8b0:	4604      	mov	r4, r0
 800d8b2:	4608      	mov	r0, r1
 800d8b4:	4611      	mov	r1, r2
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	602a      	str	r2, [r5, #0]
 800d8ba:	461a      	mov	r2, r3
 800d8bc:	f7f6 ffb4 	bl	8004828 <_lseek>
 800d8c0:	1c43      	adds	r3, r0, #1
 800d8c2:	d102      	bne.n	800d8ca <_lseek_r+0x1e>
 800d8c4:	682b      	ldr	r3, [r5, #0]
 800d8c6:	b103      	cbz	r3, 800d8ca <_lseek_r+0x1e>
 800d8c8:	6023      	str	r3, [r4, #0]
 800d8ca:	bd38      	pop	{r3, r4, r5, pc}
 800d8cc:	20000908 	.word	0x20000908

0800d8d0 <_read_r>:
 800d8d0:	b538      	push	{r3, r4, r5, lr}
 800d8d2:	4d07      	ldr	r5, [pc, #28]	; (800d8f0 <_read_r+0x20>)
 800d8d4:	4604      	mov	r4, r0
 800d8d6:	4608      	mov	r0, r1
 800d8d8:	4611      	mov	r1, r2
 800d8da:	2200      	movs	r2, #0
 800d8dc:	602a      	str	r2, [r5, #0]
 800d8de:	461a      	mov	r2, r3
 800d8e0:	f7f6 ff42 	bl	8004768 <_read>
 800d8e4:	1c43      	adds	r3, r0, #1
 800d8e6:	d102      	bne.n	800d8ee <_read_r+0x1e>
 800d8e8:	682b      	ldr	r3, [r5, #0]
 800d8ea:	b103      	cbz	r3, 800d8ee <_read_r+0x1e>
 800d8ec:	6023      	str	r3, [r4, #0]
 800d8ee:	bd38      	pop	{r3, r4, r5, pc}
 800d8f0:	20000908 	.word	0x20000908

0800d8f4 <pow>:
 800d8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8f6:	ed2d 8b02 	vpush	{d8}
 800d8fa:	eeb0 8a40 	vmov.f32	s16, s0
 800d8fe:	eef0 8a60 	vmov.f32	s17, s1
 800d902:	ec55 4b11 	vmov	r4, r5, d1
 800d906:	f000 f8df 	bl	800dac8 <__ieee754_pow>
 800d90a:	4622      	mov	r2, r4
 800d90c:	462b      	mov	r3, r5
 800d90e:	4620      	mov	r0, r4
 800d910:	4629      	mov	r1, r5
 800d912:	ec57 6b10 	vmov	r6, r7, d0
 800d916:	f7f3 f931 	bl	8000b7c <__aeabi_dcmpun>
 800d91a:	2800      	cmp	r0, #0
 800d91c:	d13b      	bne.n	800d996 <pow+0xa2>
 800d91e:	ec51 0b18 	vmov	r0, r1, d8
 800d922:	2200      	movs	r2, #0
 800d924:	2300      	movs	r3, #0
 800d926:	f7f3 f8f7 	bl	8000b18 <__aeabi_dcmpeq>
 800d92a:	b1b8      	cbz	r0, 800d95c <pow+0x68>
 800d92c:	2200      	movs	r2, #0
 800d92e:	2300      	movs	r3, #0
 800d930:	4620      	mov	r0, r4
 800d932:	4629      	mov	r1, r5
 800d934:	f7f3 f8f0 	bl	8000b18 <__aeabi_dcmpeq>
 800d938:	2800      	cmp	r0, #0
 800d93a:	d146      	bne.n	800d9ca <pow+0xd6>
 800d93c:	ec45 4b10 	vmov	d0, r4, r5
 800d940:	f001 f864 	bl	800ea0c <finite>
 800d944:	b338      	cbz	r0, 800d996 <pow+0xa2>
 800d946:	2200      	movs	r2, #0
 800d948:	2300      	movs	r3, #0
 800d94a:	4620      	mov	r0, r4
 800d94c:	4629      	mov	r1, r5
 800d94e:	f7f3 f8ed 	bl	8000b2c <__aeabi_dcmplt>
 800d952:	b300      	cbz	r0, 800d996 <pow+0xa2>
 800d954:	f7fd f8b2 	bl	800aabc <__errno>
 800d958:	2322      	movs	r3, #34	; 0x22
 800d95a:	e01b      	b.n	800d994 <pow+0xa0>
 800d95c:	ec47 6b10 	vmov	d0, r6, r7
 800d960:	f001 f854 	bl	800ea0c <finite>
 800d964:	b9e0      	cbnz	r0, 800d9a0 <pow+0xac>
 800d966:	eeb0 0a48 	vmov.f32	s0, s16
 800d96a:	eef0 0a68 	vmov.f32	s1, s17
 800d96e:	f001 f84d 	bl	800ea0c <finite>
 800d972:	b1a8      	cbz	r0, 800d9a0 <pow+0xac>
 800d974:	ec45 4b10 	vmov	d0, r4, r5
 800d978:	f001 f848 	bl	800ea0c <finite>
 800d97c:	b180      	cbz	r0, 800d9a0 <pow+0xac>
 800d97e:	4632      	mov	r2, r6
 800d980:	463b      	mov	r3, r7
 800d982:	4630      	mov	r0, r6
 800d984:	4639      	mov	r1, r7
 800d986:	f7f3 f8f9 	bl	8000b7c <__aeabi_dcmpun>
 800d98a:	2800      	cmp	r0, #0
 800d98c:	d0e2      	beq.n	800d954 <pow+0x60>
 800d98e:	f7fd f895 	bl	800aabc <__errno>
 800d992:	2321      	movs	r3, #33	; 0x21
 800d994:	6003      	str	r3, [r0, #0]
 800d996:	ecbd 8b02 	vpop	{d8}
 800d99a:	ec47 6b10 	vmov	d0, r6, r7
 800d99e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	4630      	mov	r0, r6
 800d9a6:	4639      	mov	r1, r7
 800d9a8:	f7f3 f8b6 	bl	8000b18 <__aeabi_dcmpeq>
 800d9ac:	2800      	cmp	r0, #0
 800d9ae:	d0f2      	beq.n	800d996 <pow+0xa2>
 800d9b0:	eeb0 0a48 	vmov.f32	s0, s16
 800d9b4:	eef0 0a68 	vmov.f32	s1, s17
 800d9b8:	f001 f828 	bl	800ea0c <finite>
 800d9bc:	2800      	cmp	r0, #0
 800d9be:	d0ea      	beq.n	800d996 <pow+0xa2>
 800d9c0:	ec45 4b10 	vmov	d0, r4, r5
 800d9c4:	f001 f822 	bl	800ea0c <finite>
 800d9c8:	e7c3      	b.n	800d952 <pow+0x5e>
 800d9ca:	4f01      	ldr	r7, [pc, #4]	; (800d9d0 <pow+0xdc>)
 800d9cc:	2600      	movs	r6, #0
 800d9ce:	e7e2      	b.n	800d996 <pow+0xa2>
 800d9d0:	3ff00000 	.word	0x3ff00000

0800d9d4 <sqrt>:
 800d9d4:	b538      	push	{r3, r4, r5, lr}
 800d9d6:	ed2d 8b02 	vpush	{d8}
 800d9da:	ec55 4b10 	vmov	r4, r5, d0
 800d9de:	f000 fda1 	bl	800e524 <__ieee754_sqrt>
 800d9e2:	4622      	mov	r2, r4
 800d9e4:	462b      	mov	r3, r5
 800d9e6:	4620      	mov	r0, r4
 800d9e8:	4629      	mov	r1, r5
 800d9ea:	eeb0 8a40 	vmov.f32	s16, s0
 800d9ee:	eef0 8a60 	vmov.f32	s17, s1
 800d9f2:	f7f3 f8c3 	bl	8000b7c <__aeabi_dcmpun>
 800d9f6:	b990      	cbnz	r0, 800da1e <sqrt+0x4a>
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	4629      	mov	r1, r5
 800da00:	f7f3 f894 	bl	8000b2c <__aeabi_dcmplt>
 800da04:	b158      	cbz	r0, 800da1e <sqrt+0x4a>
 800da06:	f7fd f859 	bl	800aabc <__errno>
 800da0a:	2321      	movs	r3, #33	; 0x21
 800da0c:	6003      	str	r3, [r0, #0]
 800da0e:	2200      	movs	r2, #0
 800da10:	2300      	movs	r3, #0
 800da12:	4610      	mov	r0, r2
 800da14:	4619      	mov	r1, r3
 800da16:	f7f2 ff41 	bl	800089c <__aeabi_ddiv>
 800da1a:	ec41 0b18 	vmov	d8, r0, r1
 800da1e:	eeb0 0a48 	vmov.f32	s0, s16
 800da22:	eef0 0a68 	vmov.f32	s1, s17
 800da26:	ecbd 8b02 	vpop	{d8}
 800da2a:	bd38      	pop	{r3, r4, r5, pc}

0800da2c <asinf>:
 800da2c:	b508      	push	{r3, lr}
 800da2e:	ed2d 8b02 	vpush	{d8}
 800da32:	eeb0 8a40 	vmov.f32	s16, s0
 800da36:	f000 fe27 	bl	800e688 <__ieee754_asinf>
 800da3a:	eeb4 8a48 	vcmp.f32	s16, s16
 800da3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da42:	eef0 8a40 	vmov.f32	s17, s0
 800da46:	d615      	bvs.n	800da74 <asinf+0x48>
 800da48:	eeb0 0a48 	vmov.f32	s0, s16
 800da4c:	f001 f946 	bl	800ecdc <fabsf>
 800da50:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800da54:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800da58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da5c:	dd0a      	ble.n	800da74 <asinf+0x48>
 800da5e:	f7fd f82d 	bl	800aabc <__errno>
 800da62:	ecbd 8b02 	vpop	{d8}
 800da66:	2321      	movs	r3, #33	; 0x21
 800da68:	6003      	str	r3, [r0, #0]
 800da6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800da6e:	4804      	ldr	r0, [pc, #16]	; (800da80 <asinf+0x54>)
 800da70:	f001 b93c 	b.w	800ecec <nanf>
 800da74:	eeb0 0a68 	vmov.f32	s0, s17
 800da78:	ecbd 8b02 	vpop	{d8}
 800da7c:	bd08      	pop	{r3, pc}
 800da7e:	bf00      	nop
 800da80:	0800f080 	.word	0x0800f080

0800da84 <atan2f>:
 800da84:	f000 bee6 	b.w	800e854 <__ieee754_atan2f>

0800da88 <sqrtf>:
 800da88:	b508      	push	{r3, lr}
 800da8a:	ed2d 8b02 	vpush	{d8}
 800da8e:	eeb0 8a40 	vmov.f32	s16, s0
 800da92:	f000 ff7f 	bl	800e994 <__ieee754_sqrtf>
 800da96:	eeb4 8a48 	vcmp.f32	s16, s16
 800da9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da9e:	d60c      	bvs.n	800daba <sqrtf+0x32>
 800daa0:	eddf 8a07 	vldr	s17, [pc, #28]	; 800dac0 <sqrtf+0x38>
 800daa4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800daa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daac:	d505      	bpl.n	800daba <sqrtf+0x32>
 800daae:	f7fd f805 	bl	800aabc <__errno>
 800dab2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800dab6:	2321      	movs	r3, #33	; 0x21
 800dab8:	6003      	str	r3, [r0, #0]
 800daba:	ecbd 8b02 	vpop	{d8}
 800dabe:	bd08      	pop	{r3, pc}
	...

0800dac8 <__ieee754_pow>:
 800dac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dacc:	ed2d 8b06 	vpush	{d8-d10}
 800dad0:	b089      	sub	sp, #36	; 0x24
 800dad2:	ed8d 1b00 	vstr	d1, [sp]
 800dad6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800dada:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800dade:	ea58 0102 	orrs.w	r1, r8, r2
 800dae2:	ec57 6b10 	vmov	r6, r7, d0
 800dae6:	d115      	bne.n	800db14 <__ieee754_pow+0x4c>
 800dae8:	19b3      	adds	r3, r6, r6
 800daea:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800daee:	4152      	adcs	r2, r2
 800daf0:	4299      	cmp	r1, r3
 800daf2:	4b89      	ldr	r3, [pc, #548]	; (800dd18 <__ieee754_pow+0x250>)
 800daf4:	4193      	sbcs	r3, r2
 800daf6:	f080 84d2 	bcs.w	800e49e <__ieee754_pow+0x9d6>
 800dafa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dafe:	4630      	mov	r0, r6
 800db00:	4639      	mov	r1, r7
 800db02:	f7f2 fbeb 	bl	80002dc <__adddf3>
 800db06:	ec41 0b10 	vmov	d0, r0, r1
 800db0a:	b009      	add	sp, #36	; 0x24
 800db0c:	ecbd 8b06 	vpop	{d8-d10}
 800db10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db14:	4b81      	ldr	r3, [pc, #516]	; (800dd1c <__ieee754_pow+0x254>)
 800db16:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800db1a:	429c      	cmp	r4, r3
 800db1c:	ee10 aa10 	vmov	sl, s0
 800db20:	463d      	mov	r5, r7
 800db22:	dc06      	bgt.n	800db32 <__ieee754_pow+0x6a>
 800db24:	d101      	bne.n	800db2a <__ieee754_pow+0x62>
 800db26:	2e00      	cmp	r6, #0
 800db28:	d1e7      	bne.n	800dafa <__ieee754_pow+0x32>
 800db2a:	4598      	cmp	r8, r3
 800db2c:	dc01      	bgt.n	800db32 <__ieee754_pow+0x6a>
 800db2e:	d10f      	bne.n	800db50 <__ieee754_pow+0x88>
 800db30:	b172      	cbz	r2, 800db50 <__ieee754_pow+0x88>
 800db32:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800db36:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800db3a:	ea55 050a 	orrs.w	r5, r5, sl
 800db3e:	d1dc      	bne.n	800dafa <__ieee754_pow+0x32>
 800db40:	e9dd 3200 	ldrd	r3, r2, [sp]
 800db44:	18db      	adds	r3, r3, r3
 800db46:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800db4a:	4152      	adcs	r2, r2
 800db4c:	429d      	cmp	r5, r3
 800db4e:	e7d0      	b.n	800daf2 <__ieee754_pow+0x2a>
 800db50:	2d00      	cmp	r5, #0
 800db52:	da3b      	bge.n	800dbcc <__ieee754_pow+0x104>
 800db54:	4b72      	ldr	r3, [pc, #456]	; (800dd20 <__ieee754_pow+0x258>)
 800db56:	4598      	cmp	r8, r3
 800db58:	dc51      	bgt.n	800dbfe <__ieee754_pow+0x136>
 800db5a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800db5e:	4598      	cmp	r8, r3
 800db60:	f340 84ac 	ble.w	800e4bc <__ieee754_pow+0x9f4>
 800db64:	ea4f 5328 	mov.w	r3, r8, asr #20
 800db68:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800db6c:	2b14      	cmp	r3, #20
 800db6e:	dd0f      	ble.n	800db90 <__ieee754_pow+0xc8>
 800db70:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800db74:	fa22 f103 	lsr.w	r1, r2, r3
 800db78:	fa01 f303 	lsl.w	r3, r1, r3
 800db7c:	4293      	cmp	r3, r2
 800db7e:	f040 849d 	bne.w	800e4bc <__ieee754_pow+0x9f4>
 800db82:	f001 0101 	and.w	r1, r1, #1
 800db86:	f1c1 0302 	rsb	r3, r1, #2
 800db8a:	9304      	str	r3, [sp, #16]
 800db8c:	b182      	cbz	r2, 800dbb0 <__ieee754_pow+0xe8>
 800db8e:	e05f      	b.n	800dc50 <__ieee754_pow+0x188>
 800db90:	2a00      	cmp	r2, #0
 800db92:	d15b      	bne.n	800dc4c <__ieee754_pow+0x184>
 800db94:	f1c3 0314 	rsb	r3, r3, #20
 800db98:	fa48 f103 	asr.w	r1, r8, r3
 800db9c:	fa01 f303 	lsl.w	r3, r1, r3
 800dba0:	4543      	cmp	r3, r8
 800dba2:	f040 8488 	bne.w	800e4b6 <__ieee754_pow+0x9ee>
 800dba6:	f001 0101 	and.w	r1, r1, #1
 800dbaa:	f1c1 0302 	rsb	r3, r1, #2
 800dbae:	9304      	str	r3, [sp, #16]
 800dbb0:	4b5c      	ldr	r3, [pc, #368]	; (800dd24 <__ieee754_pow+0x25c>)
 800dbb2:	4598      	cmp	r8, r3
 800dbb4:	d132      	bne.n	800dc1c <__ieee754_pow+0x154>
 800dbb6:	f1b9 0f00 	cmp.w	r9, #0
 800dbba:	f280 8478 	bge.w	800e4ae <__ieee754_pow+0x9e6>
 800dbbe:	4959      	ldr	r1, [pc, #356]	; (800dd24 <__ieee754_pow+0x25c>)
 800dbc0:	4632      	mov	r2, r6
 800dbc2:	463b      	mov	r3, r7
 800dbc4:	2000      	movs	r0, #0
 800dbc6:	f7f2 fe69 	bl	800089c <__aeabi_ddiv>
 800dbca:	e79c      	b.n	800db06 <__ieee754_pow+0x3e>
 800dbcc:	2300      	movs	r3, #0
 800dbce:	9304      	str	r3, [sp, #16]
 800dbd0:	2a00      	cmp	r2, #0
 800dbd2:	d13d      	bne.n	800dc50 <__ieee754_pow+0x188>
 800dbd4:	4b51      	ldr	r3, [pc, #324]	; (800dd1c <__ieee754_pow+0x254>)
 800dbd6:	4598      	cmp	r8, r3
 800dbd8:	d1ea      	bne.n	800dbb0 <__ieee754_pow+0xe8>
 800dbda:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800dbde:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800dbe2:	ea53 030a 	orrs.w	r3, r3, sl
 800dbe6:	f000 845a 	beq.w	800e49e <__ieee754_pow+0x9d6>
 800dbea:	4b4f      	ldr	r3, [pc, #316]	; (800dd28 <__ieee754_pow+0x260>)
 800dbec:	429c      	cmp	r4, r3
 800dbee:	dd08      	ble.n	800dc02 <__ieee754_pow+0x13a>
 800dbf0:	f1b9 0f00 	cmp.w	r9, #0
 800dbf4:	f2c0 8457 	blt.w	800e4a6 <__ieee754_pow+0x9de>
 800dbf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dbfc:	e783      	b.n	800db06 <__ieee754_pow+0x3e>
 800dbfe:	2302      	movs	r3, #2
 800dc00:	e7e5      	b.n	800dbce <__ieee754_pow+0x106>
 800dc02:	f1b9 0f00 	cmp.w	r9, #0
 800dc06:	f04f 0000 	mov.w	r0, #0
 800dc0a:	f04f 0100 	mov.w	r1, #0
 800dc0e:	f6bf af7a 	bge.w	800db06 <__ieee754_pow+0x3e>
 800dc12:	e9dd 0300 	ldrd	r0, r3, [sp]
 800dc16:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dc1a:	e774      	b.n	800db06 <__ieee754_pow+0x3e>
 800dc1c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800dc20:	d106      	bne.n	800dc30 <__ieee754_pow+0x168>
 800dc22:	4632      	mov	r2, r6
 800dc24:	463b      	mov	r3, r7
 800dc26:	4630      	mov	r0, r6
 800dc28:	4639      	mov	r1, r7
 800dc2a:	f7f2 fd0d 	bl	8000648 <__aeabi_dmul>
 800dc2e:	e76a      	b.n	800db06 <__ieee754_pow+0x3e>
 800dc30:	4b3e      	ldr	r3, [pc, #248]	; (800dd2c <__ieee754_pow+0x264>)
 800dc32:	4599      	cmp	r9, r3
 800dc34:	d10c      	bne.n	800dc50 <__ieee754_pow+0x188>
 800dc36:	2d00      	cmp	r5, #0
 800dc38:	db0a      	blt.n	800dc50 <__ieee754_pow+0x188>
 800dc3a:	ec47 6b10 	vmov	d0, r6, r7
 800dc3e:	b009      	add	sp, #36	; 0x24
 800dc40:	ecbd 8b06 	vpop	{d8-d10}
 800dc44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc48:	f000 bc6c 	b.w	800e524 <__ieee754_sqrt>
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	9304      	str	r3, [sp, #16]
 800dc50:	ec47 6b10 	vmov	d0, r6, r7
 800dc54:	f000 fed1 	bl	800e9fa <fabs>
 800dc58:	ec51 0b10 	vmov	r0, r1, d0
 800dc5c:	f1ba 0f00 	cmp.w	sl, #0
 800dc60:	d129      	bne.n	800dcb6 <__ieee754_pow+0x1ee>
 800dc62:	b124      	cbz	r4, 800dc6e <__ieee754_pow+0x1a6>
 800dc64:	4b2f      	ldr	r3, [pc, #188]	; (800dd24 <__ieee754_pow+0x25c>)
 800dc66:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d123      	bne.n	800dcb6 <__ieee754_pow+0x1ee>
 800dc6e:	f1b9 0f00 	cmp.w	r9, #0
 800dc72:	da05      	bge.n	800dc80 <__ieee754_pow+0x1b8>
 800dc74:	4602      	mov	r2, r0
 800dc76:	460b      	mov	r3, r1
 800dc78:	2000      	movs	r0, #0
 800dc7a:	492a      	ldr	r1, [pc, #168]	; (800dd24 <__ieee754_pow+0x25c>)
 800dc7c:	f7f2 fe0e 	bl	800089c <__aeabi_ddiv>
 800dc80:	2d00      	cmp	r5, #0
 800dc82:	f6bf af40 	bge.w	800db06 <__ieee754_pow+0x3e>
 800dc86:	9b04      	ldr	r3, [sp, #16]
 800dc88:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800dc8c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800dc90:	4323      	orrs	r3, r4
 800dc92:	d108      	bne.n	800dca6 <__ieee754_pow+0x1de>
 800dc94:	4602      	mov	r2, r0
 800dc96:	460b      	mov	r3, r1
 800dc98:	4610      	mov	r0, r2
 800dc9a:	4619      	mov	r1, r3
 800dc9c:	f7f2 fb1c 	bl	80002d8 <__aeabi_dsub>
 800dca0:	4602      	mov	r2, r0
 800dca2:	460b      	mov	r3, r1
 800dca4:	e78f      	b.n	800dbc6 <__ieee754_pow+0xfe>
 800dca6:	9b04      	ldr	r3, [sp, #16]
 800dca8:	2b01      	cmp	r3, #1
 800dcaa:	f47f af2c 	bne.w	800db06 <__ieee754_pow+0x3e>
 800dcae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dcb2:	4619      	mov	r1, r3
 800dcb4:	e727      	b.n	800db06 <__ieee754_pow+0x3e>
 800dcb6:	0feb      	lsrs	r3, r5, #31
 800dcb8:	3b01      	subs	r3, #1
 800dcba:	9306      	str	r3, [sp, #24]
 800dcbc:	9a06      	ldr	r2, [sp, #24]
 800dcbe:	9b04      	ldr	r3, [sp, #16]
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	d102      	bne.n	800dcca <__ieee754_pow+0x202>
 800dcc4:	4632      	mov	r2, r6
 800dcc6:	463b      	mov	r3, r7
 800dcc8:	e7e6      	b.n	800dc98 <__ieee754_pow+0x1d0>
 800dcca:	4b19      	ldr	r3, [pc, #100]	; (800dd30 <__ieee754_pow+0x268>)
 800dccc:	4598      	cmp	r8, r3
 800dcce:	f340 80fb 	ble.w	800dec8 <__ieee754_pow+0x400>
 800dcd2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800dcd6:	4598      	cmp	r8, r3
 800dcd8:	4b13      	ldr	r3, [pc, #76]	; (800dd28 <__ieee754_pow+0x260>)
 800dcda:	dd0c      	ble.n	800dcf6 <__ieee754_pow+0x22e>
 800dcdc:	429c      	cmp	r4, r3
 800dcde:	dc0f      	bgt.n	800dd00 <__ieee754_pow+0x238>
 800dce0:	f1b9 0f00 	cmp.w	r9, #0
 800dce4:	da0f      	bge.n	800dd06 <__ieee754_pow+0x23e>
 800dce6:	2000      	movs	r0, #0
 800dce8:	b009      	add	sp, #36	; 0x24
 800dcea:	ecbd 8b06 	vpop	{d8-d10}
 800dcee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcf2:	f000 be79 	b.w	800e9e8 <__math_oflow>
 800dcf6:	429c      	cmp	r4, r3
 800dcf8:	dbf2      	blt.n	800dce0 <__ieee754_pow+0x218>
 800dcfa:	4b0a      	ldr	r3, [pc, #40]	; (800dd24 <__ieee754_pow+0x25c>)
 800dcfc:	429c      	cmp	r4, r3
 800dcfe:	dd19      	ble.n	800dd34 <__ieee754_pow+0x26c>
 800dd00:	f1b9 0f00 	cmp.w	r9, #0
 800dd04:	dcef      	bgt.n	800dce6 <__ieee754_pow+0x21e>
 800dd06:	2000      	movs	r0, #0
 800dd08:	b009      	add	sp, #36	; 0x24
 800dd0a:	ecbd 8b06 	vpop	{d8-d10}
 800dd0e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd12:	f000 be60 	b.w	800e9d6 <__math_uflow>
 800dd16:	bf00      	nop
 800dd18:	fff00000 	.word	0xfff00000
 800dd1c:	7ff00000 	.word	0x7ff00000
 800dd20:	433fffff 	.word	0x433fffff
 800dd24:	3ff00000 	.word	0x3ff00000
 800dd28:	3fefffff 	.word	0x3fefffff
 800dd2c:	3fe00000 	.word	0x3fe00000
 800dd30:	41e00000 	.word	0x41e00000
 800dd34:	4b60      	ldr	r3, [pc, #384]	; (800deb8 <__ieee754_pow+0x3f0>)
 800dd36:	2200      	movs	r2, #0
 800dd38:	f7f2 face 	bl	80002d8 <__aeabi_dsub>
 800dd3c:	a354      	add	r3, pc, #336	; (adr r3, 800de90 <__ieee754_pow+0x3c8>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	4604      	mov	r4, r0
 800dd44:	460d      	mov	r5, r1
 800dd46:	f7f2 fc7f 	bl	8000648 <__aeabi_dmul>
 800dd4a:	a353      	add	r3, pc, #332	; (adr r3, 800de98 <__ieee754_pow+0x3d0>)
 800dd4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd50:	4606      	mov	r6, r0
 800dd52:	460f      	mov	r7, r1
 800dd54:	4620      	mov	r0, r4
 800dd56:	4629      	mov	r1, r5
 800dd58:	f7f2 fc76 	bl	8000648 <__aeabi_dmul>
 800dd5c:	4b57      	ldr	r3, [pc, #348]	; (800debc <__ieee754_pow+0x3f4>)
 800dd5e:	4682      	mov	sl, r0
 800dd60:	468b      	mov	fp, r1
 800dd62:	2200      	movs	r2, #0
 800dd64:	4620      	mov	r0, r4
 800dd66:	4629      	mov	r1, r5
 800dd68:	f7f2 fc6e 	bl	8000648 <__aeabi_dmul>
 800dd6c:	4602      	mov	r2, r0
 800dd6e:	460b      	mov	r3, r1
 800dd70:	a14b      	add	r1, pc, #300	; (adr r1, 800dea0 <__ieee754_pow+0x3d8>)
 800dd72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd76:	f7f2 faaf 	bl	80002d8 <__aeabi_dsub>
 800dd7a:	4622      	mov	r2, r4
 800dd7c:	462b      	mov	r3, r5
 800dd7e:	f7f2 fc63 	bl	8000648 <__aeabi_dmul>
 800dd82:	4602      	mov	r2, r0
 800dd84:	460b      	mov	r3, r1
 800dd86:	2000      	movs	r0, #0
 800dd88:	494d      	ldr	r1, [pc, #308]	; (800dec0 <__ieee754_pow+0x3f8>)
 800dd8a:	f7f2 faa5 	bl	80002d8 <__aeabi_dsub>
 800dd8e:	4622      	mov	r2, r4
 800dd90:	4680      	mov	r8, r0
 800dd92:	4689      	mov	r9, r1
 800dd94:	462b      	mov	r3, r5
 800dd96:	4620      	mov	r0, r4
 800dd98:	4629      	mov	r1, r5
 800dd9a:	f7f2 fc55 	bl	8000648 <__aeabi_dmul>
 800dd9e:	4602      	mov	r2, r0
 800dda0:	460b      	mov	r3, r1
 800dda2:	4640      	mov	r0, r8
 800dda4:	4649      	mov	r1, r9
 800dda6:	f7f2 fc4f 	bl	8000648 <__aeabi_dmul>
 800ddaa:	a33f      	add	r3, pc, #252	; (adr r3, 800dea8 <__ieee754_pow+0x3e0>)
 800ddac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb0:	f7f2 fc4a 	bl	8000648 <__aeabi_dmul>
 800ddb4:	4602      	mov	r2, r0
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	4650      	mov	r0, sl
 800ddba:	4659      	mov	r1, fp
 800ddbc:	f7f2 fa8c 	bl	80002d8 <__aeabi_dsub>
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	460b      	mov	r3, r1
 800ddc4:	4680      	mov	r8, r0
 800ddc6:	4689      	mov	r9, r1
 800ddc8:	4630      	mov	r0, r6
 800ddca:	4639      	mov	r1, r7
 800ddcc:	f7f2 fa86 	bl	80002dc <__adddf3>
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	4632      	mov	r2, r6
 800ddd4:	463b      	mov	r3, r7
 800ddd6:	4604      	mov	r4, r0
 800ddd8:	460d      	mov	r5, r1
 800ddda:	f7f2 fa7d 	bl	80002d8 <__aeabi_dsub>
 800ddde:	4602      	mov	r2, r0
 800dde0:	460b      	mov	r3, r1
 800dde2:	4640      	mov	r0, r8
 800dde4:	4649      	mov	r1, r9
 800dde6:	f7f2 fa77 	bl	80002d8 <__aeabi_dsub>
 800ddea:	9b04      	ldr	r3, [sp, #16]
 800ddec:	9a06      	ldr	r2, [sp, #24]
 800ddee:	3b01      	subs	r3, #1
 800ddf0:	4313      	orrs	r3, r2
 800ddf2:	4682      	mov	sl, r0
 800ddf4:	468b      	mov	fp, r1
 800ddf6:	f040 81e7 	bne.w	800e1c8 <__ieee754_pow+0x700>
 800ddfa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800deb0 <__ieee754_pow+0x3e8>
 800ddfe:	eeb0 8a47 	vmov.f32	s16, s14
 800de02:	eef0 8a67 	vmov.f32	s17, s15
 800de06:	e9dd 6700 	ldrd	r6, r7, [sp]
 800de0a:	2600      	movs	r6, #0
 800de0c:	4632      	mov	r2, r6
 800de0e:	463b      	mov	r3, r7
 800de10:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de14:	f7f2 fa60 	bl	80002d8 <__aeabi_dsub>
 800de18:	4622      	mov	r2, r4
 800de1a:	462b      	mov	r3, r5
 800de1c:	f7f2 fc14 	bl	8000648 <__aeabi_dmul>
 800de20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de24:	4680      	mov	r8, r0
 800de26:	4689      	mov	r9, r1
 800de28:	4650      	mov	r0, sl
 800de2a:	4659      	mov	r1, fp
 800de2c:	f7f2 fc0c 	bl	8000648 <__aeabi_dmul>
 800de30:	4602      	mov	r2, r0
 800de32:	460b      	mov	r3, r1
 800de34:	4640      	mov	r0, r8
 800de36:	4649      	mov	r1, r9
 800de38:	f7f2 fa50 	bl	80002dc <__adddf3>
 800de3c:	4632      	mov	r2, r6
 800de3e:	463b      	mov	r3, r7
 800de40:	4680      	mov	r8, r0
 800de42:	4689      	mov	r9, r1
 800de44:	4620      	mov	r0, r4
 800de46:	4629      	mov	r1, r5
 800de48:	f7f2 fbfe 	bl	8000648 <__aeabi_dmul>
 800de4c:	460b      	mov	r3, r1
 800de4e:	4604      	mov	r4, r0
 800de50:	460d      	mov	r5, r1
 800de52:	4602      	mov	r2, r0
 800de54:	4649      	mov	r1, r9
 800de56:	4640      	mov	r0, r8
 800de58:	f7f2 fa40 	bl	80002dc <__adddf3>
 800de5c:	4b19      	ldr	r3, [pc, #100]	; (800dec4 <__ieee754_pow+0x3fc>)
 800de5e:	4299      	cmp	r1, r3
 800de60:	ec45 4b19 	vmov	d9, r4, r5
 800de64:	4606      	mov	r6, r0
 800de66:	460f      	mov	r7, r1
 800de68:	468b      	mov	fp, r1
 800de6a:	f340 82f1 	ble.w	800e450 <__ieee754_pow+0x988>
 800de6e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800de72:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800de76:	4303      	orrs	r3, r0
 800de78:	f000 81e4 	beq.w	800e244 <__ieee754_pow+0x77c>
 800de7c:	ec51 0b18 	vmov	r0, r1, d8
 800de80:	2200      	movs	r2, #0
 800de82:	2300      	movs	r3, #0
 800de84:	f7f2 fe52 	bl	8000b2c <__aeabi_dcmplt>
 800de88:	3800      	subs	r0, #0
 800de8a:	bf18      	it	ne
 800de8c:	2001      	movne	r0, #1
 800de8e:	e72b      	b.n	800dce8 <__ieee754_pow+0x220>
 800de90:	60000000 	.word	0x60000000
 800de94:	3ff71547 	.word	0x3ff71547
 800de98:	f85ddf44 	.word	0xf85ddf44
 800de9c:	3e54ae0b 	.word	0x3e54ae0b
 800dea0:	55555555 	.word	0x55555555
 800dea4:	3fd55555 	.word	0x3fd55555
 800dea8:	652b82fe 	.word	0x652b82fe
 800deac:	3ff71547 	.word	0x3ff71547
 800deb0:	00000000 	.word	0x00000000
 800deb4:	bff00000 	.word	0xbff00000
 800deb8:	3ff00000 	.word	0x3ff00000
 800debc:	3fd00000 	.word	0x3fd00000
 800dec0:	3fe00000 	.word	0x3fe00000
 800dec4:	408fffff 	.word	0x408fffff
 800dec8:	4bd5      	ldr	r3, [pc, #852]	; (800e220 <__ieee754_pow+0x758>)
 800deca:	402b      	ands	r3, r5
 800decc:	2200      	movs	r2, #0
 800dece:	b92b      	cbnz	r3, 800dedc <__ieee754_pow+0x414>
 800ded0:	4bd4      	ldr	r3, [pc, #848]	; (800e224 <__ieee754_pow+0x75c>)
 800ded2:	f7f2 fbb9 	bl	8000648 <__aeabi_dmul>
 800ded6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800deda:	460c      	mov	r4, r1
 800dedc:	1523      	asrs	r3, r4, #20
 800dede:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800dee2:	4413      	add	r3, r2
 800dee4:	9305      	str	r3, [sp, #20]
 800dee6:	4bd0      	ldr	r3, [pc, #832]	; (800e228 <__ieee754_pow+0x760>)
 800dee8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800deec:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800def0:	429c      	cmp	r4, r3
 800def2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800def6:	dd08      	ble.n	800df0a <__ieee754_pow+0x442>
 800def8:	4bcc      	ldr	r3, [pc, #816]	; (800e22c <__ieee754_pow+0x764>)
 800defa:	429c      	cmp	r4, r3
 800defc:	f340 8162 	ble.w	800e1c4 <__ieee754_pow+0x6fc>
 800df00:	9b05      	ldr	r3, [sp, #20]
 800df02:	3301      	adds	r3, #1
 800df04:	9305      	str	r3, [sp, #20]
 800df06:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800df0a:	2400      	movs	r4, #0
 800df0c:	00e3      	lsls	r3, r4, #3
 800df0e:	9307      	str	r3, [sp, #28]
 800df10:	4bc7      	ldr	r3, [pc, #796]	; (800e230 <__ieee754_pow+0x768>)
 800df12:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800df16:	ed93 7b00 	vldr	d7, [r3]
 800df1a:	4629      	mov	r1, r5
 800df1c:	ec53 2b17 	vmov	r2, r3, d7
 800df20:	eeb0 9a47 	vmov.f32	s18, s14
 800df24:	eef0 9a67 	vmov.f32	s19, s15
 800df28:	4682      	mov	sl, r0
 800df2a:	f7f2 f9d5 	bl	80002d8 <__aeabi_dsub>
 800df2e:	4652      	mov	r2, sl
 800df30:	4606      	mov	r6, r0
 800df32:	460f      	mov	r7, r1
 800df34:	462b      	mov	r3, r5
 800df36:	ec51 0b19 	vmov	r0, r1, d9
 800df3a:	f7f2 f9cf 	bl	80002dc <__adddf3>
 800df3e:	4602      	mov	r2, r0
 800df40:	460b      	mov	r3, r1
 800df42:	2000      	movs	r0, #0
 800df44:	49bb      	ldr	r1, [pc, #748]	; (800e234 <__ieee754_pow+0x76c>)
 800df46:	f7f2 fca9 	bl	800089c <__aeabi_ddiv>
 800df4a:	ec41 0b1a 	vmov	d10, r0, r1
 800df4e:	4602      	mov	r2, r0
 800df50:	460b      	mov	r3, r1
 800df52:	4630      	mov	r0, r6
 800df54:	4639      	mov	r1, r7
 800df56:	f7f2 fb77 	bl	8000648 <__aeabi_dmul>
 800df5a:	2300      	movs	r3, #0
 800df5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df60:	9302      	str	r3, [sp, #8]
 800df62:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800df66:	46ab      	mov	fp, r5
 800df68:	106d      	asrs	r5, r5, #1
 800df6a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800df6e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800df72:	ec41 0b18 	vmov	d8, r0, r1
 800df76:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800df7a:	2200      	movs	r2, #0
 800df7c:	4640      	mov	r0, r8
 800df7e:	4649      	mov	r1, r9
 800df80:	4614      	mov	r4, r2
 800df82:	461d      	mov	r5, r3
 800df84:	f7f2 fb60 	bl	8000648 <__aeabi_dmul>
 800df88:	4602      	mov	r2, r0
 800df8a:	460b      	mov	r3, r1
 800df8c:	4630      	mov	r0, r6
 800df8e:	4639      	mov	r1, r7
 800df90:	f7f2 f9a2 	bl	80002d8 <__aeabi_dsub>
 800df94:	ec53 2b19 	vmov	r2, r3, d9
 800df98:	4606      	mov	r6, r0
 800df9a:	460f      	mov	r7, r1
 800df9c:	4620      	mov	r0, r4
 800df9e:	4629      	mov	r1, r5
 800dfa0:	f7f2 f99a 	bl	80002d8 <__aeabi_dsub>
 800dfa4:	4602      	mov	r2, r0
 800dfa6:	460b      	mov	r3, r1
 800dfa8:	4650      	mov	r0, sl
 800dfaa:	4659      	mov	r1, fp
 800dfac:	f7f2 f994 	bl	80002d8 <__aeabi_dsub>
 800dfb0:	4642      	mov	r2, r8
 800dfb2:	464b      	mov	r3, r9
 800dfb4:	f7f2 fb48 	bl	8000648 <__aeabi_dmul>
 800dfb8:	4602      	mov	r2, r0
 800dfba:	460b      	mov	r3, r1
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	4639      	mov	r1, r7
 800dfc0:	f7f2 f98a 	bl	80002d8 <__aeabi_dsub>
 800dfc4:	ec53 2b1a 	vmov	r2, r3, d10
 800dfc8:	f7f2 fb3e 	bl	8000648 <__aeabi_dmul>
 800dfcc:	ec53 2b18 	vmov	r2, r3, d8
 800dfd0:	ec41 0b19 	vmov	d9, r0, r1
 800dfd4:	ec51 0b18 	vmov	r0, r1, d8
 800dfd8:	f7f2 fb36 	bl	8000648 <__aeabi_dmul>
 800dfdc:	a37c      	add	r3, pc, #496	; (adr r3, 800e1d0 <__ieee754_pow+0x708>)
 800dfde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfe2:	4604      	mov	r4, r0
 800dfe4:	460d      	mov	r5, r1
 800dfe6:	f7f2 fb2f 	bl	8000648 <__aeabi_dmul>
 800dfea:	a37b      	add	r3, pc, #492	; (adr r3, 800e1d8 <__ieee754_pow+0x710>)
 800dfec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dff0:	f7f2 f974 	bl	80002dc <__adddf3>
 800dff4:	4622      	mov	r2, r4
 800dff6:	462b      	mov	r3, r5
 800dff8:	f7f2 fb26 	bl	8000648 <__aeabi_dmul>
 800dffc:	a378      	add	r3, pc, #480	; (adr r3, 800e1e0 <__ieee754_pow+0x718>)
 800dffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e002:	f7f2 f96b 	bl	80002dc <__adddf3>
 800e006:	4622      	mov	r2, r4
 800e008:	462b      	mov	r3, r5
 800e00a:	f7f2 fb1d 	bl	8000648 <__aeabi_dmul>
 800e00e:	a376      	add	r3, pc, #472	; (adr r3, 800e1e8 <__ieee754_pow+0x720>)
 800e010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e014:	f7f2 f962 	bl	80002dc <__adddf3>
 800e018:	4622      	mov	r2, r4
 800e01a:	462b      	mov	r3, r5
 800e01c:	f7f2 fb14 	bl	8000648 <__aeabi_dmul>
 800e020:	a373      	add	r3, pc, #460	; (adr r3, 800e1f0 <__ieee754_pow+0x728>)
 800e022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e026:	f7f2 f959 	bl	80002dc <__adddf3>
 800e02a:	4622      	mov	r2, r4
 800e02c:	462b      	mov	r3, r5
 800e02e:	f7f2 fb0b 	bl	8000648 <__aeabi_dmul>
 800e032:	a371      	add	r3, pc, #452	; (adr r3, 800e1f8 <__ieee754_pow+0x730>)
 800e034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e038:	f7f2 f950 	bl	80002dc <__adddf3>
 800e03c:	4622      	mov	r2, r4
 800e03e:	4606      	mov	r6, r0
 800e040:	460f      	mov	r7, r1
 800e042:	462b      	mov	r3, r5
 800e044:	4620      	mov	r0, r4
 800e046:	4629      	mov	r1, r5
 800e048:	f7f2 fafe 	bl	8000648 <__aeabi_dmul>
 800e04c:	4602      	mov	r2, r0
 800e04e:	460b      	mov	r3, r1
 800e050:	4630      	mov	r0, r6
 800e052:	4639      	mov	r1, r7
 800e054:	f7f2 faf8 	bl	8000648 <__aeabi_dmul>
 800e058:	4642      	mov	r2, r8
 800e05a:	4604      	mov	r4, r0
 800e05c:	460d      	mov	r5, r1
 800e05e:	464b      	mov	r3, r9
 800e060:	ec51 0b18 	vmov	r0, r1, d8
 800e064:	f7f2 f93a 	bl	80002dc <__adddf3>
 800e068:	ec53 2b19 	vmov	r2, r3, d9
 800e06c:	f7f2 faec 	bl	8000648 <__aeabi_dmul>
 800e070:	4622      	mov	r2, r4
 800e072:	462b      	mov	r3, r5
 800e074:	f7f2 f932 	bl	80002dc <__adddf3>
 800e078:	4642      	mov	r2, r8
 800e07a:	4682      	mov	sl, r0
 800e07c:	468b      	mov	fp, r1
 800e07e:	464b      	mov	r3, r9
 800e080:	4640      	mov	r0, r8
 800e082:	4649      	mov	r1, r9
 800e084:	f7f2 fae0 	bl	8000648 <__aeabi_dmul>
 800e088:	4b6b      	ldr	r3, [pc, #428]	; (800e238 <__ieee754_pow+0x770>)
 800e08a:	2200      	movs	r2, #0
 800e08c:	4606      	mov	r6, r0
 800e08e:	460f      	mov	r7, r1
 800e090:	f7f2 f924 	bl	80002dc <__adddf3>
 800e094:	4652      	mov	r2, sl
 800e096:	465b      	mov	r3, fp
 800e098:	f7f2 f920 	bl	80002dc <__adddf3>
 800e09c:	2000      	movs	r0, #0
 800e09e:	4604      	mov	r4, r0
 800e0a0:	460d      	mov	r5, r1
 800e0a2:	4602      	mov	r2, r0
 800e0a4:	460b      	mov	r3, r1
 800e0a6:	4640      	mov	r0, r8
 800e0a8:	4649      	mov	r1, r9
 800e0aa:	f7f2 facd 	bl	8000648 <__aeabi_dmul>
 800e0ae:	4b62      	ldr	r3, [pc, #392]	; (800e238 <__ieee754_pow+0x770>)
 800e0b0:	4680      	mov	r8, r0
 800e0b2:	4689      	mov	r9, r1
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	4629      	mov	r1, r5
 800e0ba:	f7f2 f90d 	bl	80002d8 <__aeabi_dsub>
 800e0be:	4632      	mov	r2, r6
 800e0c0:	463b      	mov	r3, r7
 800e0c2:	f7f2 f909 	bl	80002d8 <__aeabi_dsub>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	4650      	mov	r0, sl
 800e0cc:	4659      	mov	r1, fp
 800e0ce:	f7f2 f903 	bl	80002d8 <__aeabi_dsub>
 800e0d2:	ec53 2b18 	vmov	r2, r3, d8
 800e0d6:	f7f2 fab7 	bl	8000648 <__aeabi_dmul>
 800e0da:	4622      	mov	r2, r4
 800e0dc:	4606      	mov	r6, r0
 800e0de:	460f      	mov	r7, r1
 800e0e0:	462b      	mov	r3, r5
 800e0e2:	ec51 0b19 	vmov	r0, r1, d9
 800e0e6:	f7f2 faaf 	bl	8000648 <__aeabi_dmul>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	460b      	mov	r3, r1
 800e0ee:	4630      	mov	r0, r6
 800e0f0:	4639      	mov	r1, r7
 800e0f2:	f7f2 f8f3 	bl	80002dc <__adddf3>
 800e0f6:	4606      	mov	r6, r0
 800e0f8:	460f      	mov	r7, r1
 800e0fa:	4602      	mov	r2, r0
 800e0fc:	460b      	mov	r3, r1
 800e0fe:	4640      	mov	r0, r8
 800e100:	4649      	mov	r1, r9
 800e102:	f7f2 f8eb 	bl	80002dc <__adddf3>
 800e106:	a33e      	add	r3, pc, #248	; (adr r3, 800e200 <__ieee754_pow+0x738>)
 800e108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e10c:	2000      	movs	r0, #0
 800e10e:	4604      	mov	r4, r0
 800e110:	460d      	mov	r5, r1
 800e112:	f7f2 fa99 	bl	8000648 <__aeabi_dmul>
 800e116:	4642      	mov	r2, r8
 800e118:	ec41 0b18 	vmov	d8, r0, r1
 800e11c:	464b      	mov	r3, r9
 800e11e:	4620      	mov	r0, r4
 800e120:	4629      	mov	r1, r5
 800e122:	f7f2 f8d9 	bl	80002d8 <__aeabi_dsub>
 800e126:	4602      	mov	r2, r0
 800e128:	460b      	mov	r3, r1
 800e12a:	4630      	mov	r0, r6
 800e12c:	4639      	mov	r1, r7
 800e12e:	f7f2 f8d3 	bl	80002d8 <__aeabi_dsub>
 800e132:	a335      	add	r3, pc, #212	; (adr r3, 800e208 <__ieee754_pow+0x740>)
 800e134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e138:	f7f2 fa86 	bl	8000648 <__aeabi_dmul>
 800e13c:	a334      	add	r3, pc, #208	; (adr r3, 800e210 <__ieee754_pow+0x748>)
 800e13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e142:	4606      	mov	r6, r0
 800e144:	460f      	mov	r7, r1
 800e146:	4620      	mov	r0, r4
 800e148:	4629      	mov	r1, r5
 800e14a:	f7f2 fa7d 	bl	8000648 <__aeabi_dmul>
 800e14e:	4602      	mov	r2, r0
 800e150:	460b      	mov	r3, r1
 800e152:	4630      	mov	r0, r6
 800e154:	4639      	mov	r1, r7
 800e156:	f7f2 f8c1 	bl	80002dc <__adddf3>
 800e15a:	9a07      	ldr	r2, [sp, #28]
 800e15c:	4b37      	ldr	r3, [pc, #220]	; (800e23c <__ieee754_pow+0x774>)
 800e15e:	4413      	add	r3, r2
 800e160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e164:	f7f2 f8ba 	bl	80002dc <__adddf3>
 800e168:	4682      	mov	sl, r0
 800e16a:	9805      	ldr	r0, [sp, #20]
 800e16c:	468b      	mov	fp, r1
 800e16e:	f7f2 fa01 	bl	8000574 <__aeabi_i2d>
 800e172:	9a07      	ldr	r2, [sp, #28]
 800e174:	4b32      	ldr	r3, [pc, #200]	; (800e240 <__ieee754_pow+0x778>)
 800e176:	4413      	add	r3, r2
 800e178:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e17c:	4606      	mov	r6, r0
 800e17e:	460f      	mov	r7, r1
 800e180:	4652      	mov	r2, sl
 800e182:	465b      	mov	r3, fp
 800e184:	ec51 0b18 	vmov	r0, r1, d8
 800e188:	f7f2 f8a8 	bl	80002dc <__adddf3>
 800e18c:	4642      	mov	r2, r8
 800e18e:	464b      	mov	r3, r9
 800e190:	f7f2 f8a4 	bl	80002dc <__adddf3>
 800e194:	4632      	mov	r2, r6
 800e196:	463b      	mov	r3, r7
 800e198:	f7f2 f8a0 	bl	80002dc <__adddf3>
 800e19c:	2000      	movs	r0, #0
 800e19e:	4632      	mov	r2, r6
 800e1a0:	463b      	mov	r3, r7
 800e1a2:	4604      	mov	r4, r0
 800e1a4:	460d      	mov	r5, r1
 800e1a6:	f7f2 f897 	bl	80002d8 <__aeabi_dsub>
 800e1aa:	4642      	mov	r2, r8
 800e1ac:	464b      	mov	r3, r9
 800e1ae:	f7f2 f893 	bl	80002d8 <__aeabi_dsub>
 800e1b2:	ec53 2b18 	vmov	r2, r3, d8
 800e1b6:	f7f2 f88f 	bl	80002d8 <__aeabi_dsub>
 800e1ba:	4602      	mov	r2, r0
 800e1bc:	460b      	mov	r3, r1
 800e1be:	4650      	mov	r0, sl
 800e1c0:	4659      	mov	r1, fp
 800e1c2:	e610      	b.n	800dde6 <__ieee754_pow+0x31e>
 800e1c4:	2401      	movs	r4, #1
 800e1c6:	e6a1      	b.n	800df0c <__ieee754_pow+0x444>
 800e1c8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800e218 <__ieee754_pow+0x750>
 800e1cc:	e617      	b.n	800ddfe <__ieee754_pow+0x336>
 800e1ce:	bf00      	nop
 800e1d0:	4a454eef 	.word	0x4a454eef
 800e1d4:	3fca7e28 	.word	0x3fca7e28
 800e1d8:	93c9db65 	.word	0x93c9db65
 800e1dc:	3fcd864a 	.word	0x3fcd864a
 800e1e0:	a91d4101 	.word	0xa91d4101
 800e1e4:	3fd17460 	.word	0x3fd17460
 800e1e8:	518f264d 	.word	0x518f264d
 800e1ec:	3fd55555 	.word	0x3fd55555
 800e1f0:	db6fabff 	.word	0xdb6fabff
 800e1f4:	3fdb6db6 	.word	0x3fdb6db6
 800e1f8:	33333303 	.word	0x33333303
 800e1fc:	3fe33333 	.word	0x3fe33333
 800e200:	e0000000 	.word	0xe0000000
 800e204:	3feec709 	.word	0x3feec709
 800e208:	dc3a03fd 	.word	0xdc3a03fd
 800e20c:	3feec709 	.word	0x3feec709
 800e210:	145b01f5 	.word	0x145b01f5
 800e214:	be3e2fe0 	.word	0xbe3e2fe0
 800e218:	00000000 	.word	0x00000000
 800e21c:	3ff00000 	.word	0x3ff00000
 800e220:	7ff00000 	.word	0x7ff00000
 800e224:	43400000 	.word	0x43400000
 800e228:	0003988e 	.word	0x0003988e
 800e22c:	000bb679 	.word	0x000bb679
 800e230:	0800f1f0 	.word	0x0800f1f0
 800e234:	3ff00000 	.word	0x3ff00000
 800e238:	40080000 	.word	0x40080000
 800e23c:	0800f210 	.word	0x0800f210
 800e240:	0800f200 	.word	0x0800f200
 800e244:	a3b5      	add	r3, pc, #724	; (adr r3, 800e51c <__ieee754_pow+0xa54>)
 800e246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e24a:	4640      	mov	r0, r8
 800e24c:	4649      	mov	r1, r9
 800e24e:	f7f2 f845 	bl	80002dc <__adddf3>
 800e252:	4622      	mov	r2, r4
 800e254:	ec41 0b1a 	vmov	d10, r0, r1
 800e258:	462b      	mov	r3, r5
 800e25a:	4630      	mov	r0, r6
 800e25c:	4639      	mov	r1, r7
 800e25e:	f7f2 f83b 	bl	80002d8 <__aeabi_dsub>
 800e262:	4602      	mov	r2, r0
 800e264:	460b      	mov	r3, r1
 800e266:	ec51 0b1a 	vmov	r0, r1, d10
 800e26a:	f7f2 fc7d 	bl	8000b68 <__aeabi_dcmpgt>
 800e26e:	2800      	cmp	r0, #0
 800e270:	f47f ae04 	bne.w	800de7c <__ieee754_pow+0x3b4>
 800e274:	4aa4      	ldr	r2, [pc, #656]	; (800e508 <__ieee754_pow+0xa40>)
 800e276:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e27a:	4293      	cmp	r3, r2
 800e27c:	f340 8108 	ble.w	800e490 <__ieee754_pow+0x9c8>
 800e280:	151b      	asrs	r3, r3, #20
 800e282:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e286:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e28a:	fa4a f303 	asr.w	r3, sl, r3
 800e28e:	445b      	add	r3, fp
 800e290:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e294:	4e9d      	ldr	r6, [pc, #628]	; (800e50c <__ieee754_pow+0xa44>)
 800e296:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e29a:	4116      	asrs	r6, r2
 800e29c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800e2a0:	2000      	movs	r0, #0
 800e2a2:	ea23 0106 	bic.w	r1, r3, r6
 800e2a6:	f1c2 0214 	rsb	r2, r2, #20
 800e2aa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e2ae:	fa4a fa02 	asr.w	sl, sl, r2
 800e2b2:	f1bb 0f00 	cmp.w	fp, #0
 800e2b6:	4602      	mov	r2, r0
 800e2b8:	460b      	mov	r3, r1
 800e2ba:	4620      	mov	r0, r4
 800e2bc:	4629      	mov	r1, r5
 800e2be:	bfb8      	it	lt
 800e2c0:	f1ca 0a00 	rsblt	sl, sl, #0
 800e2c4:	f7f2 f808 	bl	80002d8 <__aeabi_dsub>
 800e2c8:	ec41 0b19 	vmov	d9, r0, r1
 800e2cc:	4642      	mov	r2, r8
 800e2ce:	464b      	mov	r3, r9
 800e2d0:	ec51 0b19 	vmov	r0, r1, d9
 800e2d4:	f7f2 f802 	bl	80002dc <__adddf3>
 800e2d8:	a37b      	add	r3, pc, #492	; (adr r3, 800e4c8 <__ieee754_pow+0xa00>)
 800e2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2de:	2000      	movs	r0, #0
 800e2e0:	4604      	mov	r4, r0
 800e2e2:	460d      	mov	r5, r1
 800e2e4:	f7f2 f9b0 	bl	8000648 <__aeabi_dmul>
 800e2e8:	ec53 2b19 	vmov	r2, r3, d9
 800e2ec:	4606      	mov	r6, r0
 800e2ee:	460f      	mov	r7, r1
 800e2f0:	4620      	mov	r0, r4
 800e2f2:	4629      	mov	r1, r5
 800e2f4:	f7f1 fff0 	bl	80002d8 <__aeabi_dsub>
 800e2f8:	4602      	mov	r2, r0
 800e2fa:	460b      	mov	r3, r1
 800e2fc:	4640      	mov	r0, r8
 800e2fe:	4649      	mov	r1, r9
 800e300:	f7f1 ffea 	bl	80002d8 <__aeabi_dsub>
 800e304:	a372      	add	r3, pc, #456	; (adr r3, 800e4d0 <__ieee754_pow+0xa08>)
 800e306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e30a:	f7f2 f99d 	bl	8000648 <__aeabi_dmul>
 800e30e:	a372      	add	r3, pc, #456	; (adr r3, 800e4d8 <__ieee754_pow+0xa10>)
 800e310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e314:	4680      	mov	r8, r0
 800e316:	4689      	mov	r9, r1
 800e318:	4620      	mov	r0, r4
 800e31a:	4629      	mov	r1, r5
 800e31c:	f7f2 f994 	bl	8000648 <__aeabi_dmul>
 800e320:	4602      	mov	r2, r0
 800e322:	460b      	mov	r3, r1
 800e324:	4640      	mov	r0, r8
 800e326:	4649      	mov	r1, r9
 800e328:	f7f1 ffd8 	bl	80002dc <__adddf3>
 800e32c:	4604      	mov	r4, r0
 800e32e:	460d      	mov	r5, r1
 800e330:	4602      	mov	r2, r0
 800e332:	460b      	mov	r3, r1
 800e334:	4630      	mov	r0, r6
 800e336:	4639      	mov	r1, r7
 800e338:	f7f1 ffd0 	bl	80002dc <__adddf3>
 800e33c:	4632      	mov	r2, r6
 800e33e:	463b      	mov	r3, r7
 800e340:	4680      	mov	r8, r0
 800e342:	4689      	mov	r9, r1
 800e344:	f7f1 ffc8 	bl	80002d8 <__aeabi_dsub>
 800e348:	4602      	mov	r2, r0
 800e34a:	460b      	mov	r3, r1
 800e34c:	4620      	mov	r0, r4
 800e34e:	4629      	mov	r1, r5
 800e350:	f7f1 ffc2 	bl	80002d8 <__aeabi_dsub>
 800e354:	4642      	mov	r2, r8
 800e356:	4606      	mov	r6, r0
 800e358:	460f      	mov	r7, r1
 800e35a:	464b      	mov	r3, r9
 800e35c:	4640      	mov	r0, r8
 800e35e:	4649      	mov	r1, r9
 800e360:	f7f2 f972 	bl	8000648 <__aeabi_dmul>
 800e364:	a35e      	add	r3, pc, #376	; (adr r3, 800e4e0 <__ieee754_pow+0xa18>)
 800e366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e36a:	4604      	mov	r4, r0
 800e36c:	460d      	mov	r5, r1
 800e36e:	f7f2 f96b 	bl	8000648 <__aeabi_dmul>
 800e372:	a35d      	add	r3, pc, #372	; (adr r3, 800e4e8 <__ieee754_pow+0xa20>)
 800e374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e378:	f7f1 ffae 	bl	80002d8 <__aeabi_dsub>
 800e37c:	4622      	mov	r2, r4
 800e37e:	462b      	mov	r3, r5
 800e380:	f7f2 f962 	bl	8000648 <__aeabi_dmul>
 800e384:	a35a      	add	r3, pc, #360	; (adr r3, 800e4f0 <__ieee754_pow+0xa28>)
 800e386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e38a:	f7f1 ffa7 	bl	80002dc <__adddf3>
 800e38e:	4622      	mov	r2, r4
 800e390:	462b      	mov	r3, r5
 800e392:	f7f2 f959 	bl	8000648 <__aeabi_dmul>
 800e396:	a358      	add	r3, pc, #352	; (adr r3, 800e4f8 <__ieee754_pow+0xa30>)
 800e398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e39c:	f7f1 ff9c 	bl	80002d8 <__aeabi_dsub>
 800e3a0:	4622      	mov	r2, r4
 800e3a2:	462b      	mov	r3, r5
 800e3a4:	f7f2 f950 	bl	8000648 <__aeabi_dmul>
 800e3a8:	a355      	add	r3, pc, #340	; (adr r3, 800e500 <__ieee754_pow+0xa38>)
 800e3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ae:	f7f1 ff95 	bl	80002dc <__adddf3>
 800e3b2:	4622      	mov	r2, r4
 800e3b4:	462b      	mov	r3, r5
 800e3b6:	f7f2 f947 	bl	8000648 <__aeabi_dmul>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	460b      	mov	r3, r1
 800e3be:	4640      	mov	r0, r8
 800e3c0:	4649      	mov	r1, r9
 800e3c2:	f7f1 ff89 	bl	80002d8 <__aeabi_dsub>
 800e3c6:	4604      	mov	r4, r0
 800e3c8:	460d      	mov	r5, r1
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	460b      	mov	r3, r1
 800e3ce:	4640      	mov	r0, r8
 800e3d0:	4649      	mov	r1, r9
 800e3d2:	f7f2 f939 	bl	8000648 <__aeabi_dmul>
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	ec41 0b19 	vmov	d9, r0, r1
 800e3dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e3e0:	4620      	mov	r0, r4
 800e3e2:	4629      	mov	r1, r5
 800e3e4:	f7f1 ff78 	bl	80002d8 <__aeabi_dsub>
 800e3e8:	4602      	mov	r2, r0
 800e3ea:	460b      	mov	r3, r1
 800e3ec:	ec51 0b19 	vmov	r0, r1, d9
 800e3f0:	f7f2 fa54 	bl	800089c <__aeabi_ddiv>
 800e3f4:	4632      	mov	r2, r6
 800e3f6:	4604      	mov	r4, r0
 800e3f8:	460d      	mov	r5, r1
 800e3fa:	463b      	mov	r3, r7
 800e3fc:	4640      	mov	r0, r8
 800e3fe:	4649      	mov	r1, r9
 800e400:	f7f2 f922 	bl	8000648 <__aeabi_dmul>
 800e404:	4632      	mov	r2, r6
 800e406:	463b      	mov	r3, r7
 800e408:	f7f1 ff68 	bl	80002dc <__adddf3>
 800e40c:	4602      	mov	r2, r0
 800e40e:	460b      	mov	r3, r1
 800e410:	4620      	mov	r0, r4
 800e412:	4629      	mov	r1, r5
 800e414:	f7f1 ff60 	bl	80002d8 <__aeabi_dsub>
 800e418:	4642      	mov	r2, r8
 800e41a:	464b      	mov	r3, r9
 800e41c:	f7f1 ff5c 	bl	80002d8 <__aeabi_dsub>
 800e420:	460b      	mov	r3, r1
 800e422:	4602      	mov	r2, r0
 800e424:	493a      	ldr	r1, [pc, #232]	; (800e510 <__ieee754_pow+0xa48>)
 800e426:	2000      	movs	r0, #0
 800e428:	f7f1 ff56 	bl	80002d8 <__aeabi_dsub>
 800e42c:	ec41 0b10 	vmov	d0, r0, r1
 800e430:	ee10 3a90 	vmov	r3, s1
 800e434:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e438:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e43c:	da2b      	bge.n	800e496 <__ieee754_pow+0x9ce>
 800e43e:	4650      	mov	r0, sl
 800e440:	f000 faf2 	bl	800ea28 <scalbn>
 800e444:	ec51 0b10 	vmov	r0, r1, d0
 800e448:	ec53 2b18 	vmov	r2, r3, d8
 800e44c:	f7ff bbed 	b.w	800dc2a <__ieee754_pow+0x162>
 800e450:	4b30      	ldr	r3, [pc, #192]	; (800e514 <__ieee754_pow+0xa4c>)
 800e452:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e456:	429e      	cmp	r6, r3
 800e458:	f77f af0c 	ble.w	800e274 <__ieee754_pow+0x7ac>
 800e45c:	4b2e      	ldr	r3, [pc, #184]	; (800e518 <__ieee754_pow+0xa50>)
 800e45e:	440b      	add	r3, r1
 800e460:	4303      	orrs	r3, r0
 800e462:	d009      	beq.n	800e478 <__ieee754_pow+0x9b0>
 800e464:	ec51 0b18 	vmov	r0, r1, d8
 800e468:	2200      	movs	r2, #0
 800e46a:	2300      	movs	r3, #0
 800e46c:	f7f2 fb5e 	bl	8000b2c <__aeabi_dcmplt>
 800e470:	3800      	subs	r0, #0
 800e472:	bf18      	it	ne
 800e474:	2001      	movne	r0, #1
 800e476:	e447      	b.n	800dd08 <__ieee754_pow+0x240>
 800e478:	4622      	mov	r2, r4
 800e47a:	462b      	mov	r3, r5
 800e47c:	f7f1 ff2c 	bl	80002d8 <__aeabi_dsub>
 800e480:	4642      	mov	r2, r8
 800e482:	464b      	mov	r3, r9
 800e484:	f7f2 fb66 	bl	8000b54 <__aeabi_dcmpge>
 800e488:	2800      	cmp	r0, #0
 800e48a:	f43f aef3 	beq.w	800e274 <__ieee754_pow+0x7ac>
 800e48e:	e7e9      	b.n	800e464 <__ieee754_pow+0x99c>
 800e490:	f04f 0a00 	mov.w	sl, #0
 800e494:	e71a      	b.n	800e2cc <__ieee754_pow+0x804>
 800e496:	ec51 0b10 	vmov	r0, r1, d0
 800e49a:	4619      	mov	r1, r3
 800e49c:	e7d4      	b.n	800e448 <__ieee754_pow+0x980>
 800e49e:	491c      	ldr	r1, [pc, #112]	; (800e510 <__ieee754_pow+0xa48>)
 800e4a0:	2000      	movs	r0, #0
 800e4a2:	f7ff bb30 	b.w	800db06 <__ieee754_pow+0x3e>
 800e4a6:	2000      	movs	r0, #0
 800e4a8:	2100      	movs	r1, #0
 800e4aa:	f7ff bb2c 	b.w	800db06 <__ieee754_pow+0x3e>
 800e4ae:	4630      	mov	r0, r6
 800e4b0:	4639      	mov	r1, r7
 800e4b2:	f7ff bb28 	b.w	800db06 <__ieee754_pow+0x3e>
 800e4b6:	9204      	str	r2, [sp, #16]
 800e4b8:	f7ff bb7a 	b.w	800dbb0 <__ieee754_pow+0xe8>
 800e4bc:	2300      	movs	r3, #0
 800e4be:	f7ff bb64 	b.w	800db8a <__ieee754_pow+0xc2>
 800e4c2:	bf00      	nop
 800e4c4:	f3af 8000 	nop.w
 800e4c8:	00000000 	.word	0x00000000
 800e4cc:	3fe62e43 	.word	0x3fe62e43
 800e4d0:	fefa39ef 	.word	0xfefa39ef
 800e4d4:	3fe62e42 	.word	0x3fe62e42
 800e4d8:	0ca86c39 	.word	0x0ca86c39
 800e4dc:	be205c61 	.word	0xbe205c61
 800e4e0:	72bea4d0 	.word	0x72bea4d0
 800e4e4:	3e663769 	.word	0x3e663769
 800e4e8:	c5d26bf1 	.word	0xc5d26bf1
 800e4ec:	3ebbbd41 	.word	0x3ebbbd41
 800e4f0:	af25de2c 	.word	0xaf25de2c
 800e4f4:	3f11566a 	.word	0x3f11566a
 800e4f8:	16bebd93 	.word	0x16bebd93
 800e4fc:	3f66c16c 	.word	0x3f66c16c
 800e500:	5555553e 	.word	0x5555553e
 800e504:	3fc55555 	.word	0x3fc55555
 800e508:	3fe00000 	.word	0x3fe00000
 800e50c:	000fffff 	.word	0x000fffff
 800e510:	3ff00000 	.word	0x3ff00000
 800e514:	4090cbff 	.word	0x4090cbff
 800e518:	3f6f3400 	.word	0x3f6f3400
 800e51c:	652b82fe 	.word	0x652b82fe
 800e520:	3c971547 	.word	0x3c971547

0800e524 <__ieee754_sqrt>:
 800e524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e528:	ec55 4b10 	vmov	r4, r5, d0
 800e52c:	4e55      	ldr	r6, [pc, #340]	; (800e684 <__ieee754_sqrt+0x160>)
 800e52e:	43ae      	bics	r6, r5
 800e530:	ee10 0a10 	vmov	r0, s0
 800e534:	ee10 3a10 	vmov	r3, s0
 800e538:	462a      	mov	r2, r5
 800e53a:	4629      	mov	r1, r5
 800e53c:	d110      	bne.n	800e560 <__ieee754_sqrt+0x3c>
 800e53e:	ee10 2a10 	vmov	r2, s0
 800e542:	462b      	mov	r3, r5
 800e544:	f7f2 f880 	bl	8000648 <__aeabi_dmul>
 800e548:	4602      	mov	r2, r0
 800e54a:	460b      	mov	r3, r1
 800e54c:	4620      	mov	r0, r4
 800e54e:	4629      	mov	r1, r5
 800e550:	f7f1 fec4 	bl	80002dc <__adddf3>
 800e554:	4604      	mov	r4, r0
 800e556:	460d      	mov	r5, r1
 800e558:	ec45 4b10 	vmov	d0, r4, r5
 800e55c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e560:	2d00      	cmp	r5, #0
 800e562:	dc10      	bgt.n	800e586 <__ieee754_sqrt+0x62>
 800e564:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e568:	4330      	orrs	r0, r6
 800e56a:	d0f5      	beq.n	800e558 <__ieee754_sqrt+0x34>
 800e56c:	b15d      	cbz	r5, 800e586 <__ieee754_sqrt+0x62>
 800e56e:	ee10 2a10 	vmov	r2, s0
 800e572:	462b      	mov	r3, r5
 800e574:	ee10 0a10 	vmov	r0, s0
 800e578:	f7f1 feae 	bl	80002d8 <__aeabi_dsub>
 800e57c:	4602      	mov	r2, r0
 800e57e:	460b      	mov	r3, r1
 800e580:	f7f2 f98c 	bl	800089c <__aeabi_ddiv>
 800e584:	e7e6      	b.n	800e554 <__ieee754_sqrt+0x30>
 800e586:	1512      	asrs	r2, r2, #20
 800e588:	d074      	beq.n	800e674 <__ieee754_sqrt+0x150>
 800e58a:	07d4      	lsls	r4, r2, #31
 800e58c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e590:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e598:	bf5e      	ittt	pl
 800e59a:	0fda      	lsrpl	r2, r3, #31
 800e59c:	005b      	lslpl	r3, r3, #1
 800e59e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e5a2:	2400      	movs	r4, #0
 800e5a4:	0fda      	lsrs	r2, r3, #31
 800e5a6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e5aa:	107f      	asrs	r7, r7, #1
 800e5ac:	005b      	lsls	r3, r3, #1
 800e5ae:	2516      	movs	r5, #22
 800e5b0:	4620      	mov	r0, r4
 800e5b2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e5b6:	1886      	adds	r6, r0, r2
 800e5b8:	428e      	cmp	r6, r1
 800e5ba:	bfde      	ittt	le
 800e5bc:	1b89      	suble	r1, r1, r6
 800e5be:	18b0      	addle	r0, r6, r2
 800e5c0:	18a4      	addle	r4, r4, r2
 800e5c2:	0049      	lsls	r1, r1, #1
 800e5c4:	3d01      	subs	r5, #1
 800e5c6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e5ca:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e5ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e5d2:	d1f0      	bne.n	800e5b6 <__ieee754_sqrt+0x92>
 800e5d4:	462a      	mov	r2, r5
 800e5d6:	f04f 0e20 	mov.w	lr, #32
 800e5da:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e5de:	4281      	cmp	r1, r0
 800e5e0:	eb06 0c05 	add.w	ip, r6, r5
 800e5e4:	dc02      	bgt.n	800e5ec <__ieee754_sqrt+0xc8>
 800e5e6:	d113      	bne.n	800e610 <__ieee754_sqrt+0xec>
 800e5e8:	459c      	cmp	ip, r3
 800e5ea:	d811      	bhi.n	800e610 <__ieee754_sqrt+0xec>
 800e5ec:	f1bc 0f00 	cmp.w	ip, #0
 800e5f0:	eb0c 0506 	add.w	r5, ip, r6
 800e5f4:	da43      	bge.n	800e67e <__ieee754_sqrt+0x15a>
 800e5f6:	2d00      	cmp	r5, #0
 800e5f8:	db41      	blt.n	800e67e <__ieee754_sqrt+0x15a>
 800e5fa:	f100 0801 	add.w	r8, r0, #1
 800e5fe:	1a09      	subs	r1, r1, r0
 800e600:	459c      	cmp	ip, r3
 800e602:	bf88      	it	hi
 800e604:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800e608:	eba3 030c 	sub.w	r3, r3, ip
 800e60c:	4432      	add	r2, r6
 800e60e:	4640      	mov	r0, r8
 800e610:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800e614:	f1be 0e01 	subs.w	lr, lr, #1
 800e618:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800e61c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e620:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e624:	d1db      	bne.n	800e5de <__ieee754_sqrt+0xba>
 800e626:	430b      	orrs	r3, r1
 800e628:	d006      	beq.n	800e638 <__ieee754_sqrt+0x114>
 800e62a:	1c50      	adds	r0, r2, #1
 800e62c:	bf13      	iteet	ne
 800e62e:	3201      	addne	r2, #1
 800e630:	3401      	addeq	r4, #1
 800e632:	4672      	moveq	r2, lr
 800e634:	f022 0201 	bicne.w	r2, r2, #1
 800e638:	1063      	asrs	r3, r4, #1
 800e63a:	0852      	lsrs	r2, r2, #1
 800e63c:	07e1      	lsls	r1, r4, #31
 800e63e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e642:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e646:	bf48      	it	mi
 800e648:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e64c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800e650:	4614      	mov	r4, r2
 800e652:	e781      	b.n	800e558 <__ieee754_sqrt+0x34>
 800e654:	0ad9      	lsrs	r1, r3, #11
 800e656:	3815      	subs	r0, #21
 800e658:	055b      	lsls	r3, r3, #21
 800e65a:	2900      	cmp	r1, #0
 800e65c:	d0fa      	beq.n	800e654 <__ieee754_sqrt+0x130>
 800e65e:	02cd      	lsls	r5, r1, #11
 800e660:	d50a      	bpl.n	800e678 <__ieee754_sqrt+0x154>
 800e662:	f1c2 0420 	rsb	r4, r2, #32
 800e666:	fa23 f404 	lsr.w	r4, r3, r4
 800e66a:	1e55      	subs	r5, r2, #1
 800e66c:	4093      	lsls	r3, r2
 800e66e:	4321      	orrs	r1, r4
 800e670:	1b42      	subs	r2, r0, r5
 800e672:	e78a      	b.n	800e58a <__ieee754_sqrt+0x66>
 800e674:	4610      	mov	r0, r2
 800e676:	e7f0      	b.n	800e65a <__ieee754_sqrt+0x136>
 800e678:	0049      	lsls	r1, r1, #1
 800e67a:	3201      	adds	r2, #1
 800e67c:	e7ef      	b.n	800e65e <__ieee754_sqrt+0x13a>
 800e67e:	4680      	mov	r8, r0
 800e680:	e7bd      	b.n	800e5fe <__ieee754_sqrt+0xda>
 800e682:	bf00      	nop
 800e684:	7ff00000 	.word	0x7ff00000

0800e688 <__ieee754_asinf>:
 800e688:	b538      	push	{r3, r4, r5, lr}
 800e68a:	ee10 5a10 	vmov	r5, s0
 800e68e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800e692:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800e696:	ed2d 8b04 	vpush	{d8-d9}
 800e69a:	d10c      	bne.n	800e6b6 <__ieee754_asinf+0x2e>
 800e69c:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800e814 <__ieee754_asinf+0x18c>
 800e6a0:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800e818 <__ieee754_asinf+0x190>
 800e6a4:	ee60 7a27 	vmul.f32	s15, s0, s15
 800e6a8:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e6ac:	eeb0 0a67 	vmov.f32	s0, s15
 800e6b0:	ecbd 8b04 	vpop	{d8-d9}
 800e6b4:	bd38      	pop	{r3, r4, r5, pc}
 800e6b6:	dd04      	ble.n	800e6c2 <__ieee754_asinf+0x3a>
 800e6b8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e6bc:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e6c0:	e7f6      	b.n	800e6b0 <__ieee754_asinf+0x28>
 800e6c2:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800e6c6:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800e6ca:	da0b      	bge.n	800e6e4 <__ieee754_asinf+0x5c>
 800e6cc:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800e6d0:	da52      	bge.n	800e778 <__ieee754_asinf+0xf0>
 800e6d2:	eddf 7a52 	vldr	s15, [pc, #328]	; 800e81c <__ieee754_asinf+0x194>
 800e6d6:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e6da:	eef4 7ae8 	vcmpe.f32	s15, s17
 800e6de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6e2:	dce5      	bgt.n	800e6b0 <__ieee754_asinf+0x28>
 800e6e4:	f000 fafa 	bl	800ecdc <fabsf>
 800e6e8:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800e6ec:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800e6f0:	ee20 8a08 	vmul.f32	s16, s0, s16
 800e6f4:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800e820 <__ieee754_asinf+0x198>
 800e6f8:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800e824 <__ieee754_asinf+0x19c>
 800e6fc:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 800e828 <__ieee754_asinf+0x1a0>
 800e700:	eea8 7a27 	vfma.f32	s14, s16, s15
 800e704:	eddf 7a49 	vldr	s15, [pc, #292]	; 800e82c <__ieee754_asinf+0x1a4>
 800e708:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e70c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800e830 <__ieee754_asinf+0x1a8>
 800e710:	eea7 7a88 	vfma.f32	s14, s15, s16
 800e714:	eddf 7a47 	vldr	s15, [pc, #284]	; 800e834 <__ieee754_asinf+0x1ac>
 800e718:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e71c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800e838 <__ieee754_asinf+0x1b0>
 800e720:	eea7 9a88 	vfma.f32	s18, s15, s16
 800e724:	eddf 7a45 	vldr	s15, [pc, #276]	; 800e83c <__ieee754_asinf+0x1b4>
 800e728:	eee8 7a07 	vfma.f32	s15, s16, s14
 800e72c:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800e840 <__ieee754_asinf+0x1b8>
 800e730:	eea7 7a88 	vfma.f32	s14, s15, s16
 800e734:	eddf 7a43 	vldr	s15, [pc, #268]	; 800e844 <__ieee754_asinf+0x1bc>
 800e738:	eee7 7a08 	vfma.f32	s15, s14, s16
 800e73c:	eeb0 0a48 	vmov.f32	s0, s16
 800e740:	eee7 8a88 	vfma.f32	s17, s15, s16
 800e744:	f000 f926 	bl	800e994 <__ieee754_sqrtf>
 800e748:	4b3f      	ldr	r3, [pc, #252]	; (800e848 <__ieee754_asinf+0x1c0>)
 800e74a:	ee29 9a08 	vmul.f32	s18, s18, s16
 800e74e:	429c      	cmp	r4, r3
 800e750:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800e754:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800e758:	dd3d      	ble.n	800e7d6 <__ieee754_asinf+0x14e>
 800e75a:	eea0 0a06 	vfma.f32	s0, s0, s12
 800e75e:	eddf 7a3b 	vldr	s15, [pc, #236]	; 800e84c <__ieee754_asinf+0x1c4>
 800e762:	eee0 7a26 	vfma.f32	s15, s0, s13
 800e766:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 800e818 <__ieee754_asinf+0x190>
 800e76a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e76e:	2d00      	cmp	r5, #0
 800e770:	bfd8      	it	le
 800e772:	eeb1 0a40 	vnegle.f32	s0, s0
 800e776:	e79b      	b.n	800e6b0 <__ieee754_asinf+0x28>
 800e778:	ee60 7a00 	vmul.f32	s15, s0, s0
 800e77c:	eddf 6a28 	vldr	s13, [pc, #160]	; 800e820 <__ieee754_asinf+0x198>
 800e780:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800e824 <__ieee754_asinf+0x19c>
 800e784:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800e838 <__ieee754_asinf+0x1b0>
 800e788:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800e78c:	eddf 6a27 	vldr	s13, [pc, #156]	; 800e82c <__ieee754_asinf+0x1a4>
 800e790:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e794:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800e830 <__ieee754_asinf+0x1a8>
 800e798:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e79c:	eddf 6a25 	vldr	s13, [pc, #148]	; 800e834 <__ieee754_asinf+0x1ac>
 800e7a0:	eee7 6a27 	vfma.f32	s13, s14, s15
 800e7a4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800e828 <__ieee754_asinf+0x1a0>
 800e7a8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800e7ac:	eddf 6a23 	vldr	s13, [pc, #140]	; 800e83c <__ieee754_asinf+0x1b4>
 800e7b0:	eee7 6a86 	vfma.f32	s13, s15, s12
 800e7b4:	ed9f 6a22 	vldr	s12, [pc, #136]	; 800e840 <__ieee754_asinf+0x1b8>
 800e7b8:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800e7bc:	eddf 6a21 	vldr	s13, [pc, #132]	; 800e844 <__ieee754_asinf+0x1bc>
 800e7c0:	eee6 6a27 	vfma.f32	s13, s12, s15
 800e7c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e7c8:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800e7cc:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800e7d0:	eea0 0a27 	vfma.f32	s0, s0, s15
 800e7d4:	e76c      	b.n	800e6b0 <__ieee754_asinf+0x28>
 800e7d6:	ee10 3a10 	vmov	r3, s0
 800e7da:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e7de:	f023 030f 	bic.w	r3, r3, #15
 800e7e2:	ee07 3a10 	vmov	s14, r3
 800e7e6:	eea7 8a47 	vfms.f32	s16, s14, s14
 800e7ea:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e7ee:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e7f2:	eec8 5a27 	vdiv.f32	s11, s16, s15
 800e7f6:	eddf 7a07 	vldr	s15, [pc, #28]	; 800e814 <__ieee754_asinf+0x18c>
 800e7fa:	eee5 7ae6 	vfms.f32	s15, s11, s13
 800e7fe:	eed0 7a06 	vfnms.f32	s15, s0, s12
 800e802:	ed9f 0a13 	vldr	s0, [pc, #76]	; 800e850 <__ieee754_asinf+0x1c8>
 800e806:	eeb0 6a40 	vmov.f32	s12, s0
 800e80a:	eea7 6a66 	vfms.f32	s12, s14, s13
 800e80e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800e812:	e7aa      	b.n	800e76a <__ieee754_asinf+0xe2>
 800e814:	b33bbd2e 	.word	0xb33bbd2e
 800e818:	3fc90fdb 	.word	0x3fc90fdb
 800e81c:	7149f2ca 	.word	0x7149f2ca
 800e820:	3811ef08 	.word	0x3811ef08
 800e824:	3a4f7f04 	.word	0x3a4f7f04
 800e828:	3e2aaaab 	.word	0x3e2aaaab
 800e82c:	bd241146 	.word	0xbd241146
 800e830:	3e4e0aa8 	.word	0x3e4e0aa8
 800e834:	bea6b090 	.word	0xbea6b090
 800e838:	3d9dc62e 	.word	0x3d9dc62e
 800e83c:	bf303361 	.word	0xbf303361
 800e840:	4001572d 	.word	0x4001572d
 800e844:	c019d139 	.word	0xc019d139
 800e848:	3f799999 	.word	0x3f799999
 800e84c:	333bbd2e 	.word	0x333bbd2e
 800e850:	3f490fdb 	.word	0x3f490fdb

0800e854 <__ieee754_atan2f>:
 800e854:	ee10 2a90 	vmov	r2, s1
 800e858:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800e85c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800e860:	b510      	push	{r4, lr}
 800e862:	eef0 7a40 	vmov.f32	s15, s0
 800e866:	dc06      	bgt.n	800e876 <__ieee754_atan2f+0x22>
 800e868:	ee10 0a10 	vmov	r0, s0
 800e86c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800e870:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e874:	dd04      	ble.n	800e880 <__ieee754_atan2f+0x2c>
 800e876:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800e87a:	eeb0 0a67 	vmov.f32	s0, s15
 800e87e:	bd10      	pop	{r4, pc}
 800e880:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800e884:	d103      	bne.n	800e88e <__ieee754_atan2f+0x3a>
 800e886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e88a:	f000 b953 	b.w	800eb34 <atanf>
 800e88e:	1794      	asrs	r4, r2, #30
 800e890:	f004 0402 	and.w	r4, r4, #2
 800e894:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800e898:	b943      	cbnz	r3, 800e8ac <__ieee754_atan2f+0x58>
 800e89a:	2c02      	cmp	r4, #2
 800e89c:	d05e      	beq.n	800e95c <__ieee754_atan2f+0x108>
 800e89e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800e970 <__ieee754_atan2f+0x11c>
 800e8a2:	2c03      	cmp	r4, #3
 800e8a4:	bf08      	it	eq
 800e8a6:	eef0 7a47 	vmoveq.f32	s15, s14
 800e8aa:	e7e6      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e8ac:	b941      	cbnz	r1, 800e8c0 <__ieee754_atan2f+0x6c>
 800e8ae:	eddf 7a31 	vldr	s15, [pc, #196]	; 800e974 <__ieee754_atan2f+0x120>
 800e8b2:	ed9f 0a31 	vldr	s0, [pc, #196]	; 800e978 <__ieee754_atan2f+0x124>
 800e8b6:	2800      	cmp	r0, #0
 800e8b8:	bfb8      	it	lt
 800e8ba:	eef0 7a40 	vmovlt.f32	s15, s0
 800e8be:	e7dc      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e8c0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800e8c4:	d110      	bne.n	800e8e8 <__ieee754_atan2f+0x94>
 800e8c6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e8ca:	f104 34ff 	add.w	r4, r4, #4294967295
 800e8ce:	d107      	bne.n	800e8e0 <__ieee754_atan2f+0x8c>
 800e8d0:	2c02      	cmp	r4, #2
 800e8d2:	d846      	bhi.n	800e962 <__ieee754_atan2f+0x10e>
 800e8d4:	4b29      	ldr	r3, [pc, #164]	; (800e97c <__ieee754_atan2f+0x128>)
 800e8d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e8da:	edd4 7a00 	vldr	s15, [r4]
 800e8de:	e7cc      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e8e0:	2c02      	cmp	r4, #2
 800e8e2:	d841      	bhi.n	800e968 <__ieee754_atan2f+0x114>
 800e8e4:	4b26      	ldr	r3, [pc, #152]	; (800e980 <__ieee754_atan2f+0x12c>)
 800e8e6:	e7f6      	b.n	800e8d6 <__ieee754_atan2f+0x82>
 800e8e8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800e8ec:	d0df      	beq.n	800e8ae <__ieee754_atan2f+0x5a>
 800e8ee:	1a5b      	subs	r3, r3, r1
 800e8f0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800e8f4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800e8f8:	da1a      	bge.n	800e930 <__ieee754_atan2f+0xdc>
 800e8fa:	2a00      	cmp	r2, #0
 800e8fc:	da01      	bge.n	800e902 <__ieee754_atan2f+0xae>
 800e8fe:	313c      	adds	r1, #60	; 0x3c
 800e900:	db19      	blt.n	800e936 <__ieee754_atan2f+0xe2>
 800e902:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800e906:	f000 f9e9 	bl	800ecdc <fabsf>
 800e90a:	f000 f913 	bl	800eb34 <atanf>
 800e90e:	eef0 7a40 	vmov.f32	s15, s0
 800e912:	2c01      	cmp	r4, #1
 800e914:	d012      	beq.n	800e93c <__ieee754_atan2f+0xe8>
 800e916:	2c02      	cmp	r4, #2
 800e918:	d017      	beq.n	800e94a <__ieee754_atan2f+0xf6>
 800e91a:	2c00      	cmp	r4, #0
 800e91c:	d0ad      	beq.n	800e87a <__ieee754_atan2f+0x26>
 800e91e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800e984 <__ieee754_atan2f+0x130>
 800e922:	ee77 7a80 	vadd.f32	s15, s15, s0
 800e926:	ed9f 0a18 	vldr	s0, [pc, #96]	; 800e988 <__ieee754_atan2f+0x134>
 800e92a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800e92e:	e7a4      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e930:	eddf 7a10 	vldr	s15, [pc, #64]	; 800e974 <__ieee754_atan2f+0x120>
 800e934:	e7ed      	b.n	800e912 <__ieee754_atan2f+0xbe>
 800e936:	eddf 7a15 	vldr	s15, [pc, #84]	; 800e98c <__ieee754_atan2f+0x138>
 800e93a:	e7ea      	b.n	800e912 <__ieee754_atan2f+0xbe>
 800e93c:	ee17 3a90 	vmov	r3, s15
 800e940:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e944:	ee07 3a90 	vmov	s15, r3
 800e948:	e797      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e94a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800e984 <__ieee754_atan2f+0x130>
 800e94e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800e952:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800e988 <__ieee754_atan2f+0x134>
 800e956:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e95a:	e78e      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e95c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800e988 <__ieee754_atan2f+0x134>
 800e960:	e78b      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e962:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800e990 <__ieee754_atan2f+0x13c>
 800e966:	e788      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e968:	eddf 7a08 	vldr	s15, [pc, #32]	; 800e98c <__ieee754_atan2f+0x138>
 800e96c:	e785      	b.n	800e87a <__ieee754_atan2f+0x26>
 800e96e:	bf00      	nop
 800e970:	c0490fdb 	.word	0xc0490fdb
 800e974:	3fc90fdb 	.word	0x3fc90fdb
 800e978:	bfc90fdb 	.word	0xbfc90fdb
 800e97c:	0800f220 	.word	0x0800f220
 800e980:	0800f22c 	.word	0x0800f22c
 800e984:	33bbbd2e 	.word	0x33bbbd2e
 800e988:	40490fdb 	.word	0x40490fdb
 800e98c:	00000000 	.word	0x00000000
 800e990:	3f490fdb 	.word	0x3f490fdb

0800e994 <__ieee754_sqrtf>:
 800e994:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e998:	4770      	bx	lr

0800e99a <with_errno>:
 800e99a:	b570      	push	{r4, r5, r6, lr}
 800e99c:	4604      	mov	r4, r0
 800e99e:	460d      	mov	r5, r1
 800e9a0:	4616      	mov	r6, r2
 800e9a2:	f7fc f88b 	bl	800aabc <__errno>
 800e9a6:	4629      	mov	r1, r5
 800e9a8:	6006      	str	r6, [r0, #0]
 800e9aa:	4620      	mov	r0, r4
 800e9ac:	bd70      	pop	{r4, r5, r6, pc}

0800e9ae <xflow>:
 800e9ae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e9b0:	4614      	mov	r4, r2
 800e9b2:	461d      	mov	r5, r3
 800e9b4:	b108      	cbz	r0, 800e9ba <xflow+0xc>
 800e9b6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e9ba:	e9cd 2300 	strd	r2, r3, [sp]
 800e9be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e9c2:	4620      	mov	r0, r4
 800e9c4:	4629      	mov	r1, r5
 800e9c6:	f7f1 fe3f 	bl	8000648 <__aeabi_dmul>
 800e9ca:	2222      	movs	r2, #34	; 0x22
 800e9cc:	b003      	add	sp, #12
 800e9ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e9d2:	f7ff bfe2 	b.w	800e99a <with_errno>

0800e9d6 <__math_uflow>:
 800e9d6:	b508      	push	{r3, lr}
 800e9d8:	2200      	movs	r2, #0
 800e9da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e9de:	f7ff ffe6 	bl	800e9ae <xflow>
 800e9e2:	ec41 0b10 	vmov	d0, r0, r1
 800e9e6:	bd08      	pop	{r3, pc}

0800e9e8 <__math_oflow>:
 800e9e8:	b508      	push	{r3, lr}
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e9f0:	f7ff ffdd 	bl	800e9ae <xflow>
 800e9f4:	ec41 0b10 	vmov	d0, r0, r1
 800e9f8:	bd08      	pop	{r3, pc}

0800e9fa <fabs>:
 800e9fa:	ec51 0b10 	vmov	r0, r1, d0
 800e9fe:	ee10 2a10 	vmov	r2, s0
 800ea02:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ea06:	ec43 2b10 	vmov	d0, r2, r3
 800ea0a:	4770      	bx	lr

0800ea0c <finite>:
 800ea0c:	b082      	sub	sp, #8
 800ea0e:	ed8d 0b00 	vstr	d0, [sp]
 800ea12:	9801      	ldr	r0, [sp, #4]
 800ea14:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ea18:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ea1c:	0fc0      	lsrs	r0, r0, #31
 800ea1e:	b002      	add	sp, #8
 800ea20:	4770      	bx	lr
 800ea22:	0000      	movs	r0, r0
 800ea24:	0000      	movs	r0, r0
	...

0800ea28 <scalbn>:
 800ea28:	b570      	push	{r4, r5, r6, lr}
 800ea2a:	ec55 4b10 	vmov	r4, r5, d0
 800ea2e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ea32:	4606      	mov	r6, r0
 800ea34:	462b      	mov	r3, r5
 800ea36:	b99a      	cbnz	r2, 800ea60 <scalbn+0x38>
 800ea38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ea3c:	4323      	orrs	r3, r4
 800ea3e:	d036      	beq.n	800eaae <scalbn+0x86>
 800ea40:	4b39      	ldr	r3, [pc, #228]	; (800eb28 <scalbn+0x100>)
 800ea42:	4629      	mov	r1, r5
 800ea44:	ee10 0a10 	vmov	r0, s0
 800ea48:	2200      	movs	r2, #0
 800ea4a:	f7f1 fdfd 	bl	8000648 <__aeabi_dmul>
 800ea4e:	4b37      	ldr	r3, [pc, #220]	; (800eb2c <scalbn+0x104>)
 800ea50:	429e      	cmp	r6, r3
 800ea52:	4604      	mov	r4, r0
 800ea54:	460d      	mov	r5, r1
 800ea56:	da10      	bge.n	800ea7a <scalbn+0x52>
 800ea58:	a32b      	add	r3, pc, #172	; (adr r3, 800eb08 <scalbn+0xe0>)
 800ea5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea5e:	e03a      	b.n	800ead6 <scalbn+0xae>
 800ea60:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ea64:	428a      	cmp	r2, r1
 800ea66:	d10c      	bne.n	800ea82 <scalbn+0x5a>
 800ea68:	ee10 2a10 	vmov	r2, s0
 800ea6c:	4620      	mov	r0, r4
 800ea6e:	4629      	mov	r1, r5
 800ea70:	f7f1 fc34 	bl	80002dc <__adddf3>
 800ea74:	4604      	mov	r4, r0
 800ea76:	460d      	mov	r5, r1
 800ea78:	e019      	b.n	800eaae <scalbn+0x86>
 800ea7a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ea7e:	460b      	mov	r3, r1
 800ea80:	3a36      	subs	r2, #54	; 0x36
 800ea82:	4432      	add	r2, r6
 800ea84:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ea88:	428a      	cmp	r2, r1
 800ea8a:	dd08      	ble.n	800ea9e <scalbn+0x76>
 800ea8c:	2d00      	cmp	r5, #0
 800ea8e:	a120      	add	r1, pc, #128	; (adr r1, 800eb10 <scalbn+0xe8>)
 800ea90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea94:	da1c      	bge.n	800ead0 <scalbn+0xa8>
 800ea96:	a120      	add	r1, pc, #128	; (adr r1, 800eb18 <scalbn+0xf0>)
 800ea98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea9c:	e018      	b.n	800ead0 <scalbn+0xa8>
 800ea9e:	2a00      	cmp	r2, #0
 800eaa0:	dd08      	ble.n	800eab4 <scalbn+0x8c>
 800eaa2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eaa6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eaaa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eaae:	ec45 4b10 	vmov	d0, r4, r5
 800eab2:	bd70      	pop	{r4, r5, r6, pc}
 800eab4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800eab8:	da19      	bge.n	800eaee <scalbn+0xc6>
 800eaba:	f24c 3350 	movw	r3, #50000	; 0xc350
 800eabe:	429e      	cmp	r6, r3
 800eac0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800eac4:	dd0a      	ble.n	800eadc <scalbn+0xb4>
 800eac6:	a112      	add	r1, pc, #72	; (adr r1, 800eb10 <scalbn+0xe8>)
 800eac8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d1e2      	bne.n	800ea96 <scalbn+0x6e>
 800ead0:	a30f      	add	r3, pc, #60	; (adr r3, 800eb10 <scalbn+0xe8>)
 800ead2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ead6:	f7f1 fdb7 	bl	8000648 <__aeabi_dmul>
 800eada:	e7cb      	b.n	800ea74 <scalbn+0x4c>
 800eadc:	a10a      	add	r1, pc, #40	; (adr r1, 800eb08 <scalbn+0xe0>)
 800eade:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d0b8      	beq.n	800ea58 <scalbn+0x30>
 800eae6:	a10e      	add	r1, pc, #56	; (adr r1, 800eb20 <scalbn+0xf8>)
 800eae8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eaec:	e7b4      	b.n	800ea58 <scalbn+0x30>
 800eaee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eaf2:	3236      	adds	r2, #54	; 0x36
 800eaf4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eaf8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800eafc:	4620      	mov	r0, r4
 800eafe:	4b0c      	ldr	r3, [pc, #48]	; (800eb30 <scalbn+0x108>)
 800eb00:	2200      	movs	r2, #0
 800eb02:	e7e8      	b.n	800ead6 <scalbn+0xae>
 800eb04:	f3af 8000 	nop.w
 800eb08:	c2f8f359 	.word	0xc2f8f359
 800eb0c:	01a56e1f 	.word	0x01a56e1f
 800eb10:	8800759c 	.word	0x8800759c
 800eb14:	7e37e43c 	.word	0x7e37e43c
 800eb18:	8800759c 	.word	0x8800759c
 800eb1c:	fe37e43c 	.word	0xfe37e43c
 800eb20:	c2f8f359 	.word	0xc2f8f359
 800eb24:	81a56e1f 	.word	0x81a56e1f
 800eb28:	43500000 	.word	0x43500000
 800eb2c:	ffff3cb0 	.word	0xffff3cb0
 800eb30:	3c900000 	.word	0x3c900000

0800eb34 <atanf>:
 800eb34:	b538      	push	{r3, r4, r5, lr}
 800eb36:	ee10 5a10 	vmov	r5, s0
 800eb3a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800eb3e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800eb42:	eef0 7a40 	vmov.f32	s15, s0
 800eb46:	db10      	blt.n	800eb6a <atanf+0x36>
 800eb48:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800eb4c:	dd04      	ble.n	800eb58 <atanf+0x24>
 800eb4e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800eb52:	eeb0 0a67 	vmov.f32	s0, s15
 800eb56:	bd38      	pop	{r3, r4, r5, pc}
 800eb58:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800ec90 <atanf+0x15c>
 800eb5c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800ec94 <atanf+0x160>
 800eb60:	2d00      	cmp	r5, #0
 800eb62:	bfd8      	it	le
 800eb64:	eef0 7a40 	vmovle.f32	s15, s0
 800eb68:	e7f3      	b.n	800eb52 <atanf+0x1e>
 800eb6a:	4b4b      	ldr	r3, [pc, #300]	; (800ec98 <atanf+0x164>)
 800eb6c:	429c      	cmp	r4, r3
 800eb6e:	dc10      	bgt.n	800eb92 <atanf+0x5e>
 800eb70:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800eb74:	da0a      	bge.n	800eb8c <atanf+0x58>
 800eb76:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800ec9c <atanf+0x168>
 800eb7a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800eb7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800eb82:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800eb86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eb8a:	dce2      	bgt.n	800eb52 <atanf+0x1e>
 800eb8c:	f04f 33ff 	mov.w	r3, #4294967295
 800eb90:	e013      	b.n	800ebba <atanf+0x86>
 800eb92:	f000 f8a3 	bl	800ecdc <fabsf>
 800eb96:	4b42      	ldr	r3, [pc, #264]	; (800eca0 <atanf+0x16c>)
 800eb98:	429c      	cmp	r4, r3
 800eb9a:	dc4f      	bgt.n	800ec3c <atanf+0x108>
 800eb9c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800eba0:	429c      	cmp	r4, r3
 800eba2:	dc41      	bgt.n	800ec28 <atanf+0xf4>
 800eba4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800eba8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ebac:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ebb6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ebba:	1c5a      	adds	r2, r3, #1
 800ebbc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ebc0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800eca4 <atanf+0x170>
 800ebc4:	eddf 5a38 	vldr	s11, [pc, #224]	; 800eca8 <atanf+0x174>
 800ebc8:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800ecac <atanf+0x178>
 800ebcc:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ebd0:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ebd4:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800ecb0 <atanf+0x17c>
 800ebd8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ebdc:	eddf 5a35 	vldr	s11, [pc, #212]	; 800ecb4 <atanf+0x180>
 800ebe0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ebe4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800ecb8 <atanf+0x184>
 800ebe8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ebec:	eddf 5a33 	vldr	s11, [pc, #204]	; 800ecbc <atanf+0x188>
 800ebf0:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ebf4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800ecc0 <atanf+0x18c>
 800ebf8:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ebfc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800ecc4 <atanf+0x190>
 800ec00:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ec04:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800ecc8 <atanf+0x194>
 800ec08:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ec0c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800eccc <atanf+0x198>
 800ec10:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ec14:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ec18:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ec1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ec20:	d121      	bne.n	800ec66 <atanf+0x132>
 800ec22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec26:	e794      	b.n	800eb52 <atanf+0x1e>
 800ec28:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ec2c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ec30:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ec34:	2301      	movs	r3, #1
 800ec36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ec3a:	e7be      	b.n	800ebba <atanf+0x86>
 800ec3c:	4b24      	ldr	r3, [pc, #144]	; (800ecd0 <atanf+0x19c>)
 800ec3e:	429c      	cmp	r4, r3
 800ec40:	dc0b      	bgt.n	800ec5a <atanf+0x126>
 800ec42:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800ec46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ec4a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ec4e:	2302      	movs	r3, #2
 800ec50:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ec54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ec58:	e7af      	b.n	800ebba <atanf+0x86>
 800ec5a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ec5e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ec62:	2303      	movs	r3, #3
 800ec64:	e7a9      	b.n	800ebba <atanf+0x86>
 800ec66:	4a1b      	ldr	r2, [pc, #108]	; (800ecd4 <atanf+0x1a0>)
 800ec68:	491b      	ldr	r1, [pc, #108]	; (800ecd8 <atanf+0x1a4>)
 800ec6a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ec6e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ec72:	ed93 0a00 	vldr	s0, [r3]
 800ec76:	ee37 7a40 	vsub.f32	s14, s14, s0
 800ec7a:	ed92 0a00 	vldr	s0, [r2]
 800ec7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ec82:	2d00      	cmp	r5, #0
 800ec84:	ee70 7a67 	vsub.f32	s15, s0, s15
 800ec88:	bfb8      	it	lt
 800ec8a:	eef1 7a67 	vneglt.f32	s15, s15
 800ec8e:	e760      	b.n	800eb52 <atanf+0x1e>
 800ec90:	3fc90fdb 	.word	0x3fc90fdb
 800ec94:	bfc90fdb 	.word	0xbfc90fdb
 800ec98:	3edfffff 	.word	0x3edfffff
 800ec9c:	7149f2ca 	.word	0x7149f2ca
 800eca0:	3f97ffff 	.word	0x3f97ffff
 800eca4:	3c8569d7 	.word	0x3c8569d7
 800eca8:	3d4bda59 	.word	0x3d4bda59
 800ecac:	bd6ef16b 	.word	0xbd6ef16b
 800ecb0:	3d886b35 	.word	0x3d886b35
 800ecb4:	3dba2e6e 	.word	0x3dba2e6e
 800ecb8:	3e124925 	.word	0x3e124925
 800ecbc:	3eaaaaab 	.word	0x3eaaaaab
 800ecc0:	bd15a221 	.word	0xbd15a221
 800ecc4:	bd9d8795 	.word	0xbd9d8795
 800ecc8:	bde38e38 	.word	0xbde38e38
 800eccc:	be4ccccd 	.word	0xbe4ccccd
 800ecd0:	401bffff 	.word	0x401bffff
 800ecd4:	0800f238 	.word	0x0800f238
 800ecd8:	0800f248 	.word	0x0800f248

0800ecdc <fabsf>:
 800ecdc:	ee10 3a10 	vmov	r3, s0
 800ece0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ece4:	ee00 3a10 	vmov	s0, r3
 800ece8:	4770      	bx	lr
	...

0800ecec <nanf>:
 800ecec:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ecf4 <nanf+0x8>
 800ecf0:	4770      	bx	lr
 800ecf2:	bf00      	nop
 800ecf4:	7fc00000 	.word	0x7fc00000

0800ecf8 <_init>:
 800ecf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecfa:	bf00      	nop
 800ecfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecfe:	bc08      	pop	{r3}
 800ed00:	469e      	mov	lr, r3
 800ed02:	4770      	bx	lr

0800ed04 <_fini>:
 800ed04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed06:	bf00      	nop
 800ed08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed0a:	bc08      	pop	{r3}
 800ed0c:	469e      	mov	lr, r3
 800ed0e:	4770      	bx	lr
