#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /opt/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: computer.workshop

# Fri May 27 09:12:35 2022

#Implementation: alchitry_imp

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :computer.workshop
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v" (library work)
Verilog syntax check successful!
Selecting top level module cu_top_0
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v":11:7:11:16|Synthesizing module pipeline_2 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v":12:7:12:21|Synthesizing module edge_detector_3 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":12:7:12:21|Synthesizing module edge_detector_4 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v":11:7:11:19|Synthesizing module pixel_clock_5 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":7:7:7:19|Synthesizing module vga_signals_6 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":7:7:7:18|Synthesizing module vga_ramdac_7 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":7:7:7:11|Synthesizing module ppu_8 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":48:7:48:23|Synthesizing module simple_dual_ram_9 in library work.

	SIZE=3'b100
	DEPTH=16'b0100000000000000
   Generated name = simple_dual_ram_9_4_16384

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":67:2:67:7|Found RAM mem, depth=16384, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":48:7:48:24|Synthesizing module simple_dual_ram_10 in library work.

	SIZE=4'b1000
	DEPTH=12'b010000000000
   Generated name = simple_dual_ram_10_8_1024

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":67:2:67:7|Found RAM mem, depth=1024, width=8
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":48:7:48:24|Synthesizing module simple_dual_ram_11 in library work.

	SIZE=6'b100000
	DEPTH=7'b1000000
   Generated name = simple_dual_ram_11_32_64

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":67:2:67:7|Found RAM mem, depth=64, width=32
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":48:7:48:24|Synthesizing module simple_dual_ram_12 in library work.

	SIZE=3'b100
	DEPTH=10'b0100000000
   Generated name = simple_dual_ram_12_4_256

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":67:2:67:7|Found RAM mem, depth=256, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|Trying to extract state machine for register M_this_state_q.
Extracted state machine for register M_this_state_q
State machine has 18 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|Initial value is not supported on state machine M_this_state_q
@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":116:2:116:7|Trying to extract state machine for register M_state_q.
Extracted state machine for register M_state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":116:2:116:7|Initial value is not supported on state machine M_state_q
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":20:17:20:24|Input port bits 31 to 22 of oam_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":20:17:20:24|Input port bits 7 to 0 of oam_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Register bit M_hcounter_q[10] is always 0.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Register bit M_hcounter_q[11] is always 0.
@W: CL279 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Pruning register bits 11 to 10 of M_hcounter_q[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 82MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 09:12:36 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 09:12:36 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 09:12:36 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri May 27 09:12:37 2022

###########################################################]
Pre-mapping Report

# Fri May 27 09:12:37 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
@L: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt 
Printing clock  summary report in "/home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cu_top_0

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                          Requested     Requested     Clock                    Clock                   Clock
Clock                                          Frequency     Period        Type                     Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------
clk_0                                          100.0 MHz     10.000        declared                 default_clkgroup        259  
pixel_clock_5|M_counter_q_derived_clock[1]     100.0 MHz     10.000        derived (from clk_0)     default_clkgroup        24   
vga_signals_6|pixel_clk_inferred_clock         1.0 MHz       1000.000      inferred                 Inferred_clkgroup_0     6    
=================================================================================================================================

@W: MT529 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|Found inferred clock vga_signals_6|pixel_clk_inferred_clock which controls 6 sequential elements including this_vga_ramdac.M_this_rgb_q[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine M_state_q[5:0] (in view: work.ppu_8(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine M_this_state_q[17:0] (in view: work.cu_top_0(verilog))
original code -> new code
   00000 -> 000000000000000001
   00001 -> 000000000000000010
   00010 -> 000000000000000100
   00011 -> 000000000000001000
   00100 -> 000000000000010000
   00101 -> 000000000000100000
   00110 -> 000000000001000000
   00111 -> 000000000010000000
   01000 -> 000000000100000000
   01001 -> 000000001000000000
   01010 -> 000000010000000000
   01011 -> 000000100000000000
   01100 -> 000001000000000000
   01101 -> 000010000000000000
   01110 -> 000100000000000000
   01111 -> 001000000000000000
   10000 -> 010000000000000000
   10001 -> 100000000000000000
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[0] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[1] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[2] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[3] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[4] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[5] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[6] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[7] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[14] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[15] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[24] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[25] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[26] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[27] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[28] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[29] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[30] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":73:2:73:7|Removing sequential instance read_data[31] (in view: work.simple_dual_ram_11_32_64(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 27 09:12:37 2022

###########################################################]
Map & Optimize Report

# Fri May 27 09:12:38 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v":41:2:41:7|Removing sequential instance this_start_address_delay.M_last_q because it is equivalent to instance this_start_data_delay.M_last_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk_0

@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":80:18:80:48|Generating a type div divider 
@N: MF236 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":79:18:79:48|Generating a type div divider 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":29:2:29:7|User-specified initial value defined for instance this_reset_cond.M_stage_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_vcounter_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_lcounter_q[1:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_pcounter_q[1:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|User-specified initial value defined for instance this_vga_signals.M_hcounter_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":32:2:32:7|User-specified initial value defined for instance this_vga_ramdac.M_this_rgb_q[5:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":116:2:116:7|User-specified initial value defined for instance this_ppu.M_count_q[7:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":116:2:116:7|User-specified initial value defined for instance this_ppu.M_haddress_q[7:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":116:2:116:7|User-specified initial value defined for instance this_ppu.M_vaddress_q[7:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":41:2:41:7|User-specified initial value defined for instance this_ppu.line_clk.M_last_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|User-specified initial value defined for instance M_this_data_count_q[15:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|User-specified initial value defined for instance M_this_sprites_address_q[13:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|User-specified initial value defined for instance M_this_external_address_q[15:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|User-specified initial value defined for instance M_this_substate_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|User-specified initial value defined for instance M_this_map_address_q[9:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|User-specified initial value defined for instance M_this_oam_address_q[5:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|User-specified initial value defined for instance M_this_data_tmp_q[31:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v":29:2:29:7|User-specified initial value defined for instance this_pixel_clk.M_counter_q[1:0] is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":41:2:41:7|User-specified initial value defined for instance this_start_data_delay.M_last_q is being ignored. 
@W: FX1039 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v":34:2:34:7|User-specified initial value defined for instance this_delay_clk.M_pipe_q[4:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine M_this_state_q[17:0] (in view: work.cu_top_0(verilog))
original code -> new code
   00000 -> 000000000000000001
   00001 -> 000000000000000010
   00010 -> 000000000000000100
   00011 -> 000000000000001000
   00100 -> 000000000000010000
   00101 -> 000000000000100000
   00110 -> 000000000001000000
   00111 -> 000000000010000000
   01000 -> 000000000100000000
   01001 -> 000000001000000000
   01010 -> 000000010000000000
   01011 -> 000000100000000000
   01100 -> 000001000000000000
   01101 -> 000010000000000000
   01110 -> 000100000000000000
   01111 -> 001000000000000000
   10000 -> 010000000000000000
   10001 -> 100000000000000000
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":67:2:67:7|RAM this_vram.mem[3:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":67:2:67:7|RAM this_oam_ram.mem[31:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":67:2:67:7|RAM this_map_ram.mem[7:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":67:2:67:7|RAM this_sprites_ram.mem[3:0] (in view: work.cu_top_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|Found counter in view:work.cu_top_0(verilog) instance M_this_data_count_q[15:0] 
@N: MO231 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":491:2:491:7|Found counter in view:work.cu_top_0(verilog) instance M_this_external_address_q[15:0] 
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 
Encoding state machine M_state_q[5:0] (in view: work.ppu_8(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Removing sequential instance this_vga_signals.M_pcounter_q[0] (in view: work.cu_top_0(verilog)) because it does not drive other instances.
@N: BN362 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Removing sequential instance this_vga_signals.M_pcounter_q[1] (in view: work.cu_top_0(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 152MB)

@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:48|ROM this_vga_ramdac.M_this_rgb_d_3_0[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:48|ROM this_vga_ramdac.M_this_rgb_d_3_0[5:0] (in view: work.cu_top_0(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":26:21:26:48|Found ROM .delname. (in view: work.cu_top_0(verilog)) with 16 words by 6 bits.
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 
@N: MF794 |RAM this_sprites_ram.mem[3:0] required 3 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 152MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 175MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -9.17ns		 604 /       198
   2		0h:00m:03s		    -9.17ns		 591 /       198
   3		0h:00m:03s		    -7.77ns		 591 /       198
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[6] (in view: work.cu_top_0(verilog)) with 39 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[7] (in view: work.cu_top_0(verilog)) with 24 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[8] (in view: work.cu_top_0(verilog)) with 20 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[4] (in view: work.cu_top_0(verilog)) with 39 loads 2 times to improve timing.
@N: FX271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Replicating instance this_vga_signals.M_vcounter_q[5] (in view: work.cu_top_0(verilog)) with 35 loads 2 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:08s		    -7.77ns		 656 /       208
   5		0h:00m:08s		    -7.77ns		 657 /       208


   6		0h:00m:08s		    -7.77ns		 657 /       208
@N: FX1016 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":8:10:8:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":29:2:29:7|SB_GB inserted on the net M_this_reset_cond_out[0].
@N: FX1017 :|SB_GB inserted on the net N_1358.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 188MB peak: 232MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 188MB peak: 232MB)

@N: MT611 :|Automatically generated clock pixel_clock_5|M_counter_q_derived_clock[1] is not used and is being removed
@N: MT611 :|Automatically generated clock vga_signals_6|pixel_clk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 250 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
34 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               250        M_this_data_tmp_q_esr[10]
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 157MB peak: 232MB)

Writing Analyst data base /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/synwork/cu_top_0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 181MB peak: 232MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Cannot forward annotate set_clock_groups command because clock vga_signals_6|pixel_clk_inferred_clock cannot be found
@N: FX1056 |Writing EDF file: /home/romuald/Projects/Miniish/Firmware/PPU/work/alchitry_imp/cu_top_0.edf
@W: FX708 |Found invalid parameter 0 
@W: FX708 |Found invalid parameter 0 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 182MB peak: 232MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 180MB peak: 232MB)

@N: MT615 |Found clock clk_0 with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 27 09:12:47 2022
#


Top view:               cu_top_0
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/romuald/Projects/Miniish/Firmware/PPU/work/constraint/merged_constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -17.054

                   Requested     Estimated     Requested     Estimated                 Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group           
--------------------------------------------------------------------------------------------------------------------
clk_0              100.0 MHz     37.0 MHz      10.000        27.054        -17.054     declared     default_clkgroup
====================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
clk_0     clk_0   |  10.000      -17.054  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clk_0
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                     Arrival            
Instance                                      Reference     Type          Pin     Net                      Time        Slack  
                                              Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[4]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[4]     0.540       -17.054
this_vga_signals.M_vcounter_q_fast_esr[5]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[5]     0.540       -17.005
this_vga_signals.M_vcounter_q_fast_esr[6]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[6]     0.540       -16.984
this_vga_signals.M_vcounter_q_esr[9]          clk_0         SB_DFFESR     Q       M_vcounter_q[9]          0.540       -16.963
this_vga_signals.M_vcounter_q_6_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_6_rep1      0.540       -16.935
this_vga_signals.M_vcounter_q_8_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_8_rep1      0.540       -16.914
this_vga_signals.M_vcounter_q_7_rep1_esr      clk_0         SB_DFFESR     Q       M_vcounter_q_7_rep1      0.540       -16.886
this_vga_signals.M_vcounter_q_fast_esr[7]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[7]     0.540       -16.774
this_vga_signals.M_vcounter_q_fast_esr[8]     clk_0         SB_DFFESR     Q       M_vcounter_q_fast[8]     0.540       -16.711
this_vga_signals.M_hcounter_q[6]              clk_0         SB_DFFSR      Q       M_hcounter_q[6]          0.540       -14.870
==============================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                      Required            
Instance                     Reference     Type             Pin          Net                               Time         Slack  
                             Clock                                                                                             
-------------------------------------------------------------------------------------------------------------------------------
this_vram.mem_mem_0_0        clk_0         SB_RAM256x16     RADDR[7]     M_this_vga_signals_address[7]     9.797        -17.054
this_vram.mem_mem_0_0        clk_0         SB_RAM256x16     RADDR[0]     M_this_vga_signals_address[0]     9.797        -14.870
this_vram.mem_mem_0_0        clk_0         SB_RAM256x16     RADDR[1]     M_this_vga_signals_address[1]     9.797        -11.328
this_vram.mem_mem_0_0        clk_0         SB_RAM256x16     RADDR[2]     M_this_vga_signals_address[2]     9.797        -9.726 
this_ppu.M_vaddress_q[6]     clk_0         SB_DFFSR         D            M_vaddress_q_RNO[6]               9.895        -8.569 
this_ppu.M_vaddress_q[7]     clk_0         SB_DFFSR         D            M_vaddress_q_RNO[7]               9.895        -8.506 
this_ppu.M_haddress_q[5]     clk_0         SB_DFFSR         D            M_haddress_q_RNO[5]               9.895        -7.164 
this_ppu.M_haddress_q[6]     clk_0         SB_DFFSR         D            M_haddress_q_RNO[6]               9.895        -7.143 
this_ppu.M_haddress_q[7]     clk_0         SB_DFFSR         D            M_haddress_q_RNO[7]               9.895        -7.080 
this_ppu.M_vaddress_q[3]     clk_0         SB_DFFSR         D            M_vaddress_q_RNO[3]               9.895        -6.840 
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.054

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[4] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[4]                                  SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[4]                                                       Net              -            -       1.599     -           4         
this_vga_signals.M_vcounter_q_fast_esr_RNIOJB1[4]                          SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.M_vcounter_q_fast_esr_RNIOJB1[4]                          SB_LUT4          O            Out     0.449     2.588       -         
r_N_4_mux                                                                  Net              -            -       1.371     -           3         
this_vga_signals.M_vcounter_q_7_rep1_esr_RNIEC471                          SB_LUT4          I0           In      -         3.959       -         
this_vga_signals.M_vcounter_q_7_rep1_esr_RNIEC471                          SB_LUT4          O            Out     0.449     4.408       -         
SUM_2                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_axb1        SB_LUT4          I2           In      -         5.779       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_axb1        SB_LUT4          O            Out     0.379     6.157       -         
mult1_un40_sum_axb1_i                                                      Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3       SB_LUT4          I0           In      -         7.528       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3       SB_LUT4          O            Out     0.449     7.977       -         
mult1_un47_sum_c3                                                          Net              -            -       1.371     -           12        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1       SB_LUT4          I2           In      -         9.348       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1       SB_LUT4          O            Out     0.379     9.727       -         
mult1_un54_sum_ac0_1                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0     SB_LUT4          I0           In      -         11.098      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0     SB_LUT4          O            Out     0.449     11.547      -         
mult1_un54_sum_c3_0                                                        Net              -            -       1.371     -           21        
this_vga_signals.un5_vaddress.g0_28                                        SB_LUT4          I2           In      -         12.918      -         
this_vga_signals.un5_vaddress.g0_28                                        SB_LUT4          O            Out     0.379     13.296      -         
N_4_3_0                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_25                                        SB_LUT4          I1           In      -         14.667      -         
this_vga_signals.un5_vaddress.g0_25                                        SB_LUT4          O            Out     0.400     15.067      -         
N_14_0                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_10                                        SB_LUT4          I0           In      -         16.438      -         
this_vga_signals.un5_vaddress.g0_10                                        SB_LUT4          O            Out     0.449     16.887      -         
g0_i_x4_7_0_0                                                              Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_1                                         SB_LUT4          I2           In      -         18.258      -         
this_vga_signals.un5_vaddress.g0_1                                         SB_LUT4          O            Out     0.379     18.637      -         
g1_2_0_0                                                                   Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_5                                         SB_LUT4          I2           In      -         20.008      -         
this_vga_signals.un5_vaddress.g0_5                                         SB_LUT4          O            Out     0.379     20.386      -         
mult1_un75_sum_c3_0_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                 SB_LUT4          I2           In      -         21.757      -         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                 SB_LUT4          O            Out     0.379     22.136      -         
M_this_vga_signals_address[7]                                              Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                      SB_RAM256x16     RADDR[7]     In      -         26.851      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 27.054 is 5.659(20.9%) logic and 21.395(79.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.005

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[5] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[5]                                  SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[5]                                                       Net              -            -       1.599     -           4         
this_vga_signals.M_vcounter_q_fast_esr_RNIOJB1[4]                          SB_LUT4          I1           In      -         2.139       -         
this_vga_signals.M_vcounter_q_fast_esr_RNIOJB1[4]                          SB_LUT4          O            Out     0.400     2.539       -         
r_N_4_mux                                                                  Net              -            -       1.371     -           3         
this_vga_signals.M_vcounter_q_7_rep1_esr_RNIEC471                          SB_LUT4          I0           In      -         3.910       -         
this_vga_signals.M_vcounter_q_7_rep1_esr_RNIEC471                          SB_LUT4          O            Out     0.449     4.359       -         
SUM_2                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_axb1        SB_LUT4          I2           In      -         5.730       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_axb1        SB_LUT4          O            Out     0.379     6.108       -         
mult1_un40_sum_axb1_i                                                      Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3       SB_LUT4          I0           In      -         7.479       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3       SB_LUT4          O            Out     0.449     7.928       -         
mult1_un47_sum_c3                                                          Net              -            -       1.371     -           12        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1       SB_LUT4          I2           In      -         9.299       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1       SB_LUT4          O            Out     0.379     9.678       -         
mult1_un54_sum_ac0_1                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0     SB_LUT4          I0           In      -         11.049      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0     SB_LUT4          O            Out     0.449     11.498      -         
mult1_un54_sum_c3_0                                                        Net              -            -       1.371     -           21        
this_vga_signals.un5_vaddress.g0_28                                        SB_LUT4          I2           In      -         12.869      -         
this_vga_signals.un5_vaddress.g0_28                                        SB_LUT4          O            Out     0.379     13.247      -         
N_4_3_0                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_25                                        SB_LUT4          I1           In      -         14.618      -         
this_vga_signals.un5_vaddress.g0_25                                        SB_LUT4          O            Out     0.400     15.018      -         
N_14_0                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_10                                        SB_LUT4          I0           In      -         16.389      -         
this_vga_signals.un5_vaddress.g0_10                                        SB_LUT4          O            Out     0.449     16.838      -         
g0_i_x4_7_0_0                                                              Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_1                                         SB_LUT4          I2           In      -         18.209      -         
this_vga_signals.un5_vaddress.g0_1                                         SB_LUT4          O            Out     0.379     18.587      -         
g1_2_0_0                                                                   Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_5                                         SB_LUT4          I2           In      -         19.958      -         
this_vga_signals.un5_vaddress.g0_5                                         SB_LUT4          O            Out     0.379     20.337      -         
mult1_un75_sum_c3_0_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                 SB_LUT4          I2           In      -         21.708      -         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                 SB_LUT4          O            Out     0.379     22.087      -         
M_this_vga_signals_address[7]                                              Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                      SB_RAM256x16     RADDR[7]     In      -         26.802      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 27.005 is 5.610(20.8%) logic and 21.395(79.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.984

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_fast_esr[6] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                              Pin          Pin               Arrival     No. of    
Name                                                                       Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_fast_esr[6]                                  SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q_fast[6]                                                       Net              -            -       1.599     -           4         
this_vga_signals.M_vcounter_q_fast_esr_RNIOJB1[4]                          SB_LUT4          I2           In      -         2.139       -         
this_vga_signals.M_vcounter_q_fast_esr_RNIOJB1[4]                          SB_LUT4          O            Out     0.379     2.518       -         
r_N_4_mux                                                                  Net              -            -       1.371     -           3         
this_vga_signals.M_vcounter_q_7_rep1_esr_RNIEC471                          SB_LUT4          I0           In      -         3.889       -         
this_vga_signals.M_vcounter_q_7_rep1_esr_RNIEC471                          SB_LUT4          O            Out     0.449     4.338       -         
SUM_2                                                                      Net              -            -       1.371     -           2         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_axb1        SB_LUT4          I2           In      -         5.708       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_axb1        SB_LUT4          O            Out     0.379     6.087       -         
mult1_un40_sum_axb1_i                                                      Net              -            -       1.371     -           10        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3       SB_LUT4          I0           In      -         7.458       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3       SB_LUT4          O            Out     0.449     7.907       -         
mult1_un47_sum_c3                                                          Net              -            -       1.371     -           12        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1       SB_LUT4          I2           In      -         9.278       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1       SB_LUT4          O            Out     0.379     9.657       -         
mult1_un54_sum_ac0_1                                                       Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0     SB_LUT4          I0           In      -         11.028      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0     SB_LUT4          O            Out     0.449     11.476      -         
mult1_un54_sum_c3_0                                                        Net              -            -       1.371     -           21        
this_vga_signals.un5_vaddress.g0_28                                        SB_LUT4          I2           In      -         12.848      -         
this_vga_signals.un5_vaddress.g0_28                                        SB_LUT4          O            Out     0.379     13.226      -         
N_4_3_0                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_25                                        SB_LUT4          I1           In      -         14.597      -         
this_vga_signals.un5_vaddress.g0_25                                        SB_LUT4          O            Out     0.400     14.997      -         
N_14_0                                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_10                                        SB_LUT4          I0           In      -         16.368      -         
this_vga_signals.un5_vaddress.g0_10                                        SB_LUT4          O            Out     0.449     16.817      -         
g0_i_x4_7_0_0                                                              Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_1                                         SB_LUT4          I2           In      -         18.188      -         
this_vga_signals.un5_vaddress.g0_1                                         SB_LUT4          O            Out     0.379     18.566      -         
g1_2_0_0                                                                   Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_5                                         SB_LUT4          I2           In      -         19.937      -         
this_vga_signals.un5_vaddress.g0_5                                         SB_LUT4          O            Out     0.379     20.316      -         
mult1_un75_sum_c3_0_0_0_0                                                  Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                 SB_LUT4          I2           In      -         21.687      -         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                 SB_LUT4          O            Out     0.379     22.066      -         
M_this_vga_signals_address[7]                                              Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                      SB_RAM256x16     RADDR[7]     In      -         26.781      -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 26.984 is 5.589(20.7%) logic and 21.395(79.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.760
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.963

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_esr[9] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                    Pin          Pin               Arrival     No. of    
Name                                                                             Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_esr[9]                                             SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q[9]                                                                  Net              -            -       1.599     -           23        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_x0     SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_x0     SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_ac0_3_0_a1_x0                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_ns     SB_LUT4          I1           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_ns     SB_LUT4          O            Out     0.400     4.359       -         
mult1_un40_sum_ac0_3_0_a1_ns                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3             SB_LUT4          I0           In      -         5.730       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3             SB_LUT4          O            Out     0.386     6.115       -         
mult1_un40_sum_c3_0                                                              Net              -            -       1.371     -           11        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3             SB_LUT4          I1           In      -         7.486       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3             SB_LUT4          O            Out     0.400     7.886       -         
mult1_un47_sum_c3                                                                Net              -            -       1.371     -           12        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1             SB_LUT4          I2           In      -         9.257       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1             SB_LUT4          O            Out     0.379     9.636       -         
mult1_un54_sum_ac0_1                                                             Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0           SB_LUT4          I0           In      -         11.007      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0           SB_LUT4          O            Out     0.449     11.455      -         
mult1_un54_sum_c3_0                                                              Net              -            -       1.371     -           21        
this_vga_signals.un5_vaddress.g0_28                                              SB_LUT4          I2           In      -         12.826      -         
this_vga_signals.un5_vaddress.g0_28                                              SB_LUT4          O            Out     0.379     13.205      -         
N_4_3_0                                                                          Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_25                                              SB_LUT4          I1           In      -         14.576      -         
this_vga_signals.un5_vaddress.g0_25                                              SB_LUT4          O            Out     0.400     14.976      -         
N_14_0                                                                           Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_10                                              SB_LUT4          I0           In      -         16.347      -         
this_vga_signals.un5_vaddress.g0_10                                              SB_LUT4          O            Out     0.449     16.796      -         
g0_i_x4_7_0_0                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_1                                               SB_LUT4          I2           In      -         18.167      -         
this_vga_signals.un5_vaddress.g0_1                                               SB_LUT4          O            Out     0.379     18.545      -         
g1_2_0_0                                                                         Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_5                                               SB_LUT4          I2           In      -         19.916      -         
this_vga_signals.un5_vaddress.g0_5                                               SB_LUT4          O            Out     0.379     20.295      -         
mult1_un75_sum_c3_0_0_0_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                       SB_LUT4          I2           In      -         21.666      -         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                       SB_LUT4          O            Out     0.379     22.045      -         
M_this_vga_signals_address[7]                                                    Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                            SB_RAM256x16     RADDR[7]     In      -         26.760      -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 26.963 is 5.568(20.7%) logic and 21.395(79.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.797

    - Propagation time:                      26.739
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.942

    Number of logic level(s):                12
    Starting point:                          this_vga_signals.M_vcounter_q_esr[9] / Q
    Ending point:                            this_vram.mem_mem_0_0 / RADDR[7]
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin RCLK

Instance / Net                                                                                    Pin          Pin               Arrival     No. of    
Name                                                                             Type             Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------
this_vga_signals.M_vcounter_q_esr[9]                                             SB_DFFESR        Q            Out     0.540     0.540       -         
M_vcounter_q[9]                                                                  Net              -            -       1.599     -           23        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_x1     SB_LUT4          I0           In      -         2.139       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_x1     SB_LUT4          O            Out     0.449     2.588       -         
mult1_un40_sum_ac0_3_0_a1_x1                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_ns     SB_LUT4          I2           In      -         3.959       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3_0_a1_ns     SB_LUT4          O            Out     0.379     4.338       -         
mult1_un40_sum_ac0_3_0_a1_ns                                                     Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3             SB_LUT4          I0           In      -         5.708       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un40_sum_ac0_3             SB_LUT4          O            Out     0.386     6.094       -         
mult1_un40_sum_c3_0                                                              Net              -            -       1.371     -           11        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3             SB_LUT4          I1           In      -         7.465       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un47_sum_ac0_3             SB_LUT4          O            Out     0.400     7.865       -         
mult1_un47_sum_c3                                                                Net              -            -       1.371     -           12        
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1             SB_LUT4          I2           In      -         9.236       -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_1             SB_LUT4          O            Out     0.379     9.615       -         
mult1_un54_sum_ac0_1                                                             Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0           SB_LUT4          I0           In      -         10.986      -         
this_vga_signals.un5_vaddress.if_generate_plus\.mult1_un54_sum_ac0_3_0           SB_LUT4          O            Out     0.449     11.434      -         
mult1_un54_sum_c3_0                                                              Net              -            -       1.371     -           21        
this_vga_signals.un5_vaddress.g0_28                                              SB_LUT4          I2           In      -         12.805      -         
this_vga_signals.un5_vaddress.g0_28                                              SB_LUT4          O            Out     0.379     13.184      -         
N_4_3_0                                                                          Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_25                                              SB_LUT4          I1           In      -         14.555      -         
this_vga_signals.un5_vaddress.g0_25                                              SB_LUT4          O            Out     0.400     14.955      -         
N_14_0                                                                           Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_10                                              SB_LUT4          I0           In      -         16.326      -         
this_vga_signals.un5_vaddress.g0_10                                              SB_LUT4          O            Out     0.449     16.775      -         
g0_i_x4_7_0_0                                                                    Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_1                                               SB_LUT4          I2           In      -         18.146      -         
this_vga_signals.un5_vaddress.g0_1                                               SB_LUT4          O            Out     0.379     18.524      -         
g1_2_0_0                                                                         Net              -            -       1.371     -           1         
this_vga_signals.un5_vaddress.g0_5                                               SB_LUT4          I2           In      -         19.895      -         
this_vga_signals.un5_vaddress.g0_5                                               SB_LUT4          O            Out     0.379     20.274      -         
mult1_un75_sum_c3_0_0_0_0                                                        Net              -            -       1.371     -           1         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                       SB_LUT4          I2           In      -         21.645      -         
this_vga_signals.M_vcounter_q_RNI3KH3P1[1]                                       SB_LUT4          O            Out     0.379     22.024      -         
M_this_vga_signals_address[7]                                                    Net              -            -       4.715     -           1         
this_vram.mem_mem_0_0                                                            SB_RAM256x16     RADDR[7]     In      -         26.739      -         
=======================================================================================================================================================
Total path delay (propagation time + setup) of 26.942 is 5.547(20.6%) logic and 21.395(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 180MB peak: 232MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 180MB peak: 232MB)

---------------------------------------
Resource Usage Report for cu_top_0 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             12 uses
SB_CARRY        93 uses
SB_DFF          71 uses
SB_DFFE         33 uses
SB_DFFESR       49 uses
SB_DFFSR        54 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM1024x4    2 uses
SB_RAM2048x2    16 uses
SB_RAM256x16    3 uses
VCC             12 uses
SB_LUT4         618 uses

I/O ports: 52
I/O primitives: 52
SB_GB_IO       1 use
SB_IO          51 uses

I/O Register bits:                  0
Register bits not including I/Os:   208 (2%)

RAM/ROM usage summary
Block Rams : 21 of 32 (65%)

Total load per clock:
   clk_0: 1

@S |Mapping Summary:
Total  LUTs: 618 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 618 = 618 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 34MB peak: 232MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Fri May 27 09:12:47 2022

###########################################################]
