Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 10 17:32:52 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UpCounter_clock_timing_summary_routed.rpt -pb UpCounter_clock_timing_summary_routed.pb -rpx UpCounter_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : UpCounter_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (304)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There are 120 register/latch pins with no clock driven by root clock pin: U_ClkDiv_1Hz/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (304)
--------------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.694        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.694        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 1.076ns (25.171%)  route 3.199ns (74.829%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.284     9.237    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.361 r  U_ClkDiv_1Hz/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.361    U_ClkDiv_1Hz/counter_0[10]
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.029    15.055    U_ClkDiv_1Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.076ns (25.257%)  route 3.184ns (74.743%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.270     9.222    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.346 r  U_ClkDiv_1Hz/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.346    U_ClkDiv_1Hz/counter_0[1]
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.029    15.055    U_ClkDiv_1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.076ns (25.263%)  route 3.183ns (74.737%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.269     9.221    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.124     9.345 r  U_ClkDiv_1Hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.345    U_ClkDiv_1Hz/counter_0[3]
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.031    15.057    U_ClkDiv_1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.104ns (25.658%)  route 3.199ns (74.342%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.284     9.237    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.152     9.389 r  U_ClkDiv_1Hz/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     9.389    U_ClkDiv_1Hz/counter_0[12]
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.075    15.101    U_ClkDiv_1Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.104ns (25.745%)  route 3.184ns (74.255%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.270     9.222    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.152     9.374 r  U_ClkDiv_1Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.374    U_ClkDiv_1Hz/counter_0[2]
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.075    15.101    U_ClkDiv_1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 1.104ns (25.751%)  route 3.183ns (74.249%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.269     9.221    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.152     9.373 r  U_ClkDiv_1Hz/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.373    U_ClkDiv_1Hz/counter_0[4]
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)        0.075    15.101    U_ClkDiv_1Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.076ns (26.194%)  route 3.032ns (73.806%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.117     9.070    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.194 r  U_ClkDiv_1Hz/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.194    U_ClkDiv_1Hz/counter_0[13]
    SLICE_X33Y45         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y45         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.029    15.055    U_ClkDiv_1Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.104ns (26.694%)  route 3.032ns (73.306%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.117     9.070    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y45         LUT2 (Prop_lut2_I0_O)        0.152     9.222 r  U_ClkDiv_1Hz/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.222    U_ClkDiv_1Hz/counter_0[15]
    SLICE_X33Y45         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y45         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y45         FDCE (Setup_fdce_C_D)        0.075    15.101    U_ClkDiv_1Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.076ns (26.748%)  route 2.947ns (73.252%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.032     8.985    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.109 r  U_ClkDiv_1Hz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     9.109    U_ClkDiv_1Hz/counter_0[11]
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.031    15.057    U_ClkDiv_1Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 U_ClkDiv_1Hz/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.102ns (27.218%)  route 2.947ns (72.782%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.565     5.086    U_ClkDiv_1Hz/CLK
    SLICE_X33Y46         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  U_ClkDiv_1Hz/counter_reg[17]/Q
                         net (fo=2, routed)           0.859     6.401    U_ClkDiv_1Hz/counter[17]
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.525 r  U_ClkDiv_1Hz/counter[26]_i_8/O
                         net (fo=1, routed)           0.403     6.928    U_ClkDiv_1Hz/counter[26]_i_8_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.052 r  U_ClkDiv_1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.363     7.415    U_ClkDiv_1Hz/counter[26]_i_7_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.539 r  U_ClkDiv_1Hz/counter[26]_i_3/O
                         net (fo=1, routed)           0.289     7.829    U_ClkDiv_1Hz/counter[26]_i_3_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.953 r  U_ClkDiv_1Hz/counter[26]_i_2/O
                         net (fo=27, routed)          1.032     8.985    U_ClkDiv_1Hz/counter[26]_i_2_n_0
    SLICE_X33Y44         LUT2 (Prop_lut2_I0_O)        0.150     9.135 r  U_ClkDiv_1Hz/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.135    U_ClkDiv_1Hz/counter_0[9]
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.445    14.786    U_ClkDiv_1Hz/CLK
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X33Y44         FDCE (Setup_fdce_C_D)        0.075    15.101    U_ClkDiv_1Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_ClkDiv_1Hz/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_ClkDiv_1Hz/CLK
    SLICE_X35Y46         FDRE                                         r  U_ClkDiv_1Hz/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U_ClkDiv_1Hz/r_tick_reg/Q
                         net (fo=2, routed)           0.168     1.754    U_ClkDiv_1Hz/r_tick
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  U_ClkDiv_1Hz/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    U_ClkDiv_1Hz/r_tick_i_1__0_n_0
    SLICE_X35Y46         FDRE                                         r  U_ClkDiv_1Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    U_ClkDiv_1Hz/CLK
    SLICE_X35Y46         FDRE                                         r  U_ClkDiv_1Hz/r_tick_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    U_ClkDiv_1Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_ClkDiv_1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    U_ClkDiv_1Hz/CLK
    SLICE_X33Y42         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  U_ClkDiv_1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.765    U_ClkDiv_1Hz/counter[0]
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.810 r  U_ClkDiv_1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    U_ClkDiv_1Hz/counter_0[0]
    SLICE_X33Y42         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    U_ClkDiv_1Hz/CLK
    SLICE_X33Y42         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.091     1.536    U_ClkDiv_1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.757%)  route 0.249ns (57.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.589     1.472    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y17         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_fndController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.249     1.862    U_fndController/U_ClkDiv/CLK
    SLICE_X62Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.907 r  U_fndController/U_ClkDiv/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.907    U_fndController/U_ClkDiv/r_tick_i_1_n_0
    SLICE_X62Y17         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.858     1.985    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y17         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.092     1.564    U_fndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y11         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_fndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.679    U_fndController/U_ClkDiv/counter_reg_n_0_[11]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.790 r  U_fndController/U_ClkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.951    U_fndController/U_ClkDiv/counter0_carry__1_n_5
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.108     2.059 r  U_fndController/U_ClkDiv/counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.059    U_fndController/U_ClkDiv/counter[11]
    SLICE_X62Y11         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y11         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.092     1.568    U_fndController/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 U_ClkDiv_1Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    U_ClkDiv_1Hz/CLK
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_ClkDiv_1Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.069     1.656    U_ClkDiv_1Hz/counter[11]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.767 r  U_ClkDiv_1Hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.929    U_ClkDiv_1Hz/data0[11]
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.108     2.037 r  U_ClkDiv_1Hz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.037    U_ClkDiv_1Hz/counter_0[11]
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    U_ClkDiv_1Hz/CLK
    SLICE_X33Y44         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.092     1.538    U_ClkDiv_1Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.237ns (36.920%)  route 0.405ns (63.080%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y10         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_fndController/U_ClkDiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.234     1.851    U_fndController/U_ClkDiv/counter_reg_n_0_[6]
    SLICE_X62Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  U_fndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.171     2.067    U_fndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.051     2.118 r  U_fndController/U_ClkDiv/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.118    U_fndController/U_ClkDiv/counter[4]
    SLICE_X62Y9          FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y9          FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y9          FDCE (Hold_fdce_C_D)         0.107     1.600    U_fndController/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.231ns (36.324%)  route 0.405ns (63.676%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y10         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_fndController/U_ClkDiv/counter_reg[6]/Q
                         net (fo=2, routed)           0.234     1.851    U_fndController/U_ClkDiv/counter_reg_n_0_[6]
    SLICE_X62Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.896 r  U_fndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.171     2.067    U_fndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.112 r  U_fndController/U_ClkDiv/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.112    U_fndController/U_ClkDiv/counter[2]
    SLICE_X62Y9          FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.865     1.992    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y9          FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y9          FDCE (Hold_fdce_C_D)         0.092     1.585    U_fndController/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 U_ClkDiv_1Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.360ns (57.521%)  route 0.266ns (42.479%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_ClkDiv_1Hz/counter_reg[3]/Q
                         net (fo=2, routed)           0.123     1.710    U_ClkDiv_1Hz/counter[3]
    SLICE_X32Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  U_ClkDiv_1Hz/counter0_carry/O[2]
                         net (fo=1, routed)           0.143     1.964    U_ClkDiv_1Hz/data0[3]
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.108     2.072 r  U_ClkDiv_1Hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.072    U_ClkDiv_1Hz/counter_0[3]
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDCE (Hold_fdce_C_D)         0.092     1.538    U_ClkDiv_1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 U_ClkDiv_1Hz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_1Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.363ns (55.243%)  route 0.294ns (44.757%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_ClkDiv_1Hz/counter_reg[5]/Q
                         net (fo=2, routed)           0.071     1.658    U_ClkDiv_1Hz/counter[5]
    SLICE_X32Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.773 r  U_ClkDiv_1Hz/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.223     1.996    U_ClkDiv_1Hz/data0[5]
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.107     2.103 r  U_ClkDiv_1Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.103    U_ClkDiv_1Hz/counter_0[5]
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    U_ClkDiv_1Hz/CLK
    SLICE_X33Y43         FDCE                                         r  U_ClkDiv_1Hz/counter_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDCE (Hold_fdce_C_D)         0.092     1.538    U_ClkDiv_1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.394ns (58.109%)  route 0.284ns (41.891%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y11         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_fndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.679    U_fndController/U_ClkDiv/counter_reg_n_0_[11]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.823 r  U_fndController/U_ClkDiv/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.222     2.045    U_fndController/U_ClkDiv/counter0_carry__1_n_4
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.109     2.154 r  U_fndController/U_ClkDiv/counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000     2.154    U_fndController/U_ClkDiv/counter[12]
    SLICE_X62Y11         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X62Y11         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.107     1.583    U_fndController/U_ClkDiv/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y9    U_fndController/U_ClkDiv/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   U_fndController/U_ClkDiv/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   U_fndController/U_ClkDiv/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   U_fndController/U_ClkDiv/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y9    U_fndController/U_ClkDiv/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   U_ClkDiv_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   U_ClkDiv_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   U_ClkDiv_1Hz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   U_ClkDiv_1Hz/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   U_ClkDiv_1Hz/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   U_ClkDiv_1Hz/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   U_ClkDiv_1Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   U_ClkDiv_1Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   U_ClkDiv_1Hz/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   U_ClkDiv_1Hz/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_fndController/U_ClkDiv/r_tick_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    U_fndController/U_ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_fndController/U_ClkDiv/counter_reg[16]/C



