#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0111D170 .scope module, "SHIFTLEFT2" "SHIFTLEFT2" 2 151;
 .timescale -9 -12;
v01113B50_0 .net *"_s1", 29 0, L_011635E0; 1 drivers
v01113628_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v01113C00_0 .net "in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v01113680_0 .net "out", 31 0, L_01163CC0; 1 drivers
L_011635E0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 30;
L_01163CC0 .concat [ 2 30 0 0], C4<00>, L_011635E0;
S_0111D528 .scope module, "tb_verify_forwarding" "tb_verify_forwarding" 3 3;
 .timescale -9 -12;
L_011679E8 .functor BUFZ 32, v01160BD8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011636E8_0 .var "clk", 0 0;
v01163848_0 .var/i "cycle", 31 0;
v01163530_0 .var/i "errors", 31 0;
v01163B08_0 .net "id_inst", 31 0, L_011679E8; 1 drivers
v01163C10_0 .var "inst_mnemonic", 48 1;
v01163C68_0 .var "reset", 0 0;
E_0110FD08 .event edge, v01163B08_0;
S_0110CCE8 .scope task, "write_imem" "write_imem" 3 21, 3 21, S_0111D528;
 .timescale -9 -12;
v01163588_0 .var/i "addr", 31 0;
v01163690_0 .var "val", 31 0;
TD_tb_verify_forwarding.write_imem ;
    %load/v 8, v01163690_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 0, 0;
    %load/vp0/s 16, v01163588_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v01161CE8, 8, 8;
t_0 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v01163690_0, 8;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 8;
T_0.1 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0/s 16, v01163588_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v01161CE8, 8, 8;
t_1 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 8, v01163690_0, 8;
    %jmp T_0.3;
T_0.2 ;
    %mov 8, 2, 8;
T_0.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0/s 16, v01163588_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v01161CE8, 8, 8;
t_2 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v01163690_0, 8;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 8;
T_0.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0/s 16, v01163588_0, 32;
    %ix/get/s 3, 16, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v01161CE8, 8, 8;
t_3 ;
    %end;
S_0111D638 .scope module, "dut" "TOP_MODULE" 3 6, 4 1, S_0111D528;
 .timescale -9 -12;
L_0111F0E8 .functor AND 1, v0115FA50_0, L_01164500, C4<1>, C4<1>;
L_0111F580 .functor OR 1, v0115F3C8_0, L_0111F0E8, C4<0>, C4<0>;
v01161870_0 .net "clk", 0 0, v011636E8_0; 1 drivers
v01162108_0 .net "reset", 0 0, v01163C68_0; 1 drivers
v01162210_0 .net "w_alu_op_cu", 2 0, v0115F898_0; 1 drivers
v011622C0_0 .net "w_alu_op_ex", 2 0, v0115D888_0; 1 drivers
v011618C8_0 .net "w_alu_op_hz", 2 0, L_01166E90; 1 drivers
v01161920_0 .net "w_alu_result", 31 0, v0115C408_0; 1 drivers
v01161978_0 .net "w_alu_result_mem", 31 0, v0115BDF8_0; 1 drivers
v01161D40_0 .net "w_alu_result_wb", 31 0, v0115BAE0_0; 1 drivers
v011619D0_0 .net "w_alu_src_cu", 0 0, v0115FB00_0; 1 drivers
v01161AD8_0 .net "w_alu_src_ex", 0 0, v0115D468_0; 1 drivers
v01161B30_0 .net "w_alu_src_hz", 0 0, L_01167360; 1 drivers
v01161C38_0 .net "w_branch_cu", 0 0, v0115FA50_0; 1 drivers
v01162738_0 .net "w_branch_taken", 0 0, L_0111F0E8; 1 drivers
v01162790_0 .net "w_equal", 0 0, L_01164500; 1 drivers
v011625D8_0 .net "w_flush", 0 0, L_01165328; 1 drivers
v011624D0_0 .net "w_forwardA", 1 0, v0115D1A8_0; 1 drivers
v011626E0_0 .net "w_forwardB", 1 0, v0115D620_0; 1 drivers
v011627E8_0 .net "w_forwardC", 1 0, v0115D5C8_0; 1 drivers
v01162370_0 .net "w_forwardD", 1 0, v0115D8E0_0; 1 drivers
v011623C8_0 .net "w_ifid_stall", 0 0, v0115E158_0; 1 drivers
v01162580_0 .net "w_imm16", 15 0, L_01163DC8; 1 drivers
v01162478_0 .net "w_imm32", 31 0, L_01167308; 1 drivers
v01162688_0 .net "w_imm32_ex", 31 0, v0115D2B0_0; 1 drivers
v01162420_0 .net "w_instr_id", 31 0, v01160BD8_0; 1 drivers
v01162528_0 .net "w_instr_if", 31 0, L_011643F8; 1 drivers
v01162630_0 .net "w_jump_cu", 0 0, v0115F3C8_0; 1 drivers
v01162AE0_0 .net "w_mem_read_cu", 0 0, v0115F058_0; 1 drivers
v01162F58_0 .net "w_mem_read_data", 31 0, L_01165940; 1 drivers
v01163008_0 .net "w_mem_read_ex", 0 0, v0115D678_0; 1 drivers
v01162BE8_0 .net "w_mem_read_hz", 0 0, L_01167468; 1 drivers
v01162B38_0 .net "w_mem_read_mem", 0 0, v0115BBE8_0; 1 drivers
v01162CF0_0 .net "w_mem_to_reg_cu", 0 0, v0115F420_0; 1 drivers
v01162DA0_0 .net "w_mem_to_reg_ex", 0 0, v0115D518_0; 1 drivers
v01162A88_0 .net "w_mem_to_reg_hz", 0 0, L_01166EE8; 1 drivers
v01163320_0 .net "w_mem_to_reg_mem", 0 0, v0115CEB0_0; 1 drivers
v01163218_0 .net "w_mem_to_reg_wb", 0 0, v0115B7C8_0; 1 drivers
v011632C8_0 .net "w_mem_write_cu", 0 0, v0115F108_0; 1 drivers
v01162A30_0 .net "w_mem_write_ex", 0 0, v0115D728_0; 1 drivers
v01162D48_0 .net "w_mem_write_hz", 0 0, L_01167200; 1 drivers
v01162B90_0 .net "w_mem_write_mem", 0 0, v0115CC48_0; 1 drivers
v011628D0_0 .net "w_mux_control_hazard", 0 0, v0115E6D8_0; 1 drivers
v01162DF8_0 .net "w_opcode", 5 0, L_01163D18; 1 drivers
v01162928_0 .net "w_pc_cur", 31 0, v01161A28_0; 1 drivers
v011629D8_0 .net "w_pc_decode", 31 0, L_011673B8; 1 drivers
v01162C40_0 .net "w_pc_in", 31 0, L_01163E20; 1 drivers
v01163060_0 .net "w_pc_next_id", 31 0, v01160D38_0; 1 drivers
v01162E50_0 .net "w_pc_next_if", 31 0, v01162000_0; 1 drivers
v01162EA8_0 .net "w_pc_src", 0 0, L_0111F580; 1 drivers
v011630B8_0 .net "w_pc_stall", 0 0, v0115E368_0; 1 drivers
v011631C0_0 .net "w_rd", 4 0, L_01163D70; 1 drivers
v01162F00_0 .net "w_rd1", 31 0, L_01164030; 1 drivers
v01163270_0 .net "w_rd1_ex", 31 0, v0115DD58_0; 1 drivers
v01163110_0 .net "w_rd2", 31 0, L_011644A8; 1 drivers
v01162C98_0 .net "w_rd2_ex", 31 0, v0115DF68_0; 1 drivers
v01163168_0 .net "w_rd_ex", 4 0, v0115D7D8_0; 1 drivers
v01162878_0 .net "w_read_data_wb", 31 0, v0115B0E8_0; 1 drivers
v01162980_0 .net "w_reg_dst_cu", 0 0, v0115FE70_0; 1 drivers
v01162FB0_0 .net "w_reg_dst_ex", 0 0, v0115DDB0_0; 1 drivers
v011638F8_0 .net "w_reg_dst_hz", 0 0, L_01167620; 1 drivers
v01163A58_0 .net "w_reg_write_cu", 0 0, v0115FBB0_0; 1 drivers
v011639A8_0 .net "w_reg_write_ex", 0 0, v0115DE08_0; 1 drivers
v01163480_0 .net "w_reg_write_hz", 0 0, L_011675C8; 1 drivers
v01163AB0_0 .net "w_reg_write_mem", 0 0, v0115CF08_0; 1 drivers
v01163378_0 .net "w_reg_write_wb", 0 0, v0115B820_0; 1 drivers
v01163A00_0 .net "w_rs", 4 0, L_01163740; 1 drivers
v01163B60_0 .net "w_rs_ex", 4 0, v0115DE60_0; 1 drivers
v01163BB8_0 .net "w_rt", 4 0, L_01163798; 1 drivers
v011637F0_0 .net "w_rt_ex", 4 0, v0115DF10_0; 1 drivers
v011638A0_0 .net "w_wb_write_data", 31 0, L_01165DB8; 1 drivers
v01163428_0 .net "w_write_data_ex", 31 0, L_01167C18; 1 drivers
v011634D8_0 .net "w_write_data_mem", 31 0, v0115CE58_0; 1 drivers
v011633D0_0 .net "w_write_reg_ex", 4 0, L_01167678; 1 drivers
v01163638_0 .net "w_write_reg_mem", 4 0, v0115CB40_0; 1 drivers
v01163950_0 .net "w_write_reg_wb", 4 0, v0115B9D8_0; 1 drivers
L_01163D18 .part v01160BD8_0, 26, 6;
L_01163740 .part v01160BD8_0, 21, 5;
L_01163798 .part v01160BD8_0, 16, 5;
L_01163D70 .part v01160BD8_0, 11, 5;
L_01163DC8 .part v01160BD8_0, 0, 16;
S_0110CC60 .scope module, "mux_pc_unit" "MUX_PC" 4 122, 5 1, S_0111D638;
 .timescale -9 -12;
v01161E48_0 .alias "pc", 31 0, v01162C40_0;
v01161EA0_0 .alias "pc_decode", 31 0, v011629D8_0;
v01161EF8_0 .alias "pc_next", 31 0, v01162E50_0;
v01161F50_0 .alias "pc_src", 0 0, v01162EA8_0;
L_01163E20 .functor MUXZ 32, v01162000_0, L_011673B8, L_0111F580, C4<>;
S_0110D3D0 .scope module, "pc_unit" "PC" 4 132, 5 11, S_0111D638;
 .timescale -9 -12;
v01161A28_0 .var "PC_pc", 31 0;
v011621B8_0 .alias "clk", 0 0, v01161870_0;
v01162058_0 .alias "pc", 31 0, v01162C40_0;
v01161A80_0 .alias "reset", 0 0, v01162108_0;
v011620B0_0 .alias "stall", 0 0, v011630B8_0;
S_0110D128 .scope module, "pc_add_4" "PC_Add_4" 4 143, 5 51, S_0111D638;
 .timescale -9 -12;
v01162318_0 .alias "PC_pc", 31 0, v01162928_0;
v01162000_0 .var "pc_next", 31 0;
E_01110308 .event edge, v011613C0_0;
S_0110D018 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 4 151, 5 33, S_0111D638;
 .timescale -9 -12;
P_011104EC .param/l "MEM_SIZE" 5 38, +C4<010000000000>;
v011613C0_0 .alias "PC_pc", 31 0, v01162928_0;
v01161730_0 .net *"_s0", 7 0, L_01163ED0; 1 drivers
v01161788_0 .net *"_s10", 7 0, L_011641E8; 1 drivers
v011615D0_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v011614C8_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01161368_0 .net *"_s17", 31 0, L_011643A0; 1 drivers
v01161418_0 .net *"_s18", 31 0, L_01164558; 1 drivers
v01161470_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v01161520_0 .net *"_s20", 7 0, L_01164710; 1 drivers
v01161628_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v01161680_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v01161B88_0 .net *"_s27", 31 0, L_01164768; 1 drivers
v01161D98_0 .net *"_s28", 31 0, L_01164240; 1 drivers
v01161DF0_0 .net *"_s30", 7 0, L_01163F80; 1 drivers
v01161FA8_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v01161C90_0 .net *"_s7", 31 0, L_01164450; 1 drivers
v01162160_0 .net *"_s8", 31 0, L_01163F28; 1 drivers
v01162268_0 .alias "instruction", 31 0, v01162528_0;
v01161CE8 .array "memory", 1023 0, 7 0;
L_01163ED0 .array/port v01161CE8, L_01163F28;
L_01164450 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_01163F28 .arith/sum 32, v01161A28_0, L_01164450;
L_011641E8 .array/port v01161CE8, L_01164558;
L_011643A0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_01164558 .arith/sum 32, v01161A28_0, L_011643A0;
L_01164710 .array/port v01161CE8, L_01164240;
L_01164768 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_01164240 .arith/sum 32, v01161A28_0, L_01164768;
L_01163F80 .array/port v01161CE8, v01161A28_0;
L_011643F8 .concat [ 8 8 8 8], L_01163F80, L_01164710, L_011641E8, L_01163ED0;
S_0110CF08 .scope module, "if_id_reg" "IF_ID_REGISTER" 4 159, 6 13, S_0111D638;
 .timescale -9 -12;
v01160AD0_0 .alias "clk", 0 0, v01161870_0;
v01160B28_0 .alias "flush", 0 0, v011625D8_0;
v01160BD8_0 .var "instruction", 31 0;
v01160C88_0 .alias "instruction_in", 31 0, v01162528_0;
v01160D38_0 .var "pc_next", 31 0;
v011616D8_0 .alias "pc_next_in", 31 0, v01162E50_0;
v01161578_0 .alias "reset", 0 0, v01162108_0;
v011617E0_0 .alias "stall", 0 0, v011623C8_0;
S_0110CBD8 .scope module, "big_register" "BIG_REGISTER" 4 173, 2 67, S_0111D638;
 .timescale -9 -12;
v01161100_0 .alias "EX_MEM_value", 31 0, v01161978_0;
v01160918_0 .alias "MEM_WB_value", 31 0, v011638A0_0;
v01161208_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v01161310_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v01160EF0_0 .net *"_s14", 0 0, L_011642F0; 1 drivers
v01160868_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v01161260_0 .net *"_s18", 0 0, L_01164348; 1 drivers
v011612B8_0 .net *"_s2", 0 0, L_01164138; 1 drivers
v01160FA0_0 .net *"_s20", 31 0, L_01164088; 1 drivers
v01160E98_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v01160FF8_0 .net *"_s6", 0 0, L_01164660; 1 drivers
v01161050_0 .net *"_s8", 31 0, L_01164298; 1 drivers
v01160D90_0 .alias "clk", 0 0, v01161870_0;
v01160DE8_0 .alias "equal_after_forward", 0 0, v01162790_0;
v01160C30_0 .alias "forwardC", 1 0, v011627E8_0;
v01160F48_0 .alias "forwardD", 1 0, v01162370_0;
v01160E40_0 .alias "id_op_a", 31 0, v01162F00_0;
v011610A8_0 .alias "id_op_b", 31 0, v01163110_0;
v01160B80_0 .alias "reg_write_in", 0 0, v01163378_0;
v01161158_0 .alias "reset", 0 0, v01162108_0;
v011611B0_0 .net "rf_equal", 0 0, L_01164190; 1 drivers
v01160A20_0 .net "rf_rd1", 31 0, v0115FC60_0; 1 drivers
v01160CE0_0 .net "rf_rd2", 31 0, v0115FB58_0; 1 drivers
v011608C0_0 .alias "rs_addr", 4 0, v01163A00_0;
v01160970_0 .alias "rt_addr", 4 0, v01163BB8_0;
v011609C8_0 .alias "write_addr", 4 0, v01163950_0;
v01160A78_0 .alias "write_data", 31 0, v011638A0_0;
L_01164138 .cmp/eq 2, v0115D5C8_0, C4<10>;
L_01164660 .cmp/eq 2, v0115D5C8_0, C4<01>;
L_01164298 .functor MUXZ 32, v0115FC60_0, L_01165DB8, L_01164660, C4<>;
L_01164030 .functor MUXZ 32, L_01164298, v0115BDF8_0, L_01164138, C4<>;
L_011642F0 .cmp/eq 2, v0115D8E0_0, C4<10>;
L_01164348 .cmp/eq 2, v0115D8E0_0, C4<01>;
L_01164088 .functor MUXZ 32, v0115FB58_0, L_01165DB8, L_01164348, C4<>;
L_011644A8 .functor MUXZ 32, L_01164088, v0115BDF8_0, L_011642F0, C4<>;
L_01164500 .cmp/eq 32, L_01164030, L_011644A8;
S_0110CA40 .scope module, "u_rf" "REGISTER_FILE" 2 101, 2 9, S_0110CBD8;
 .timescale -9 -12;
v0115FEC8_0 .alias "clk", 0 0, v01161870_0;
v0115FD68_0 .alias "equal", 0 0, v011611B0_0;
v0115FC08_0 .var/i "i", 31 0;
v0115FC60_0 .var "read_data_1", 31 0;
v0115FB58_0 .var "read_data_2", 31 0;
v0115FDC0_0 .alias "reg_write_in", 0 0, v01163378_0;
v0115FF20 .array "regs", 31 0, 31 0;
v0115FE18_0 .alias "reset", 0 0, v01162108_0;
v0115FCB8_0 .alias "rs_addr", 4 0, v01163A00_0;
v0115FF78_0 .alias "rt_addr", 4 0, v01163BB8_0;
v0115FFD0_0 .alias "write_addr", 4 0, v01163950_0;
v0115FD10_0 .alias "write_data", 31 0, v011638A0_0;
E_01110168 .event posedge, v0115B770_0;
L_01164190 .cmp/eq 32, v0115FC60_0, v0115FB58_0;
S_0110DBC8 .scope module, "control_unit" "CONTROL_UNIT" 4 202, 7 1, S_0111D638;
 .timescale -9 -12;
P_011E1C8C .param/l "R_Type" 7 21, C4<000000>;
P_011E1CA0 .param/l "addi" 7 24, C4<001000>;
P_011E1CB4 .param/l "andi" 7 26, C4<001100>;
P_011E1CC8 .param/l "beq" 7 23, C4<000100>;
P_011E1CDC .param/l "j" 7 22, C4<000010>;
P_011E1CF0 .param/l "lui" 7 29, C4<001111>;
P_011E1D04 .param/l "lw" 7 30, C4<100011>;
P_011E1D18 .param/l "ori" 7 27, C4<001101>;
P_011E1D2C .param/l "slti" 7 25, C4<001010>;
P_011E1D40 .param/l "sw" 7 31, C4<101011>;
P_011E1D54 .param/l "xori" 7 28, C4<001110>;
v0115F898_0 .var "alu_op", 2 0;
v0115FB00_0 .var "alu_src", 0 0;
v0115FA50_0 .var "branch", 0 0;
v0115F3C8_0 .var "jump", 0 0;
v0115F058_0 .var "mem_read", 0 0;
v0115F420_0 .var "mem_to_reg", 0 0;
v0115F108_0 .var "mem_write", 0 0;
v0115F478_0 .alias "opcode", 5 0, v01162DF8_0;
v0115F4D0_0 .var "pc_src", 0 0;
v0115FE70_0 .var "reg_dst", 0 0;
v0115FBB0_0 .var "reg_write", 0 0;
E_0110FE08 .event edge, v0115F478_0;
S_0110DA30 .scope module, "flush_control" "FLUSHCONTROL" 4 218, 6 1, S_0111D638;
 .timescale -9 -12;
L_01165280 .functor AND 1, L_01164500, v0115FA50_0, C4<1>, C4<1>;
L_01165328 .functor OR 1, v0115F3C8_0, L_01165280, C4<0>, C4<0>;
v0115F5D8_0 .net *"_s0", 0 0, L_01165280; 1 drivers
v0115F948_0 .alias "branch_flag", 0 0, v01161C38_0;
v0115FAA8_0 .alias "flush", 0 0, v011625D8_0;
v0115F738_0 .alias "jump", 0 0, v01162630_0;
v0115F9F8_0 .alias "reg_equal_flag", 0 0, v01162790_0;
S_0110E4D0 .scope module, "top_decode_addr" "TOP_DECODE_ADDR" 4 228, 8 64, S_0111D638;
 .timescale -9 -12;
v0115F1B8_0 .alias "branch", 0 0, v01161C38_0;
v0115F370_0 .net "branch_addr", 31 0, L_01163FD8; 1 drivers
v0115F0B0_0 .alias "instruction", 31 0, v01162420_0;
v0115F2C0_0 .alias "jump", 0 0, v01162630_0;
v0115F210_0 .net "jump_addr", 31 0, L_01167150; 1 drivers
v0115F528_0 .alias "pc_decode", 31 0, v011629D8_0;
v0115F268_0 .alias "pc_next", 31 0, v01163060_0;
L_011640E0 .part v01160BD8_0, 0, 16;
L_011676D0 .part v01160BD8_0, 0, 26;
S_0110DE70 .scope module, "u_branch_addr" "BRANCH_ADDR" 8 78, 8 6, S_0110E4D0;
 .timescale -9 -12;
v0115F7E8_0 .net *"_s1", 0 0, L_01164608; 1 drivers
v0115F318_0 .net *"_s10", 1 0, C4<00>; 1 drivers
v0115F9A0_0 .net *"_s2", 15 0, L_011645B0; 1 drivers
v0115F630_0 .net *"_s6", 31 0, L_01163E78; 1 drivers
v0115F688_0 .net *"_s8", 29 0, L_011647C0; 1 drivers
v0115F790_0 .net "address", 15 0, L_011640E0; 1 drivers
v0115F6E0_0 .alias "branch_addr", 31 0, v0115F370_0;
v0115F840_0 .alias "pc_next", 31 0, v01163060_0;
v0115F580_0 .net "signext_imm", 31 0, L_011646B8; 1 drivers
L_01164608 .part L_011640E0, 15, 1;
LS_011645B0_0_0 .concat [ 1 1 1 1], L_01164608, L_01164608, L_01164608, L_01164608;
LS_011645B0_0_4 .concat [ 1 1 1 1], L_01164608, L_01164608, L_01164608, L_01164608;
LS_011645B0_0_8 .concat [ 1 1 1 1], L_01164608, L_01164608, L_01164608, L_01164608;
LS_011645B0_0_12 .concat [ 1 1 1 1], L_01164608, L_01164608, L_01164608, L_01164608;
L_011645B0 .concat [ 4 4 4 4], LS_011645B0_0_0, LS_011645B0_0_4, LS_011645B0_0_8, LS_011645B0_0_12;
L_011646B8 .concat [ 16 16 0 0], L_011640E0, L_011645B0;
L_011647C0 .part L_011646B8, 0, 30;
L_01163E78 .concat [ 2 30 0 0], C4<00>, L_011647C0;
L_01163FD8 .arith/sum 32, v01160D38_0, L_01163E78;
S_0110DDE8 .scope module, "u_jump_addr" "JUMP_ADDR" 8 85, 8 23, S_0110E4D0;
 .timescale -9 -12;
v0115E788_0 .net *"_s1", 3 0, L_011672B0; 1 drivers
v0115E7E0_0 .net *"_s2", 1 0, C4<00>; 1 drivers
v0115E838_0 .net "address", 25 0, L_011676D0; 1 drivers
v0115F160_0 .alias "jump_addr", 31 0, v0115F210_0;
v0115F8F0_0 .alias "pc_next", 31 0, v01163060_0;
L_011672B0 .part v01160D38_0, 28, 4;
L_01167150 .concat [ 2 26 4 0], C4<00>, L_011676D0, L_011672B0;
S_0110D9A8 .scope module, "u_mux_pc_decode" "MUX_PC_DECODE" 8 92, 8 38, S_0110E4D0;
 .timescale -9 -12;
v0115E2B8_0 .net *"_s0", 31 0, L_01167780; 1 drivers
v0115E050_0 .alias "branch", 0 0, v01161C38_0;
v0115E5D0_0 .alias "branch_addr", 31 0, v0115F370_0;
v0115E310_0 .alias "jump", 0 0, v01162630_0;
v0115E418_0 .alias "jump_addr", 31 0, v0115F210_0;
v0115E628_0 .alias "pc_decode", 31 0, v011629D8_0;
v0115E730_0 .alias "pc_next", 31 0, v01163060_0;
L_01167780 .functor MUXZ 32, v01160D38_0, L_01163FD8, v0115FA50_0, C4<>;
L_011673B8 .functor MUXZ 32, L_01167780, L_01167150, v0115F3C8_0, C4<>;
S_0110E3C0 .scope module, "signextend" "SIGNEXTEND" 4 239, 2 141, S_0111D638;
 .timescale -9 -12;
v0115E208_0 .net *"_s1", 0 0, L_01167410; 1 drivers
v0115EAF8_0 .net *"_s2", 15 0, L_01167518; 1 drivers
v0115E3C0_0 .alias "in", 15 0, v01162580_0;
v0115E260_0 .alias "out", 31 0, v01162478_0;
L_01167410 .part L_01163DC8, 15, 1;
LS_01167518_0_0 .concat [ 1 1 1 1], L_01167410, L_01167410, L_01167410, L_01167410;
LS_01167518_0_4 .concat [ 1 1 1 1], L_01167410, L_01167410, L_01167410, L_01167410;
LS_01167518_0_8 .concat [ 1 1 1 1], L_01167410, L_01167410, L_01167410, L_01167410;
LS_01167518_0_12 .concat [ 1 1 1 1], L_01167410, L_01167410, L_01167410, L_01167410;
L_01167518 .concat [ 4 4 4 4], LS_01167518_0_0, LS_01167518_0_4, LS_01167518_0_8, LS_01167518_0_12;
L_01167308 .concat [ 16 16 0 0], L_01163DC8, L_01167518;
S_0110DD60 .scope module, "data_hazard_detection_unit" "HAZARD_DETECTION_UNIT" 4 247, 9 1, S_0111D638;
 .timescale -9 -12;
v0115E8E8_0 .alias "ID_EX_mem_read", 0 0, v01163008_0;
v0115E9F0_0 .alias "ID_EX_rd", 4 0, v011633D0_0;
v0115E0A8_0 .alias "ID_EX_rt", 4 0, v011637F0_0;
v0115EA48_0 .alias "IF_ID_rs", 4 0, v01163A00_0;
v0115E470_0 .alias "IF_ID_rt", 4 0, v01163BB8_0;
v0115E158_0 .var "IF_ID_stall", 0 0;
v0115E1B0_0 .alias "branch", 0 0, v01161C38_0;
v0115E6D8_0 .var "mux_control_hazard", 0 0;
v0115E368_0 .var "pc_stall", 0 0;
v0115E520_0 .alias "reg_write", 0 0, v011639A8_0;
E_0110FF28/0 .event edge, v0115CD50_0, v0115C510_0, v0115D9E8_0, v0115DA40_0;
E_0110FF28/1 .event edge, v0115E1B0_0, v0115CCA0_0, v0115CB98_0;
E_0110FF28 .event/or E_0110FF28/0, E_0110FF28/1;
S_0111BDC8 .scope module, "mux_hazard_control" "MUX_HAZARD_CONTROL" 4 292, 10 1, S_0111D638;
 .timescale -9 -12;
v0115ED08_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0115EBA8_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v0115EFC8_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0115EB50_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0115EF18_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v0115ECB0_0 .net *"_s4", 0 0, C4<0>; 1 drivers
v0115EC58_0 .net *"_s8", 2 0, C4<000>; 1 drivers
v0115EE68_0 .alias "alu_op", 2 0, v011618C8_0;
v0115EF70_0 .alias "alu_op_in", 2 0, v01162210_0;
v0115EDB8_0 .alias "alu_src", 0 0, v01161B30_0;
v0115EE10_0 .alias "alu_src_in", 0 0, v011619D0_0;
v0115EC00_0 .alias "mem_read", 0 0, v01162BE8_0;
v0115ED60_0 .alias "mem_read_in", 0 0, v01162AE0_0;
v0115EEC0_0 .alias "mem_to_reg", 0 0, v01162A88_0;
v0115E890_0 .alias "mem_to_reg_in", 0 0, v01162CF0_0;
v0115E578_0 .alias "mem_write", 0 0, v01162D48_0;
v0115E100_0 .alias "mem_write_in", 0 0, v011632C8_0;
v0115E998_0 .alias "reg_dst", 0 0, v011638F8_0;
v0115EAA0_0 .alias "reg_dst_in", 0 0, v01162980_0;
v0115E940_0 .alias "reg_write", 0 0, v01163480_0;
v0115E680_0 .alias "reg_write_in", 0 0, v01163A58_0;
v0115E4C8_0 .alias "stall", 0 0, v011628D0_0;
L_01167620 .functor MUXZ 1, v0115FE70_0, C4<0>, v0115E6D8_0, C4<>;
L_01167360 .functor MUXZ 1, v0115FB00_0, C4<0>, v0115E6D8_0, C4<>;
L_01166E90 .functor MUXZ 3, v0115F898_0, C4<000>, v0115E6D8_0, C4<>;
L_01167468 .functor MUXZ 1, v0115F058_0, C4<0>, v0115E6D8_0, C4<>;
L_01167200 .functor MUXZ 1, v0115F108_0, C4<0>, v0115E6D8_0, C4<>;
L_011675C8 .functor MUXZ 1, v0115FBB0_0, C4<0>, v0115E6D8_0, C4<>;
L_01166EE8 .functor MUXZ 1, v0115F420_0, C4<0>, v0115E6D8_0, C4<>;
S_0111CC20 .scope module, "id_ex_reg" "ID_EX_REGISTER" 4 315, 11 1, S_0111D638;
 .timescale -9 -12;
v0115D888_0 .var "alu_op", 2 0;
v0115D410_0 .alias "alu_op_in", 2 0, v011618C8_0;
v0115D468_0 .var "alu_src", 0 0;
v0115D258_0 .alias "alu_src_in", 0 0, v01161B30_0;
v0115D4C0_0 .alias "clk", 0 0, v01161870_0;
v0115D2B0_0 .var "ins_15_0", 31 0;
v0115D938_0 .alias "ins_15_0_in", 31 0, v01162478_0;
v0115D678_0 .var "mem_read", 0 0;
v0115D308_0 .alias "mem_read_in", 0 0, v01162BE8_0;
v0115D518_0 .var "mem_to_reg", 0 0;
v0115D3B8_0 .alias "mem_to_reg_in", 0 0, v01162A88_0;
v0115D728_0 .var "mem_write", 0 0;
v0115D780_0 .alias "mem_write_in", 0 0, v01162D48_0;
v0115D7D8_0 .var "rd", 4 0;
v0115DBF8_0 .alias "rd_in", 4 0, v011631C0_0;
v0115DD58_0 .var "read_data_1", 31 0;
v0115DC50_0 .alias "read_data_1_in", 31 0, v01162F00_0;
v0115DF68_0 .var "read_data_2", 31 0;
v0115DD00_0 .alias "read_data_2_in", 31 0, v01163110_0;
v0115DDB0_0 .var "reg_dst", 0 0;
v0115DCA8_0 .alias "reg_dst_in", 0 0, v011638F8_0;
v0115DE08_0 .var "reg_write", 0 0;
v0115DB48_0 .alias "reg_write_in", 0 0, v01163480_0;
v0115DBA0_0 .alias "reset", 0 0, v01162108_0;
v0115DE60_0 .var "rs", 4 0;
v0115DEB8_0 .alias "rs_in", 4 0, v01163A00_0;
v0115DF10_0 .var "rt", 4 0;
v0115DFC0_0 .alias "rt_in", 4 0, v01163BB8_0;
S_0111C180 .scope module, "forwarding_unit_data_hazard" "FORWARDING_UNIT_DATA_HAZARD" 4 351, 12 1, S_0111D638;
 .timescale -9 -12;
v0115D570_0 .alias "EX_MEM_rd", 4 0, v01163638_0;
v0115D048_0 .alias "EX_MEM_reg_write", 0 0, v01163AB0_0;
v0115D0F8_0 .alias "ID_EX_rs", 4 0, v01163B60_0;
v0115D0A0_0 .alias "ID_EX_rt", 4 0, v011637F0_0;
v0115D150_0 .alias "MEM_WB_rd", 4 0, v01163950_0;
v0115D990_0 .alias "MEM_WB_reg_write", 0 0, v01163378_0;
v0115D1A8_0 .var "forwardA", 1 0;
v0115D620_0 .var "forwardB", 1 0;
E_0110FAA8/0 .event edge, v0115B458_0, v0115B038_0, v0115D0F8_0, v0115B820_0;
E_0110FAA8/1 .event edge, v0115B9D8_0, v0115C510_0;
E_0110FAA8 .event/or E_0110FAA8/0, E_0110FAA8/1;
S_0111C6D0 .scope module, "forwarding_unit_control_hazard" "FORWARDING_UNIT_CONTROL_HAZARD" 4 367, 12 49, S_0111D638;
 .timescale -9 -12;
v0115D360_0 .alias "EX_MEM_rd", 4 0, v01163638_0;
v0115D6D0_0 .alias "EX_MEM_reg_write", 0 0, v01163AB0_0;
v0115D9E8_0 .alias "IF_ID_rs", 4 0, v01163A00_0;
v0115DA40_0 .alias "IF_ID_rt", 4 0, v01163BB8_0;
v0115DA98_0 .alias "MEM_WB_rd", 4 0, v01163950_0;
v0115DAF0_0 .alias "MEM_WB_reg_write", 0 0, v01163378_0;
v0115D5C8_0 .var "forwardC", 1 0;
v0115D8E0_0 .var "forwardD", 1 0;
E_0110FB28/0 .event edge, v0115B458_0, v0115B038_0, v0115D9E8_0, v0115B820_0;
E_0110FB28/1 .event edge, v0115B9D8_0, v0115DA40_0;
E_0110FB28 .event/or E_0110FB28/0, E_0110FB28/1;
S_0111C0F8 .scope module, "alu_big_module" "ALU_BIG_MODULE" 4 387, 13 5, S_0111D638;
 .timescale -9 -12;
L_01167C18 .functor BUFZ 32, L_01166F98, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0115C6C8_0 .alias "EX_MEM_alu_result", 31 0, v01161978_0;
v0115C880_0 .alias "ForwardA", 1 0, v011624D0_0;
v0115C460_0 .alias "ForwardB", 1 0, v011626E0_0;
v0115C568_0 .alias "MEM_WB_read_data", 31 0, v011638A0_0;
v0115C3B0_0 .net *"_s0", 1 0, C4<10>; 1 drivers
v0115C618_0 .net *"_s12", 1 0, C4<10>; 1 drivers
v0115C9E0_0 .net *"_s14", 0 0, L_011670F8; 1 drivers
v0115CAE8_0 .net *"_s16", 1 0, C4<01>; 1 drivers
v0115C720_0 .net *"_s18", 0 0, L_01167048; 1 drivers
v0115C1F8_0 .net *"_s2", 0 0, L_01167258; 1 drivers
v0115C040_0 .net *"_s20", 31 0, L_01166F40; 1 drivers
v0115CA38_0 .net *"_s4", 1 0, C4<01>; 1 drivers
v0115C778_0 .net *"_s6", 0 0, L_011674C0; 1 drivers
v0115C828_0 .net *"_s8", 31 0, L_011677D8; 1 drivers
v0115C930_0 .net "alu_in_a", 31 0, L_01166FF0; 1 drivers
v0115C988_0 .net "alu_in_b", 31 0, L_011670A0; 1 drivers
v0115CA90_0 .alias "alu_op", 2 0, v011622C0_0;
v0115C098_0 .alias "alu_result", 31 0, v01161920_0;
v0115C0F0_0 .net "alu_sel_internal", 2 0, v0115C7D0_0; 1 drivers
v0115C250_0 .alias "alu_src", 0 0, v01161AD8_0;
v0115C1A0_0 .net "forward_b_out", 31 0, L_01166F98; 1 drivers
v0115C2A8_0 .alias "ins_15_0", 31 0, v01162688_0;
v0115C300_0 .alias "read_data_1", 31 0, v01163270_0;
v0115D830_0 .alias "read_data_2", 31 0, v01162C98_0;
v0115D200_0 .alias "write_data", 31 0, v01163428_0;
L_01167258 .cmp/eq 2, v0115D1A8_0, C4<10>;
L_011674C0 .cmp/eq 2, v0115D1A8_0, C4<01>;
L_011677D8 .functor MUXZ 32, v0115DD58_0, L_01165DB8, L_011674C0, C4<>;
L_01166FF0 .functor MUXZ 32, L_011677D8, v0115BDF8_0, L_01167258, C4<>;
L_011670F8 .cmp/eq 2, v0115D620_0, C4<10>;
L_01167048 .cmp/eq 2, v0115D620_0, C4<01>;
L_01166F40 .functor MUXZ 32, v0115DF68_0, L_01165DB8, L_01167048, C4<>;
L_01166F98 .functor MUXZ 32, L_01166F40, v0115BDF8_0, L_011670F8, C4<>;
L_011670A0 .functor MUXZ 32, L_01166F98, v0115D2B0_0, v0115D468_0, C4<>;
L_011671A8 .part v0115D2B0_0, 0, 6;
S_0111CB98 .scope module, "u_alu_ctrl" "ALU_CONTROL" 13 57, 13 79, S_0111C0F8;
 .timescale -9 -12;
P_01108234 .param/l "ADD" 13 85, C4<000>;
P_01108248 .param/l "ALU_ADD" 13 91, C4<000>;
P_0110825C .param/l "ALU_AND" 13 93, C4<010>;
P_01108270 .param/l "ALU_OR" 13 94, C4<011>;
P_01108284 .param/l "ALU_SUB" 13 92, C4<001>;
P_01108298 .param/l "ALU_XOR" 13 95, C4<100>;
P_011082AC .param/l "I_TYPE" 13 88, C4<011>;
P_011082C0 .param/l "R_TYPE" 13 87, C4<010>;
P_011082D4 .param/l "SUB" 13 86, C4<001>;
v0115C5C0_0 .alias "ALU_Op", 2 0, v011622C0_0;
v0115C7D0_0 .var "ALU_Sel", 2 0;
v0115C670_0 .net "Funct", 5 0, L_011671A8; 1 drivers
E_0110FAC8 .event edge, v0115C5C0_0, v0115C670_0;
S_0111CA88 .scope module, "u_alu" "ALU" 13 66, 13 137, S_0111C0F8;
 .timescale -9 -12;
P_010CEB14 .param/l "ALU_ADD" 13 144, C4<000>;
P_010CEB28 .param/l "ALU_AND" 13 146, C4<010>;
P_010CEB3C .param/l "ALU_OR" 13 147, C4<011>;
P_010CEB50 .param/l "ALU_SUB" 13 145, C4<001>;
P_010CEB64 .param/l "ALU_XOR" 13 148, C4<100>;
v0115C358_0 .alias "ALU_In_0", 31 0, v0115C930_0;
v0115C4B8_0 .alias "ALU_In_1", 31 0, v0115C988_0;
v0115C408_0 .var "ALU_Out", 31 0;
v0115C8D8_0 .alias "ALU_Sel", 2 0, v0115C0F0_0;
E_0110FBC8 .event edge, v0115C8D8_0, v0115C358_0, v0115C4B8_0;
S_0111C978 .scope module, "mux_reg_dst" "MUX_REG_DST" 4 405, 14 1, S_0111D638;
 .timescale -9 -12;
v0115CBF0_0 .alias "final_write_reg", 4 0, v011633D0_0;
v0115CCF8_0 .alias "rd", 4 0, v01163168_0;
v0115C148_0 .alias "reg_dst", 0 0, v01162FB0_0;
v0115C510_0 .alias "rt", 4 0, v011637F0_0;
L_01167678 .functor MUXZ 5, v0115DF10_0, v0115D7D8_0, v0115DDB0_0, C4<>;
S_0111C648 .scope module, "ex_mem_register" "EX_MEM_REGISTER" 4 415, 15 1, S_0111D638;
 .timescale -9 -12;
v0115BDF8_0 .var "alu_result", 31 0;
v0115BB90_0 .alias "alu_result_in", 31 0, v01161920_0;
v0115BE50_0 .alias "clk", 0 0, v01161870_0;
v0115BBE8_0 .var "mem_read", 0 0;
v0115CD50_0 .alias "mem_read_in", 0 0, v01163008_0;
v0115CEB0_0 .var "mem_to_reg", 0 0;
v0115CE00_0 .alias "mem_to_reg_in", 0 0, v01162DA0_0;
v0115CC48_0 .var "mem_write", 0 0;
v0115CDA8_0 .alias "mem_write_in", 0 0, v01162A30_0;
v0115CF08_0 .var "reg_write", 0 0;
v0115CCA0_0 .alias "reg_write_in", 0 0, v011639A8_0;
v0115CF60_0 .alias "reset", 0 0, v01162108_0;
v0115CE58_0 .var "write_data", 31 0;
v0115CFB8_0 .alias "write_data_in", 31 0, v01163428_0;
v0115CB40_0 .var "write_reg_addr", 4 0;
v0115CB98_0 .alias "write_reg_addr_in", 4 0, v011633D0_0;
S_0111C758 .scope module, "data_memory" "DATA_MEMORY" 4 439, 16 1, S_0111D638;
 .timescale -9 -12;
L_01167CF8 .functor OR 1, v01163C68_0, L_01167570, C4<0>, C4<0>;
v0115B140_0 .net *"_s1", 0 0, L_01167570; 1 drivers
v0115B980_0 .net *"_s12", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0115B198_0 .net *"_s13", 31 0, L_01165D60; 1 drivers
v0115B090_0 .net *"_s14", 31 0, L_01165B50; 1 drivers
v0115B2A0_0 .net *"_s16", 7 0, L_01165A48; 1 drivers
v0115BA30_0 .net *"_s18", 2 0, C4<010>; 1 drivers
v0115B2F8_0 .net *"_s2", 0 0, L_01167CF8; 1 drivers
v0115B5B8_0 .net *"_s22", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0115B400_0 .net *"_s23", 31 0, L_01165AA0; 1 drivers
v0115B878_0 .net *"_s24", 31 0, L_01165BA8; 1 drivers
v0115B8D0_0 .net *"_s26", 7 0, L_01166128; 1 drivers
v0115B350_0 .net *"_s28", 1 0, C4<01>; 1 drivers
v0115B3A8_0 .net *"_s32", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0115B4B0_0 .net *"_s33", 31 0, L_011659F0; 1 drivers
v0115B928_0 .net *"_s34", 31 0, L_01166180; 1 drivers
v0115B668_0 .net *"_s36", 7 0, L_01165FC8; 1 drivers
v0115B508_0 .net *"_s38", 31 0, L_01165890; 1 drivers
v0115B6C0_0 .net *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0115BF00_0 .net *"_s6", 7 0, L_01167728; 1 drivers
v0115BB38_0 .net *"_s8", 2 0, C4<011>; 1 drivers
v0115BF58_0 .alias "address", 31 0, v01161978_0;
v0115BCF0_0 .alias "clk", 0 0, v01161870_0;
v0115BC40 .array "mem", 1023 0, 7 0;
v0115BD48_0 .alias "mem_read", 0 0, v01162B38_0;
v0115BC98_0 .alias "mem_write", 0 0, v01162B90_0;
v0115BFB0_0 .alias "read_data", 31 0, v01162F58_0;
v0115BDA0_0 .alias "reset", 0 0, v01162108_0;
v0115BEA8_0 .alias "write_data", 31 0, v011634D8_0;
E_0110F9C8 .event negedge, v0115B770_0;
L_01167570 .reduce/nor v0115BBE8_0;
L_01167728 .array/port v0115BC40, L_01165B50;
L_01165D60 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_01165B50 .arith/sum 32, v0115BDF8_0, L_01165D60;
L_01165A48 .array/port v0115BC40, L_01165BA8;
L_01165AA0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_01165BA8 .arith/sum 32, v0115BDF8_0, L_01165AA0;
L_01166128 .array/port v0115BC40, L_01166180;
L_011659F0 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_01166180 .arith/sum 32, v0115BDF8_0, L_011659F0;
L_01165FC8 .array/port v0115BC40, v0115BDF8_0;
L_01165890 .concat [ 8 8 8 8], L_01165FC8, L_01166128, L_01165A48, L_01167728;
L_01165940 .functor MUXZ 32, L_01165890, C4<00000000000000000000000000000000>, L_01167CF8, C4<>;
S_0111CB10 .scope module, "mem_wb_register" "MEM_WB_REGISTER" 4 453, 17 1, S_0111D638;
 .timescale -9 -12;
v0115BAE0_0 .var "alu_result", 31 0;
v0115BA88_0 .alias "alu_result_in", 31 0, v01161978_0;
v0115B770_0 .alias "clk", 0 0, v01161870_0;
v0115B7C8_0 .var "mem_to_reg", 0 0;
v0115B1F0_0 .alias "mem_to_reg_in", 0 0, v01163320_0;
v0115B0E8_0 .var "read_data", 31 0;
v0115B610_0 .alias "read_data_in", 31 0, v01162F58_0;
v0115B820_0 .var "reg_write", 0 0;
v0115B458_0 .alias "reg_write_in", 0 0, v01163AB0_0;
v0115B560_0 .alias "reset", 0 0, v01162108_0;
v0115B9D8_0 .var "write_reg_addr", 4 0;
v0115B038_0 .alias "write_reg_addr_in", 4 0, v01163638_0;
E_0110FA68 .event posedge, v0115B560_0, v0115B770_0;
S_0111C538 .scope module, "mux_wb" "MUX_WB" 4 473, 18 1, S_0111D638;
 .timescale -9 -12;
v01113158_0 .alias "alu_result", 31 0, v01161D40_0;
v011131B0_0 .alias "final_write_data", 31 0, v011638A0_0;
v0115B718_0 .alias "mem_to_reg", 0 0, v01163218_0;
v0115B248_0 .alias "read_data", 31 0, v01162878_0;
L_01165DB8 .functor MUXZ 32, v0115BAE0_0, v0115B0E8_0, v0115B7C8_0, C4<>;
    .scope S_0110D3D0;
T_1 ;
    %wait E_0110FA68;
    %load/v 8, v01161A80_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01161A28_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011620B0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v01161A28_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01161A28_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v01162058_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01161A28_0, 0, 8;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0110D128;
T_2 ;
    %wait E_01110308;
    %load/v 8, v01162318_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %set/v v01162000_0, 8, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0110CF08;
T_3 ;
    %wait E_0110FA68;
    %load/v 8, v01161578_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01160D38_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01160BD8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011617E0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v01160D38_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01160D38_0, 0, 8;
    %load/v 8, v01160BD8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01160BD8_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v01160B28_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v01160D38_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01160BD8_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v011616D8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01160D38_0, 0, 8;
    %load/v 8, v01160C88_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01160BD8_0, 0, 8;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0110CA40;
T_4 ;
    %wait E_01110168;
    %load/v 8, v0115FE18_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0115FC08_0, 0, 32;
T_4.2 ;
    %load/v 8, v0115FC08_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %ix/getv/s 3, v0115FC08_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115FF20, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0115FC08_0, 32;
    %set/v v0115FC08_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0115FDC0_0, 1;
    %load/v 9, v0115FFD0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0115FD10_0, 32;
    %ix/getv 3, v0115FFD0_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115FF20, 0, 8;
t_5 ;
T_4.4 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115FF20, 0, 0;
t_6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0110CA40;
T_5 ;
    %wait E_0110F9C8;
    %load/v 8, v0115FE18_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0115FC60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115FB58_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %ix/getv 3, v0115FCB8_0;
    %load/av 8, v0115FF20, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115FC60_0, 0, 8;
    %ix/getv 3, v0115FF78_0;
    %load/av 8, v0115FF20, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115FB58_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0110DBC8;
T_6 ;
    %wait E_0110FE08;
    %set/v v0115FE70_0, 0, 1;
    %set/v v0115FB00_0, 0, 1;
    %set/v v0115F420_0, 0, 1;
    %set/v v0115FBB0_0, 0, 1;
    %set/v v0115F058_0, 0, 1;
    %set/v v0115F108_0, 0, 1;
    %set/v v0115FA50_0, 0, 1;
    %set/v v0115F3C8_0, 0, 1;
    %set/v v0115F898_0, 0, 3;
    %load/v 8, v0115F478_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_6.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 14, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_6.10, 6;
    %jmp T_6.12;
T_6.0 ;
    %set/v v0115FE70_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0115F898_0, 8, 3;
    %jmp T_6.12;
T_6.1 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115F420_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %set/v v0115F058_0, 1, 1;
    %set/v v0115F898_0, 0, 3;
    %jmp T_6.12;
T_6.2 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115F108_0, 1, 1;
    %set/v v0115F898_0, 0, 3;
    %jmp T_6.12;
T_6.3 ;
    %set/v v0115FA50_0, 1, 1;
    %jmp T_6.12;
T_6.4 ;
    %set/v v0115F3C8_0, 1, 1;
    %jmp T_6.12;
T_6.5 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %set/v v0115F898_0, 0, 3;
    %jmp T_6.12;
T_6.6 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0115F898_0, 8, 3;
    %jmp T_6.12;
T_6.7 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0115F898_0, 8, 3;
    %jmp T_6.12;
T_6.8 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0115F898_0, 8, 3;
    %jmp T_6.12;
T_6.9 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0115F898_0, 8, 3;
    %jmp T_6.12;
T_6.10 ;
    %set/v v0115FB00_0, 1, 1;
    %set/v v0115FBB0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0115F898_0, 8, 3;
    %jmp T_6.12;
T_6.12 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0110DD60;
T_7 ;
    %wait E_0110FF28;
    %set/v v0115E368_0, 0, 1;
    %set/v v0115E158_0, 0, 1;
    %set/v v0115E6D8_0, 0, 1;
    %load/v 8, v0115E8E8_0, 1;
    %load/v 9, v0115E0A8_0, 5;
    %load/v 14, v0115EA48_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0115E0A8_0, 5;
    %load/v 15, v0115E470_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v0115E368_0, 1, 1;
    %set/v v0115E158_0, 1, 1;
    %set/v v0115E6D8_0, 1, 1;
T_7.0 ;
    %load/v 8, v0115E1B0_0, 1;
    %load/v 9, v0115E520_0, 1;
    %and 8, 9, 1;
    %load/v 9, v0115E9F0_0, 5;
    %load/v 14, v0115EA48_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0115E9F0_0, 5;
    %load/v 15, v0115E470_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v0115E368_0, 1, 1;
    %set/v v0115E158_0, 1, 1;
    %set/v v0115E6D8_0, 1, 1;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0111CC20;
T_8 ;
    %wait E_0110FA68;
    %load/v 8, v0115DBA0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DDB0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0115D888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D728_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DE08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D518_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115DD58_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115DF68_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D2B0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0115DE60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0115DF10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0115D7D8_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0115DCA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DDB0_0, 0, 8;
    %load/v 8, v0115D410_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0115D888_0, 0, 8;
    %load/v 8, v0115D258_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D468_0, 0, 8;
    %load/v 8, v0115D308_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D678_0, 0, 8;
    %load/v 8, v0115D780_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D728_0, 0, 8;
    %load/v 8, v0115DB48_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115DE08_0, 0, 8;
    %load/v 8, v0115D3B8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115D518_0, 0, 8;
    %load/v 8, v0115DC50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115DD58_0, 0, 8;
    %load/v 8, v0115DD00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115DF68_0, 0, 8;
    %load/v 8, v0115D938_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115D2B0_0, 0, 8;
    %load/v 8, v0115DEB8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115DE60_0, 0, 8;
    %load/v 8, v0115DFC0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115DF10_0, 0, 8;
    %load/v 8, v0115DBF8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115D7D8_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0111C180;
T_9 ;
    %wait E_0110FAA8;
    %set/v v0115D1A8_0, 0, 2;
    %load/v 8, v0115D048_0, 1;
    %load/v 9, v0115D570_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115D570_0, 5;
    %load/v 14, v0115D0F8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %movi 8, 2, 2;
    %set/v v0115D1A8_0, 8, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0115D990_0, 1;
    %load/v 9, v0115D150_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115D150_0, 5;
    %load/v 14, v0115D0F8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %movi 8, 1, 2;
    %set/v v0115D1A8_0, 8, 2;
T_9.2 ;
T_9.1 ;
    %set/v v0115D620_0, 0, 2;
    %load/v 8, v0115D048_0, 1;
    %load/v 9, v0115D570_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115D570_0, 5;
    %load/v 14, v0115D0A0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %movi 8, 2, 2;
    %set/v v0115D620_0, 8, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0115D990_0, 1;
    %load/v 9, v0115D150_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115D150_0, 5;
    %load/v 14, v0115D0A0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %movi 8, 1, 2;
    %set/v v0115D620_0, 8, 2;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0111C6D0;
T_10 ;
    %wait E_0110FB28;
    %set/v v0115D5C8_0, 0, 2;
    %load/v 8, v0115D6D0_0, 1;
    %load/v 9, v0115D360_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115D360_0, 5;
    %load/v 14, v0115D9E8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 2, 2;
    %set/v v0115D5C8_0, 8, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0115DAF0_0, 1;
    %load/v 9, v0115DA98_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115DA98_0, 5;
    %load/v 14, v0115D9E8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %movi 8, 1, 2;
    %set/v v0115D5C8_0, 8, 2;
T_10.2 ;
T_10.1 ;
    %set/v v0115D8E0_0, 0, 2;
    %load/v 8, v0115D6D0_0, 1;
    %load/v 9, v0115D360_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115D360_0, 5;
    %load/v 14, v0115DA40_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %movi 8, 2, 2;
    %set/v v0115D8E0_0, 8, 2;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v0115DAF0_0, 1;
    %load/v 9, v0115DA98_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0115DA98_0, 5;
    %load/v 14, v0115DA40_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %movi 8, 1, 2;
    %set/v v0115D8E0_0, 8, 2;
T_10.6 ;
T_10.5 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0111CB98;
T_11 ;
    %wait E_0110FAC8;
    %load/v 8, v0115C5C0_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_11.0, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_11.1, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_11.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_11.3, 6;
    %set/v v0115C7D0_0, 0, 3;
    %jmp T_11.5;
T_11.0 ;
    %load/v 8, v0115C670_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_11.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_11.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_11.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_11.9, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_11.10, 6;
    %set/v v0115C7D0_0, 0, 3;
    %jmp T_11.12;
T_11.6 ;
    %set/v v0115C7D0_0, 0, 3;
    %jmp T_11.12;
T_11.7 ;
    %movi 8, 1, 3;
    %set/v v0115C7D0_0, 8, 3;
    %jmp T_11.12;
T_11.8 ;
    %movi 8, 2, 3;
    %set/v v0115C7D0_0, 8, 3;
    %jmp T_11.12;
T_11.9 ;
    %movi 8, 3, 3;
    %set/v v0115C7D0_0, 8, 3;
    %jmp T_11.12;
T_11.10 ;
    %movi 8, 4, 3;
    %set/v v0115C7D0_0, 8, 3;
    %jmp T_11.12;
T_11.12 ;
    %jmp T_11.5;
T_11.1 ;
    %set/v v0115C7D0_0, 0, 3;
    %jmp T_11.5;
T_11.2 ;
    %movi 8, 1, 3;
    %set/v v0115C7D0_0, 8, 3;
    %jmp T_11.5;
T_11.3 ;
    %set/v v0115C7D0_0, 0, 3;
    %jmp T_11.5;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0111CA88;
T_12 ;
    %wait E_0110FBC8;
    %load/v 8, v0115C8D8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_12.4, 6;
    %set/v v0115C408_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/v 8, v0115C358_0, 32;
    %load/v 40, v0115C4B8_0, 32;
    %add 8, 40, 32;
    %set/v v0115C408_0, 8, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/v 8, v0115C358_0, 32;
    %load/v 40, v0115C4B8_0, 32;
    %sub 8, 40, 32;
    %set/v v0115C408_0, 8, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/v 8, v0115C358_0, 32;
    %load/v 40, v0115C4B8_0, 32;
    %and 8, 40, 32;
    %set/v v0115C408_0, 8, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/v 8, v0115C358_0, 32;
    %load/v 40, v0115C4B8_0, 32;
    %or 8, 40, 32;
    %set/v v0115C408_0, 8, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/v 8, v0115C358_0, 32;
    %load/v 40, v0115C4B8_0, 32;
    %xor 8, 40, 32;
    %set/v v0115C408_0, 8, 32;
    %jmp T_12.6;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0111C648;
T_13 ;
    %wait E_0110FA68;
    %load/v 8, v0115CF60_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0115BBE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115CC48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115CF08_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115CEB0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115BDF8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115CE58_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0115CB40_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0115CD50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115BBE8_0, 0, 8;
    %load/v 8, v0115CDA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115CC48_0, 0, 8;
    %load/v 8, v0115CCA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115CF08_0, 0, 8;
    %load/v 8, v0115CE00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115CEB0_0, 0, 8;
    %load/v 8, v0115BB90_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115BDF8_0, 0, 8;
    %load/v 8, v0115CFB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115CE58_0, 0, 8;
    %load/v 8, v0115CB98_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115CB40_0, 0, 8;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0111C758;
T_14 ;
    %wait E_0110F9C8;
    %load/v 8, v0115BDA0_0, 1;
    %inv 8, 1;
    %load/v 9, v0115BC98_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0115BEA8_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0115BF58_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115BC40, 0, 8;
t_7 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.2, 4;
    %load/x1p 8, v0115BEA8_0, 8;
    %jmp T_14.3;
T_14.2 ;
    %mov 8, 2, 8;
T_14.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0115BF58_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_8, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115BC40, 0, 8;
t_8 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.4, 4;
    %load/x1p 8, v0115BEA8_0, 8;
    %jmp T_14.5;
T_14.4 ;
    %mov 8, 2, 8;
T_14.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0115BF58_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_9, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115BC40, 0, 8;
t_9 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_14.6, 4;
    %load/x1p 8, v0115BEA8_0, 8;
    %jmp T_14.7;
T_14.6 ;
    %mov 8, 2, 8;
T_14.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0115BF58_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_10, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0115BC40, 0, 8;
t_10 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0111CB10;
T_15 ;
    %wait E_0110FA68;
    %load/v 8, v0115B560_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B820_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B7C8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115B0E8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0115BAE0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0115B9D8_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0115B458_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B820_0, 0, 8;
    %load/v 8, v0115B1F0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0115B7C8_0, 0, 8;
    %load/v 8, v0115B610_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115B0E8_0, 0, 8;
    %load/v 8, v0115BA88_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0115BAE0_0, 0, 8;
    %load/v 8, v0115B038_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0115B9D8_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0111D528;
T_16 ;
    %wait E_0110FD08;
    %load/v 8, v01163B08_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %movi 8, 1344282656, 32;
    %movi 40, 20047, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.1;
T_16.0 ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_16.2, 4;
    %load/x1p 8, v01163B08_0, 6;
    %jmp T_16.3;
T_16.2 ;
    %mov 8, 2, 6;
T_16.3 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 0, 6;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_16.7, 6;
    %movi 8, 1260396576, 32;
    %movi 40, 21838, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.9;
T_16.4 ;
    %load/v 8, v01163B08_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 32, 6;
    %jmp/1 T_16.10, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_16.11, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_16.12, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_16.13, 6;
    %movi 8, 1415139397, 32;
    %movi 40, 21037, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.15;
T_16.10 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16708, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.15;
T_16.11 ;
    %movi 8, 1109401632, 32;
    %movi 40, 21333, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.15;
T_16.12 ;
    %movi 8, 1142956064, 32;
    %movi 40, 16718, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.15;
T_16.13 ;
    %movi 8, 538976288, 32;
    %movi 40, 20306, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.15;
T_16.15 ;
    %jmp T_16.9;
T_16.5 ;
    %movi 8, 1145643040, 32;
    %movi 40, 16708, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.9;
T_16.6 ;
    %movi 8, 1361059872, 32;
    %movi 40, 16965, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.9;
T_16.7 ;
    %movi 8, 538976288, 32;
    %movi 40, 18976, 16;
    %set/v v01163C10_0, 8, 48;
    %jmp T_16.9;
T_16.9 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0111D528;
T_17 ;
    %vpi_call 3 58 "$dumpfile", "verify_forwarding.vcd";
    %vpi_call 3 59 "$dumpvars", 1'sb0, S_0111D528;
    %set/v v011636E8_0, 0, 1;
    %set/v v01163C68_0, 1, 1;
    %set/v v01163848_0, 0, 32;
    %set/v v01163530_0, 0, 32;
    %set/v v01163588_0, 0, 32;
    %movi 8, 538050580, 32;
    %set/v v01163690_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_0110CCE8;
    %join;
    %movi 8, 4, 32;
    %set/v v01163588_0, 8, 32;
    %movi 8, 537919498, 32;
    %set/v v01163690_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_0110CCE8;
    %join;
    %movi 8, 8, 32;
    %set/v v01163588_0, 8, 32;
    %movi 8, 34637856, 32;
    %set/v v01163690_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_0110CCE8;
    %join;
    %movi 8, 12, 32;
    %set/v v01163588_0, 8, 32;
    %movi 8, 305266690, 32;
    %set/v v01163690_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_0110CCE8;
    %join;
    %movi 8, 16, 32;
    %set/v v01163588_0, 8, 32;
    %movi 8, 537396199, 32;
    %set/v v01163690_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_0110CCE8;
    %join;
    %movi 8, 20, 32;
    %set/v v01163588_0, 8, 32;
    %movi 8, 537396199, 32;
    %set/v v01163690_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_0110CCE8;
    %join;
    %movi 8, 24, 32;
    %set/v v01163588_0, 8, 32;
    %movi 8, 538379017, 32;
    %set/v v01163690_0, 8, 32;
    %fork TD_tb_verify_forwarding.write_imem, S_0110CCE8;
    %join;
    %delay 10000, 0;
    %set/v v01163C68_0, 0, 1;
    %vpi_call 3 105 "$display", "==================================================================================";
    %vpi_call 3 106 "$display", "| Cyc | Inst (ID) | Status Log                                       | Stall | Br |";
    %vpi_call 3 107 "$display", "==================================================================================";
T_17.0 ;
    %delay 5000, 0;
    %load/v 8, v011636E8_0, 1;
    %inv 8, 1;
    %set/v v011636E8_0, 8, 1;
    %jmp T_17.0;
    %end;
    .thread T_17;
    .scope S_0111D528;
T_18 ;
    %wait E_0110F9C8;
    %load/v 8, v01163C68_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v01163848_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v01163848_0, 8, 32;
    %delay 1000, 0;
    %vpi_call 3 121 "$write", "| %3d | %s    | ", v01163848_0, v01163C10_0;
    %load/v 8, v01163C10_0, 48;
    %movi 56, 1361059872, 32;
    %movi 88, 16965, 16;
    %cmp/u 8, 56, 48;
    %jmp/0xz  T_18.2, 4;
    %load/v 8, v011630B8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 3 132 "$write", "\033[1;32m[OK] No Stall detected (Aggressive Fwd)\033[0m  ";
    %jmp T_18.5;
T_18.4 ;
    %vpi_call 3 134 "$write", "\033[1;31m[WARNING] Stall detected (Standard Fwd)\033[0m  ";
T_18.5 ;
    %load/v 8, v01161C38_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_18.6, 4;
    %vpi_call 3 138 "$write", "\033[1;32m[OK] Branch TAKEN (Comparison Correct)\033[0m";
    %jmp T_18.7;
T_18.6 ;
    %vpi_call 3 140 "$write", "\033[1;31m[FAIL] Branch NOT TAKEN (Comparison Wrong)\033[0m";
    %load/v 8, v01163530_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v01163530_0, 8, 32;
T_18.7 ;
    %jmp T_18.3;
T_18.2 ;
    %movi 8, 6, 32;
    %load/v 40, v01163848_0, 32;
    %cmp/s 8, 40, 32;
    %mov 8, 5, 1;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 9, v0115FF20, 32;
    %cmpi/u 9, 777, 32;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.8, 8;
    %vpi_call 3 147 "$write", "\033[1;32m[SUCCESS] Reached Target. Data flow valid.\033[0m     ";
    %vpi_call 3 148 "$display", "\012==================================================================================";
    %vpi_call 3 149 "$finish";
    %jmp T_18.9;
T_18.8 ;
    %vpi_call 3 152 "$write", "Normal execution...                              ";
T_18.9 ;
T_18.3 ;
    %vpi_call 3 156 "$display", "|   %b   |  %b |", v011630B8_0, v01161C38_0;
    %movi 8, 12, 32;
    %load/v 40, v01163848_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_18.10, 5;
    %vpi_call 3 159 "$display", "\012[TIMEOUT] Simulation stopped. Target not reached.";
    %vpi_call 3 160 "$finish";
T_18.10 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "REGISTER_FILE.v";
    "tb_top_module.v";
    "TOP_MODULE.v";
    "PC.v";
    "IF_ID.v";
    "CONTROL_UNIT.v";
    "ADDR_CALCULATE.v";
    "HAZARD_DETECTION.v";
    "MUX_HAZARD_CONTROL.v";
    "ID_EX.v";
    "FORWARD_UNIT.v";
    "ALU_BIG_MODULE.v";
    "MUX_REG_DST.v";
    "EX_MEM.v";
    "DATA_MEMORY.v";
    "MEM_WB.v";
    "MUX_WB.v";
