 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  yosys_synth_time	  max_yosys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	  num_le	  num_luts	  num_add_blocks	  max_add_chain_length	  num_sub_blocks	  max_sub_chain_length	 
 k6_N8_gate_boost_0.2V_22nm.xml	  Md5Core.v	  common	  800.80	  vpr	  936.21 MiB	  	  -1	  -1	  18.56	  325868	  27	  15.47	  -1	  -1	  141404	  -1	  -1	  5694	  641	  0	  0	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  958684	  641	  128	  52026	  52154	  1	  24058	  6463	  90	  90	  8100	  clb	  auto	  347.6 MiB	  154.61	  312828	  936.2 MiB	  146.79	  1.25	  12.2664	  -33975.2	  -12.2664	  12.2664	  77.76	  0.065134	  0.0569462	  9.05954	  7.58638	  74	  448391	  32	  2.50222e+08	  6.86455e+07	  3.72985e+07	  4604.75	  296.53	  37.107	  31.9527	  418547	  17	  104887	  229635	  18003954	  3362218	  13.234	  13.234	  -36422.7	  -13.234	  0	  0	  4.63728e+07	  5725.03	  20.99	  7.24	  2.91123	  2.60214	  41833	  14777	  -1	  -1	  -1	  -1	 
 k6_N8_gate_boost_0.2V_22nm.xml	  cordic.v	  common	  4.43	  vpr	  63.43 MiB	  	  -1	  -1	  0.49	  28688	  11	  0.29	  -1	  -1	  36408	  -1	  -1	  49	  54	  0	  0	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  64956	  54	  51	  465	  516	  1	  301	  154	  11	  11	  121	  clb	  auto	  25.4 MiB	  0.12	  2292	  63.4 MiB	  0.10	  0.00	  4.9508	  -205.649	  -4.9508	  4.9508	  0.24	  0.000743412	  0.000635374	  0.0247104	  0.0216354	  48	  5695	  35	  2.09946e+06	  590695	  317060.	  2620.33	  1.67	  0.171023	  0.151044	  4871	  21	  2150	  10679	  707105	  153170	  5.36286	  5.36286	  -233.356	  -5.36286	  0	  0	  382250.	  3159.09	  0.10	  0.18	  0.036326	  0.0332183	  355	  355	  -1	  -1	  -1	  -1	 
 k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml	  Md5Core.v	  common	  630.05	  vpr	  876.14 MiB	  	  -1	  -1	  11.60	  221952	  1	  3.81	  -1	  -1	  148056	  -1	  -1	  5125	  641	  0	  0	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  897172	  641	  128	  55563	  47815	  1	  19235	  5894	  85	  85	  7225	  clb	  auto	  356.6 MiB	  50.83	  237870	  876.1 MiB	  285.42	  1.89	  5.74411	  -22836.7	  -5.74411	  5.74411	  65.38	  0.0442669	  0.037362	  7.39522	  5.95024	  78	  306321	  28	  2.22196e+08	  6.43647e+07	  3.44250e+07	  4764.71	  132.63	  21.207	  17.9268	  291043	  18	  68261	  110489	  10827436	  1893374	  4.92108	  4.92108	  -22366.4	  -4.92108	  0	  0	  4.31121e+07	  5967.07	  24.34	  5.01	  2.25996	  1.99262	  39986	  2048	  -1	  -1	  -1	  -1	 
 k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml	  cordic.v	  common	  5.00	  vpr	  64.42 MiB	  	  -1	  -1	  0.44	  28212	  4	  0.17	  -1	  -1	  36148	  -1	  -1	  41	  54	  0	  0	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  65964	  54	  51	  503	  502	  1	  302	  146	  10	  10	  100	  clb	  auto	  26.3 MiB	  1.76	  2018	  64.4 MiB	  0.14	  0.00	  4.0367	  -191.892	  -4.0367	  4.0367	  0.19	  0.000639723	  0.000547247	  0.0292709	  0.0255169	  52	  4533	  28	  1.94278e+06	  514878	  271502.	  2715.02	  1.15	  0.172981	  0.153688	  3817	  16	  1479	  6256	  325306	  77204	  3.90754	  3.90754	  -203.975	  -3.90754	  0	  0	  335037.	  3350.37	  0.09	  0.11	  0.0345235	  0.0320485	  310	  279	  -1	  -1	  -1	  -1	 
 k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml	  Md5Core.v	  common	  698.61	  vpr	  899.17 MiB	  	  -1	  -1	  11.58	  221620	  1	  3.81	  -1	  -1	  148328	  -1	  -1	  5176	  641	  0	  0	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  920752	  641	  128	  55563	  47815	  1	  19575	  5945	  86	  86	  7396	  clb	  auto	  365.0 MiB	  130.72	  229889	  899.2 MiB	  301.10	  2.29	  5.94805	  -22791.4	  -5.94805	  5.94805	  73.00	  0.0488083	  0.0398209	  7.39594	  6.0557	  70	  304821	  35	  2.34635e+08	  6.56264e+07	  3.26175e+07	  4410.15	  96.21	  20.7077	  17.56	  285741	  33	  72065	  105124	  10431520	  1973062	  4.75157	  4.75157	  -22591.2	  -4.75157	  0	  0	  4.09886e+07	  5542.00	  20.23	  6.58	  3.37568	  2.94103	  40262	  2048	  -1	  -1	  -1	  -1	 
 k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml	  cordic.v	  common	  5.48	  vpr	  64.53 MiB	  	  -1	  -1	  0.45	  28548	  4	  0.15	  -1	  -1	  36148	  -1	  -1	  39	  54	  0	  0	  success	  v8.0.0-6991-g9a34a83d8-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T19:57:36	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  66080	  54	  51	  503	  502	  1	  307	  144	  10	  10	  100	  clb	  auto	  26.6 MiB	  1.11	  2060	  64.5 MiB	  0.16	  0.01	  3.696	  -183.234	  -3.696	  3.696	  0.20	  0.00063058	  0.00053881	  0.0292894	  0.0252128	  52	  4546	  43	  1.94854e+06	  494442	  271502.	  2715.02	  2.21	  0.262537	  0.230076	  3791	  15	  1606	  5911	  324299	  75475	  3.79249	  3.79249	  -199.106	  -3.79249	  0	  0	  335037.	  3350.37	  0.14	  0.13	  0.0434928	  0.0414299	  305	  279	  -1	  -1	  -1	  -1	 
