

================================================================
== Vitis HLS Report for 'ifmap_gen_y'
================================================================
* Date:           Thu Oct 13 07:49:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      258|  10.000 ns|  1.290 us|    2|  258|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_400_1_VITIS_LOOP_403_2  |        0|      256|         2|          1|          1|  0 ~ 256|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [src/main.cpp:396]   --->   Operation 9 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cast = zext i8 %p_read14" [src/main.cpp:396]   --->   Operation 10 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.17ns)   --->   "%bound = mul i16 %cast, i16 %cast" [src/main.cpp:396]   --->   Operation 11 'mul' 'bound' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln400 = store i16 0, i16 %indvar_flatten" [src/main.cpp:400]   --->   Operation 12 'store' 'store_ln400' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln400 = store i8 0, i8 %x" [src/main.cpp:400]   --->   Operation 13 'store' 'store_ln400' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln400 = store i8 0, i8 %y" [src/main.cpp:400]   --->   Operation 14 'store' 'store_ln400' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln400 = br void" [src/main.cpp:400]   --->   Operation 15 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten"   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %indvar_flatten_load, i16 %bound"   --->   Operation 18 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%add_ln1057 = add i16 %indvar_flatten_load, i16 1"   --->   Operation 19 'add' 'add_ln1057' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %._crit_edge, void %._crit_edge7.loopexit"   --->   Operation 20 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_load = load i8 %y"   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/main.cpp:400]   --->   Operation 22 'load' 'x_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.90ns)   --->   "%add_ln400 = add i8 %x_load, i8 1" [src/main.cpp:400]   --->   Operation 23 'add' 'add_ln400' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln1057_2 = icmp_eq  i8 %y_load, i8 %p_read14"   --->   Operation 24 'icmp' 'icmp_ln1057_2' <Predicate = (!icmp_ln1057)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.44ns)   --->   "%select_ln399 = select i1 %icmp_ln1057_2, i8 0, i8 %y_load" [src/main.cpp:399]   --->   Operation 25 'select' 'select_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln399_1 = select i1 %icmp_ln1057_2, i8 %add_ln400, i8 %x_load" [src/main.cpp:399]   --->   Operation 26 'select' 'select_ln399_1' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln406_mid2_v = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln399_1, i32 1, i32 7" [src/main.cpp:399]   --->   Operation 27 'partselect' 'zext_ln406_mid2_v' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i7 %zext_ln406_mid2_v" [src/main.cpp:399]   --->   Operation 28 'zext' 'zext_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln399 = trunc i8 %select_ln399_1" [src/main.cpp:399]   --->   Operation 29 'trunc' 'trunc_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%and_ln145_cast_mid2_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln399, i4 0" [src/main.cpp:399]   --->   Operation 30 'bitconcatenate' 'and_ln145_cast_mid2_v' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln399 = or i5 %and_ln145_cast_mid2_v, i5 15" [src/main.cpp:399]   --->   Operation 31 'or' 'or_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln406 = trunc i8 %select_ln399" [src/main.cpp:406]   --->   Operation 32 'trunc' 'trunc_ln406' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln406, i5 0" [src/main.cpp:406]   --->   Operation 33 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.94ns)   --->   "%add_ln406 = add i11 %tmp_10_cast, i11 %zext_ln399" [src/main.cpp:406]   --->   Operation 34 'add' 'add_ln406' <Predicate = (!icmp_ln1057)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.50ns)   --->   "%c_fft_col_op_st_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c_fft_col_op_st" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'c_fft_col_op_st_read' <Predicate = (!icmp_ln1057)> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln145 = icmp_ugt  i5 %and_ln145_cast_mid2_v, i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln1057)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.87ns)   --->   "%icmp_ln145_1 = icmp_ugt  i5 %and_ln145_cast_mid2_v, i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'icmp' 'icmp_ln145_1' <Predicate = (!icmp_ln1057)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.90ns)   --->   "%add_ln403 = add i8 %select_ln399, i8 1" [src/main.cpp:403]   --->   Operation 38 'add' 'add_ln403' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln1057 = store i16 %add_ln1057, i16 %indvar_flatten"   --->   Operation 39 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln399 = store i8 %select_ln399_1, i8 %x" [src/main.cpp:399]   --->   Operation 40 'store' 'store_ln399' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln403 = store i8 %add_ln403, i8 %y" [src/main.cpp:403]   --->   Operation 41 'store' 'store_ln403' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln409 = ret i8 %p_read14" [src/main.cpp:409]   --->   Operation 95 'ret' 'ret_ln409' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_400_1_VITIS_LOOP_403_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 256, i64 64"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i11 %add_ln406" [src/main.cpp:406]   --->   Operation 45 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ifmap_CF_M_real_addr = getelementptr i32 %ifmap_CF_M_real, i64 0, i64 %zext_ln406" [src/main.cpp:406]   --->   Operation 46 'getelementptr' 'ifmap_CF_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ifmap_CF_M_imag_addr = getelementptr i32 %ifmap_CF_M_imag, i64 0, i64 %zext_ln406" [src/main.cpp:406]   --->   Operation 47 'getelementptr' 'ifmap_CF_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln399 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/main.cpp:399]   --->   Operation 48 'specloopname' 'specloopname_ln399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%trunc_ln145 = trunc i32 %c_fft_col_op_st_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i5 %and_ln145_cast_mid2_v" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%zext_ln145_2 = zext i16 %trunc_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%xor_ln145 = xor i6 %zext_ln145, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'xor' 'xor_ln145' <Predicate = (icmp_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%select_ln145 = select i1 %icmp_ln145, i6 %zext_ln145, i6 %zext_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'select' 'select_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%select_ln145_1 = select i1 %icmp_ln145, i6 %zext_ln145_1, i6 %zext_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'select' 'select_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%select_ln145_2 = select i1 %icmp_ln145, i6 %xor_ln145, i6 %zext_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'select' 'select_ln145_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%xor_ln145_1 = xor i6 %select_ln145, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'xor' 'xor_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145)   --->   "%zext_ln145_3 = zext i6 %select_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'zext' 'zext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%zext_ln145_4 = zext i6 %select_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'zext' 'zext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%zext_ln145_5 = zext i6 %xor_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'zext' 'zext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.01ns) (out node of the LUT)   --->   "%shl_ln145 = shl i32 %zext_ln145_2, i32 %zext_ln145_3" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'shl' 'shl_ln145' <Predicate = true> <Delay = 1.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%tmp = partselect i32 @llvm.part.select.i32, i32 %shl_ln145, i32 31, i32 0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'partselect' 'tmp' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_1)   --->   "%select_ln145_3 = select i1 %icmp_ln145, i32 %tmp, i32 %shl_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'select' 'select_ln145_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%shl_ln145_1 = shl i32 4294967295, i32 %zext_ln145_4" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'shl' 'shl_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln145)   --->   "%lshr_ln145 = lshr i32 4294967295, i32 %zext_ln145_5" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'lshr' 'lshr_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.84ns) (out node of the LUT)   --->   "%and_ln145 = and i32 %shl_ln145_1, i32 %lshr_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'and' 'and_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.52ns) (out node of the LUT)   --->   "%and_ln145_1 = and i32 %select_ln145_3, i32 %and_ln145" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'and' 'and_ln145_1' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln145 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_real" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'specbramwithbyteenable' 'specbramwithbyteenable_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln399, i1 0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln145_6 = zext i2 %tmp_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'zext' 'zext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.64ns)   --->   "%shl_ln145_2 = shl i4 3, i4 %zext_ln145_6" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'shl' 'shl_ln145_2' <Predicate = true> <Delay = 0.64> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.35ns)   --->   "%store_ln145 = store void @_ssdm_op_Write.bram.i32, i11 %ifmap_CF_M_real_addr, i32 %and_ln145_1, i4 %shl_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'store' 'store_ln145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%trunc_ln145_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %c_fft_col_op_st_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln145_7 = zext i5 %and_ln145_cast_mid2_v" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'zext' 'zext_ln145_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln145_8 = zext i5 %or_ln399" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'zext' 'zext_ln145_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%zext_ln145_9 = zext i16 %trunc_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'zext' 'zext_ln145_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%xor_ln145_2 = xor i6 %zext_ln145_7, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'xor' 'xor_ln145_2' <Predicate = (icmp_ln145_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%select_ln145_4 = select i1 %icmp_ln145_1, i6 %zext_ln145_7, i6 %zext_ln145_8" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'select' 'select_ln145_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%select_ln145_5 = select i1 %icmp_ln145_1, i6 %zext_ln145_8, i6 %zext_ln145_7" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'select' 'select_ln145_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%select_ln145_6 = select i1 %icmp_ln145_1, i6 %xor_ln145_2, i6 %zext_ln145_7" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'select' 'select_ln145_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%xor_ln145_3 = xor i6 %select_ln145_4, i6 31" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'xor' 'xor_ln145_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node shl_ln145_3)   --->   "%zext_ln145_10 = zext i6 %select_ln145_6" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'zext' 'zext_ln145_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%zext_ln145_11 = zext i6 %select_ln145_5" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'zext' 'zext_ln145_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%zext_ln145_12 = zext i6 %xor_ln145_3" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'zext' 'zext_ln145_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.01ns) (out node of the LUT)   --->   "%shl_ln145_3 = shl i32 %zext_ln145_9, i32 %zext_ln145_10" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'shl' 'shl_ln145_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_3)   --->   "%tmp_2 = partselect i32 @llvm.part.select.i32, i32 %shl_ln145_3, i32 31, i32 0" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'partselect' 'tmp_2' <Predicate = (icmp_ln145_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_3)   --->   "%select_ln145_7 = select i1 %icmp_ln145_1, i32 %tmp_2, i32 %shl_ln145_3" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'select' 'select_ln145_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%shl_ln145_4 = shl i32 4294967295, i32 %zext_ln145_11" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'shl' 'shl_ln145_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln145_2)   --->   "%lshr_ln145_1 = lshr i32 4294967295, i32 %zext_ln145_12" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'lshr' 'lshr_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.84ns) (out node of the LUT)   --->   "%and_ln145_2 = and i32 %shl_ln145_4, i32 %lshr_ln145_1" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'and' 'and_ln145_2' <Predicate = true> <Delay = 0.84> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.52ns) (out node of the LUT)   --->   "%and_ln145_3 = and i32 %select_ln145_7, i32 %and_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'and' 'and_ln145_3' <Predicate = true> <Delay = 0.52> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln145 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %ifmap_CF_M_imag" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'specbramwithbyteenable' 'specbramwithbyteenable_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.35ns)   --->   "%store_ln145 = store void @_ssdm_op_Write.bram.i32, i11 %ifmap_CF_M_imag_addr, i32 %and_ln145_3, i4 %shl_ln145_2" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'store' 'store_ln145' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 4.54ns
The critical path consists of the following:
	'mul' operation ('bound', src/main.cpp:396) [11]  (2.17 ns)
	'icmp' operation ('icmp_ln1057') [19]  (0.866 ns)
	blocking operation 1.5 ns on control path)

 <State 2>: 2.89ns
The critical path consists of the following:
	'shl' operation ('shl_ln145', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [58]  (1.02 ns)
	'select' operation ('select_ln145_3', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [60]  (0 ns)
	'and' operation ('and_ln145_1', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [64]  (0.525 ns)
	'store' operation ('store_ln145', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) of constant <constant:_ssdm_op_Write.bram.i32> on array 'ifmap_CF_M_real' [69]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
