0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/adder.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu.sv,,adder,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu_decoder.sv,,alu,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu_decoder.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/controller.sv,,alu_decoder,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/controller.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/data_mem.sv,,controller,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/data_mem.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/datapath.sv,,data_mem,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/datapath.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/imm_extend.sv,,datapath,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/imm_extend.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/instr_mem.sv,,imm_extend,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/instr_mem.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/load_extend.sv,,instr_mem,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/load_extend.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/main_decoder.sv,,load_extend,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/main_decoder.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux2.sv,,main_decoder,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux2.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux4.sv,,mux2,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux4.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reg_file.sv,,mux4,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reg_file.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reset_ff.sv,,reg_file,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reset_ff.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu.sv,,reset_ff,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/store_extend.sv,,riscv_cpu,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu_full.sv,1748329618,systemVerilog,,,,riscv_cpu_full,,uvm,,,,,,
C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/store_extend.sv,1748329618,systemVerilog,,C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu_full.sv,,store_extend,,uvm,,,,,,
