# do /home/rftafas/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Sanity_check_for_system._a1ddb5c06c075c7add3fc25b605154d0256ca4d6/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : Sanity check for system.,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Sanity_check_for_system._a1ddb5c06c075c7add3fc25b605154d0256ca4d6/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:33 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: System Sane. Begin tests.
#    Time: 70 ns  Iteration: 0  Instance: /can_aximm_tb
# Break in Subprogram stop at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:11:34 on Apr 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Simple_Run_Test_468516291b10ea145d2ad1c0ae189e553c42902e/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : Simple Run Test,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Simple_Run_Test_468516291b10ea145d2ad1c0ae189e553c42902e/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:34 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:11:34 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Read_Only_Test_b89fecaad177e76fe69696344d2d4e784f16b572/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : Read Only Test,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Read_Only_Test_b89fecaad177e76fe69696344d2d4e784f16b572/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:34 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#     [22;96;49m101000000 ps[0m - [1;37;49mrunner[0m                       -   [1;31;49mERROR[0m - Test runner timeout after 101000000 ps.
# ** Failure: Stop simulation on log level error
#    Time: 101 us  Iteration: 2  Process: /can_aximm_tb/line__387 File: /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd
# Break in Subprogram core_failure at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd 84 return [address 0xf6a66ada] Subprogram core_failure
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 748 return [address 0xf6a7663e] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 743 return [address 0xf6a76726] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 920 return [address 0xf6a70f29] Subprogram log
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 973 return [address 0xf6a70549] Subprogram error
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/run/src/run.vhd 309 return [address 0xf6dbcb03] Subprogram test_runner_watchdog
# called from  /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd 387 return [address 0xf6fd4374] Architecture simulation
# 
# 
# Surrounding code from 'see' command
#   79 :   begin
#   80 :     if core_failure_is_mocked then
#   81 :       set(core_failure_mock_state, core_failure_called_idx, 1);
#   82 :       reallocate(to_string_ptr(get(core_failure_mock_state, core_failure_message_idx)), msg);
#   83 :     else
# ->84 :       report msg severity failure;
#   85 :     end if;
#   86 :   end;
#   87 : 
#   88 :   procedure check_core_failure(msg : string := "") is
# 
# End time: 15:11:34 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Read_and_Write_Test_fe375e6add9173fbcc017619d142c66af017d980/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : Read and Write Test,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Read_and_Write_Test_fe375e6add9173fbcc017619d142c66af017d980/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:34 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#     [22;96;49m101000000 ps[0m - [1;37;49mrunner[0m                       -   [1;31;49mERROR[0m - Test runner timeout after 101000000 ps.
# ** Failure: Stop simulation on log level error
#    Time: 101 us  Iteration: 2  Process: /can_aximm_tb/line__387 File: /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd
# Break in Subprogram core_failure at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd 84 return [address 0xf6a66ada] Subprogram core_failure
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 748 return [address 0xf6a7663e] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 743 return [address 0xf6a76726] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 920 return [address 0xf6a70f29] Subprogram log
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 973 return [address 0xf6a70549] Subprogram error
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/run/src/run.vhd 309 return [address 0xf6dbcb03] Subprogram test_runner_watchdog
# called from  /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd 387 return [address 0xf6fd4374] Architecture simulation
# 
# 
# Surrounding code from 'see' command
#   79 :   begin
#   80 :     if core_failure_is_mocked then
#   81 :       set(core_failure_mock_state, core_failure_called_idx, 1);
#   82 :       reallocate(to_string_ptr(get(core_failure_mock_state, core_failure_message_idx)), msg);
#   83 :     else
# ->84 :       report msg severity failure;
#   85 :     end if;
#   86 :   end;
#   87 : 
#   88 :   procedure check_core_failure(msg : string := "") is
# 
# End time: 15:11:35 on Apr 23,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Split_Read_Write_Test_71d5cad6bc9174ebd689bd138ea65a8cd28060d8/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : Split Read Write Test,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Split_Read_Write_Test_71d5cad6bc9174ebd689bd138ea65a8cd28060d8/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:35 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:11:35 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Write_to_Clear_Test_2ef0e366b2b0915e91cffbf23167649b197349ee/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : Write to Clear Test,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Write_to_Clear_Test_2ef0e366b2b0915e91cffbf23167649b197349ee/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:35 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#     [22;96;49m101000000 ps[0m - [1;37;49mrunner[0m                       -   [1;31;49mERROR[0m - Test runner timeout after 101000000 ps.
# ** Failure: Stop simulation on log level error
#    Time: 101 us  Iteration: 2  Process: /can_aximm_tb/line__387 File: /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd
# Break in Subprogram core_failure at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd 84 return [address 0xf6a66ada] Subprogram core_failure
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 748 return [address 0xf6a7663e] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 743 return [address 0xf6a76726] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 920 return [address 0xf6a70f29] Subprogram log
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 973 return [address 0xf6a70549] Subprogram error
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/run/src/run.vhd 309 return [address 0xf6dbcb03] Subprogram test_runner_watchdog
# called from  /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd 387 return [address 0xf6fd4374] Architecture simulation
# 
# 
# Surrounding code from 'see' command
#   79 :   begin
#   80 :     if core_failure_is_mocked then
#   81 :       set(core_failure_mock_state, core_failure_called_idx, 1);
#   82 :       reallocate(to_string_ptr(get(core_failure_mock_state, core_failure_message_idx)), msg);
#   83 :     else
# ->84 :       report msg severity failure;
#   85 :     end if;
#   86 :   end;
#   87 : 
#   88 :   procedure check_core_failure(msg : string := "") is
# 
# End time: 15:11:35 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Write_to_Pulse_Test_f6cdd30061e651d7ab35d64cbeb040ce700c6508/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : Write to Pulse Test,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.Write_to_Pulse_Test_f6cdd30061e651d7ab35d64cbeb040ce700c6508/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:35 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#     [22;96;49m101000000 ps[0m - [1;37;49mrunner[0m                       -   [1;31;49mERROR[0m - Test runner timeout after 101000000 ps.
# ** Failure: Stop simulation on log level error
#    Time: 101 us  Iteration: 2  Process: /can_aximm_tb/line__387 File: /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd
# Break in Subprogram core_failure at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/core_pkg.vhd 84 return [address 0xf6a66ada] Subprogram core_failure
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 748 return [address 0xf6a7663e] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 743 return [address 0xf6a76726] Subprogram decrease_stop_count
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 920 return [address 0xf6a70f29] Subprogram log
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 973 return [address 0xf6a70549] Subprogram error
# called from  /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/run/src/run.vhd 309 return [address 0xf6dbcb03] Subprogram test_runner_watchdog
# called from  /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd 387 return [address 0xf6fd4374] Architecture simulation
# 
# 
# Surrounding code from 'see' command
#   79 :   begin
#   80 :     if core_failure_is_mocked then
#   81 :       set(core_failure_mock_state, core_failure_called_idx, 1);
#   82 :       reallocate(to_string_ptr(get(core_failure_mock_state, core_failure_message_idx)), msg);
#   83 :     else
# ->84 :       report msg severity failure;
#   85 :     end if;
#   86 :   end;
#   87 : 
#   88 :   procedure check_core_failure(msg : string := "") is
# 
# End time: 15:11:36 on Apr 23,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# vsim -modelsimini /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.External_Clear_Test_1e854cee22977fd48f4039022aa7c3caf5c00313/modelsim/vsim.wlf -quiet -t ps -onfinish stop can_aximm.can_aximm_tb(simulation) -L vunit_lib -L osvvm -L expert -L can_aximm -g/can_aximm_tb/runner_cfg="active python runner : true,enabled_test_cases : External Clear Test,output path : /home/rftafas/Projects/stdcores/can_aximms/output/vunit_out/test_output/can_aximm.can_aximm_tb.run_time.External_Clear_Test_1e854cee22977fd48f4039022aa7c3caf5c00313/,tb path : /home/rftafas/Projects/stdcores/can_aximms/output/,use_color : true" -g/can_aximm_tb/run_time=100 
# Start time: 15:11:36 on Apr 23,2021
# ** Warning: (vsim-3473) Component instance "dut_u : can_aximm" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /can_aximm_tb File: /home/rftafas/Projects/stdcores/can_aximms/output/can_aximm_tb.vhd
# ** Warning: Design size of 46067 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/rftafas/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:11:36 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
